design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N8 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [5]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N9 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [6]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N3 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N4 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N5 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N6 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N7 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [5]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N9 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N3 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N4 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N5 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N6 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N7 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [5]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [6]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N3 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N4 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N5 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N6 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N7 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N8 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [5]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N9 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [6]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [5]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [6]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N9 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [5]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [4]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
design_import_nowrap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[0]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N3 ), .Q(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r[0] ));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[1]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N4 ), .Q(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r[1] ));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[2]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N5 ), .Q(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r[2] ));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[3]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N6 ), .Q(RDSO_0));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[0]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N3 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [0]));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[1]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N4 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [1]));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[2]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N5 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [2]));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[3]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N6 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [3]));
design_import_nowrap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[4]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N7 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_5/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_8/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N8 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [5]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/N9 ), .Q(\Csap6core/cS1234_4/Cs3so_cRam/ram1w1r48x50/RF211GN05LBP12W00048B050A_SMRD/rfuse_r [6]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_12/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_32_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_3/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_19/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_20/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N3 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N4 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N5 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N6 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N7 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_3/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [5]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_1/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_11_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_30_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_11/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_18/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N9 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_0/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_7/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_0/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_15/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_11_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_2/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N3 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N4 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N5 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N6 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N7 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F3Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_0/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_7_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/Chdlc/Cram_1rw_ram1rw32768x16/ram1rw32768x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrgen/cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_9/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_14/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [5]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu1/cRam/ram1w1r16x52/RF211GN05LBP12W00016B052A_SMRD/rfuse_r [6]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_8_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_3/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Chpa_Clptrintp/cRam1/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw1824x16/ram1rw1824x16/RF111HN05LBP12W01824B016D_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_23_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_0/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_24_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_10/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N3 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N4 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N5 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N6 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/N7 ), .Q(\Csap6core/cRMSsi/F2F3bytes_F2Buffer_4/FifoRam/ram1w1r64x14/RF211GN05LBP12W00064B014B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_3_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_19_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_2/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cPif/ram1w1r1344x6/ram1w1r672x6_1/ram1w1r672x6/RF211GN05LBP12W00672B006C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_4_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_3/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_5/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_26_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_in/chpc_slice_4/SwRam_1/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_1/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_11/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram1/ram1rw128x16/RF111HN05LBP12W00128B016B_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_12_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_18_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_33_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_15/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_6/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_28_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_Cmsa_cpu2/cRam/ram2rw48x16/RA222GN05LBP12W00048B016C_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_7_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_18_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_9_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_22_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_6/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_9_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_18_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_10_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_2/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_24_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_17_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_1/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_10/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs21si_cRam0/ram1w1r1344x16/ram1w1r672x16_1/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chop1/Chop1exe/Cram_1rw/ram1rw3872x16/ram1rw2048x16/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_26_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N8 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [5]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/N9 ), .Q(\Csap6core/cHpom/Chpom_leg_17_Chpom_so/Chpom_si/cRam0/ram1w1r48x44/RF211GN05LBP12W00048B044A_SMRD/rfuse_r [6]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_5/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_4/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_13_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_7_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_15_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_0_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cptrx_Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_5_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [5]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/N9 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_Cmsa_ptrintp/cRam/ram1w1r48x52/RF211GN05LBP12W00048B052A_SMRD/rfuse_r [6]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_2_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_10/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_4_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_12/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_25_Chpc_sw_3/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_6/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_13/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_5_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_18_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_14/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_1/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_6_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_31_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_8/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N8 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/N9 ), .Q(\Csap6core/cS1234_3/Chpa_Clptrintp/cRam0/ram1w1r1344x38/ram1w1r672x38_1/ram1w1r672x38/RF211GN05LBP12W00672B038C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_8_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_10_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_3/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/N8 ), .Q(\Csap6core/cS1234_2/Cs3si_cRam/ram1w1r48x32/RF211GN05LBP12W00048B032A_SMRD/rfuse_r [5]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_2_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_2_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_13_cBuffer/ram1w1r1536x9/ram1w1r512x9_1/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N3 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N4 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N5 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N6 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N7 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N8 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/N9 ), .Q(\Csap6core/Chpc_reorg_out/chpc_slice_7/SwRam_0/ram1rw48x64/RF111HN05LBP12W00048B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_6_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_2/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_7_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_19_Chpc_sw_1/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_36_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_17_AlignData/ExtraBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_5_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_1/Clpc_sub_5_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_6_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam0/ram1w1r1344x16/ram1w1r672x16_0/ram1w1r672x16/RF211GN05LBP12W00672B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_11_Chpc_sw/SwRam_0/ram1rw384x80/RF111HN05LBP12W00384B080B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_0_SwRam/ram1w1r2688x64/ram1w1r672x64_2/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_3_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cptrxl_cRam0/ram1w1r1344x14/ram1w1r672x14_0/ram1w1r672x14/RF211GN05LBP12W00672B014C_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_27_Chpc_sw_2/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_17_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_14_Chpc_sw_1/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_20_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_3/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_9/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_10_cBuffer/ram1w1r1536x9/ram1w1r512x9_0/ram1w1r512x9/RF211GN05LBP12W00512B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_6_CfgRam/ram2rw1344x18/RA222GN05LBP12W01344B018D_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_1/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_3/Clpc_sub_3_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_1_Chpc_sw_3/SwRam_1/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam0/ram1w1r1344x2/ram1w1r672x4_1/ram1w1r672x4/RF211GN05LBP12W00672B004C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chop2_Chop2exe/Cram_1rw/ram1rw6912x16/ram1rw2048x16_0/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_1/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_8/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_19_Chpom_so/Cptrx/Ram0/ram1w1r48x4/RF211GN05LBP12W00048B004C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/N8 ), .Q(\Csap6core/cS1234_2/Chpa_Clptrgen/cRam/ram1w1r1344x18/ram1w1r672x18_0/ram1w1r672x18/RF211GN05LBP12W00672B018C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_1/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_2/Clpc_sub_4_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_7/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_19_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N3 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N4 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N5 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N6 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N7 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_3_snps_wire ), .D(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/N8 ), .Q(\Csap6core/cMsa/Cmsa_sub_11_cPiRam/ram1w1r48x18/RF211GN05LBP12W00048B018A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Chpa_cFifo/ram1w1r10752x9/ram1w1r672x9_4/ram1w1r672x9/RF211GN05LBP12W00672B009C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_9/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[0]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N3 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[1]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N4 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[2]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N5 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[3]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N6 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[4]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N7 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[5]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N8 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r_reg[6]  (.CP(sierra_fuseclk), .D(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/N9 ), .Q(\Csap6core/Clpc_4/Clpc_sub_1_SwRam/ram1w1r2688x64/ram1w1r672x64_0/ram1w1r672x64/RF211GN05LBP12W00672B064C_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_2/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_17/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_25_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_21_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N3 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N4 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N5 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N6 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/N7 ), .Q(\Csap6core/cS1234_4/Cs21so_cRam1/ram2rw1344x12/RA222GN05LBP12W01344B012D_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N3 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N4 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N5 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N6 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_0_snps_wire ), .D(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/N7 ), .Q(\Csap6core/cS1234_3/Clop2_Clop2exe/Cram0/ram1rw43008x16/ram1rw43008x16_13/ram1rw2048x16/RF111HN05LBP12W02048B016D_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N3 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N4 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N5 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N6 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N7 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_5_snps_wire ), .D(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/N8 ), .Q(\Csap6core/cRMSsi/Receive_5_AlignData/DeskewBuffer/ram1w1r32x21/RF211GN05LBP12W00032B021A_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[5]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N8 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[5] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[6]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N9 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[6] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r_reg[7]  (.CP(\Csap6core/oFUSECLK_2_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/N10 ), .Q(\Csap6core/Chpc/Chpc_sub_16_Chpc_sw_2/SwRam_0/ram1rw384x128/RF111HN05LBP12W00384B128B_SMRD/rfuse_r[7] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N3 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N4 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N5 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N6 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_snps_wire ), .D(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/N7 ), .Q(\Csap6core/cHpom/Chpom_leg_10_Chpom_so/Cptrx/Ram1/ram1w1r48x12/RF211GN05LBP12W00048B012B_SMRD/rfuse_r [4]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N3 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N4 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N5 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_4_snps_wire ), .D(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/N6 ), .Q(\Csap6core/cS1234_2/Chpa_Chpa_stat/cRam1/ram1rw1344x6/RF111HN05LBP12W01344B006D_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[0]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N3 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[1]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N4 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[2]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N5 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[3]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N6 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[3] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r_reg[4]  (.CP(\Csap6core/oFUSECLK_6_snps_wire ), .D(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/N7 ), .Q(\Csap6core/Chpc/Chpc_sub_9_CfgRam/ram2rw384x15/ram2rw384x16/ram2rw384x16/RA222GN05LBP12W00384B016C_SMRD/rfuse_r[4] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[0]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N3 ), .Q(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r[0] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[1]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N4 ), .Q(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r[1] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[2]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N5 ), .Q(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r[2] ));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/rfuse_r_reg[3]  (.CP(oFUSECLK), .D(\Ric/p/dataram/RA111DN15LBP12W00512B008D_SMRD/N6 ), .Q(RDSO_0));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[0]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N3 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [0]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[1]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N4 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [1]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[2]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N5 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [2]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[3]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N6 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [3]));
T6_BPBS_r3_sap6%design_nowrap_snap.v:  CQFD1QX1H \Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r_reg[4]  (.CP(oFUSECLK), .D(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/N7 ), .Q(\Ric/p/instram/RA111DN15LBP12W08192B014E_SMRD/rfuse_r [4]));
