setup_irq	,	F_9
footbridge_timer_irq	,	V_30
CSR_TIMER1_LOAD	,	V_17
CSR_TIMER1_CNTL	,	V_20
cksrc_dc21285_read	,	F_1
CSR_TIMER1_CLR	,	V_16
mode	,	V_11
clocksource	,	V_1
TIMER_CNTL_DIV16	,	V_9
cksrc_dc21285_disable	,	F_3
CLOCK_EVT_MODE_RESUME	,	V_14
HZ	,	V_19
rate	,	V_28
DIV_ROUND_CLOSEST	,	F_7
clocksource_register_hz	,	F_8
mask	,	V_3
event_handler	,	V_25
cpumask	,	V_31
ce	,	V_24
c	,	V_13
ckevt_dc21285_set_mode	,	F_4
TIMER_CNTL_ENABLE	,	V_8
CLOCK_EVT_MODE_PERIODIC	,	V_15
timer1_interrupt	,	F_5
ckevt_dc21285	,	V_27
irqreturn_t	,	T_2
clock_event_device	,	V_12
irq	,	V_22
clock_event_mode	,	V_10
CSR_TIMER2_VALUE	,	V_4
dev_id	,	V_23
IRQ_HANDLED	,	V_26
cs	,	V_2
CSR_TIMER2_LOAD	,	V_5
cycle_t	,	T_1
footbridge_timer_init	,	F_6
cpumask_of	,	F_10
clockevents_config_and_register	,	F_12
cksrc_dc21285	,	V_29
__init	,	T_3
smp_processor_id	,	F_11
TIMER_CNTL_AUTORELOAD	,	V_21
cksrc_dc21285_enable	,	F_2
mem_fclk_21285	,	V_18
CSR_TIMER2_CLR	,	V_6
CSR_TIMER2_CNTL	,	V_7
