$date
	Mon Dec 18 23:16:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_tb $end
$var wire 1 ! out $end
$var reg 1 " A0 $end
$var reg 1 # B0 $end
$scope module xor0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ w2 $end
$var wire 1 % w1 $end
$var wire 1 ! out $end
$var wire 1 & bnot $end
$var wire 1 ' anot $end
$scope module and0 $end
$var wire 1 " A0 $end
$var wire 1 % out $end
$var wire 1 & B0 $end
$scope module c2_instance $end
$var wire 1 " A0 $end
$var wire 1 ( A1 $end
$var wire 1 ) B1 $end
$var wire 1 * d0 $end
$var wire 1 + d1 $end
$var wire 1 , d2 $end
$var wire 1 - d3 $end
$var wire 1 . s0 $end
$var wire 1 / s1 $end
$var wire 2 0 sel [1:0] $end
$var wire 1 & B0 $end
$var reg 1 % out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 # A0 $end
$var wire 1 $ out $end
$var wire 1 ' B0 $end
$scope module c2_instance $end
$var wire 1 # A0 $end
$var wire 1 1 A1 $end
$var wire 1 2 B1 $end
$var wire 1 3 d0 $end
$var wire 1 4 d1 $end
$var wire 1 5 d2 $end
$var wire 1 6 d3 $end
$var wire 1 7 s0 $end
$var wire 1 8 s1 $end
$var wire 2 9 sel [1:0] $end
$var wire 1 ' B0 $end
$var reg 1 $ out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 " A1 $end
$var wire 1 ' out $end
$scope module c2_instance $end
$var wire 1 : A0 $end
$var wire 1 " A1 $end
$var wire 1 ; B0 $end
$var wire 1 " B1 $end
$var wire 1 < d0 $end
$var wire 1 = d1 $end
$var wire 1 > d2 $end
$var wire 1 ? d3 $end
$var wire 1 @ s0 $end
$var wire 1 A s1 $end
$var wire 2 B sel [1:0] $end
$var reg 1 ' out $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 # A1 $end
$var wire 1 & out $end
$scope module c2_instance $end
$var wire 1 C A0 $end
$var wire 1 # A1 $end
$var wire 1 D B0 $end
$var wire 1 # B1 $end
$var wire 1 E d0 $end
$var wire 1 F d1 $end
$var wire 1 G d2 $end
$var wire 1 H d3 $end
$var wire 1 I s0 $end
$var wire 1 J s1 $end
$var wire 2 K sel [1:0] $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$scope module or0 $end
$var wire 1 % A1 $end
$var wire 1 $ B1 $end
$var wire 1 ! out $end
$scope module c2_instance $end
$var wire 1 L A0 $end
$var wire 1 % A1 $end
$var wire 1 M B0 $end
$var wire 1 $ B1 $end
$var wire 1 N d0 $end
$var wire 1 O d1 $end
$var wire 1 P d2 $end
$var wire 1 Q d3 $end
$var wire 1 R s0 $end
$var wire 1 S s1 $end
$var wire 2 T sel [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 T
0S
0R
1Q
0P
1O
0N
0M
0L
b0 K
0J
0I
0H
1G
0F
1E
0D
0C
b0 B
0A
0@
0?
1>
0=
1<
0;
0:
b1 9
18
07
16
15
04
03
02
11
b1 0
1/
0.
1-
1,
0+
0*
0)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#20
1!
b1 T
1S
1$
0&
b11 9
17
b1 K
1J
1#
#40
1!
1%
b1 T
1S
b11 0
1.
0$
1&
0'
b1 9
07
b0 K
0J
b1 B
1A
0#
1"
#60
0!
b0 T
0S
0%
b1 0
0.
0&
b1 K
1J
1#
#80
