// Seed: 26837791
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri1 id_6,
    output supply1 id_7
    , id_32,
    input wire id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri id_14,
    output supply1 id_15,
    input tri id_16,
    input wor id_17,
    input supply0 id_18,
    output wand id_19,
    input tri1 id_20,
    output supply1 id_21,
    output wand id_22,
    input uwire id_23,
    input supply0 id_24,
    input uwire id_25,
    input tri1 id_26,
    output wire id_27,
    output tri0 id_28,
    input uwire id_29,
    output tri0 id_30
);
  id_33 :
  assert property (@(posedge (1) or posedge id_26) id_17)
  else;
  wire id_34;
  module_0 modCall_1 (
      id_32,
      id_32
  );
endmodule
