// Seed: 3693573719
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3,
    output tri0 id_4
);
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri  id_3,
    input  tri0 id_4,
    output wor  id_5,
    input  tri  id_6
);
  tri  id_8;
  wire id_9;
  wire id_10;
  assign id_8 = id_2;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_0,
      id_8,
      id_8
  );
  wire id_12;
  assign id_8 = id_4;
endmodule
