

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'
================================================================
* Date:           Wed Sep 28 12:36:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sysArray_complex
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.736 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  54.000 ns|  54.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_42_2  |       16|       16|         1|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      57|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       13|     120|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_252_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln41_fu_278_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln42_fu_311_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln41_fu_246_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln42_fu_264_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln41_1_fu_284_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln41_fu_270_p3    |    select|   0|  0|   3|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  57|          21|          17|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_r_load               |   9|          2|    3|          6|
    |c_fu_62                               |   9|          2|    3|          6|
    |indvar_flatten_fu_70                  |   9|          2|    5|         10|
    |r_fu_66                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   23|         46|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |c_fu_62               |  3|   0|    3|          0|
    |indvar_flatten_fu_70  |  5|   0|    5|          0|
    |r_fu_66               |  3|   0|    3|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 13|   0|   13|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|pe_array_pe_a_pass_0_address0  |  out|    2|   ap_memory|                                   pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_0_ce0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_0_we0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_0_d0        |  out|   32|   ap_memory|                                   pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_1_address0  |  out|    2|   ap_memory|                                   pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_1_ce0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_1_we0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_1_d0        |  out|   32|   ap_memory|                                   pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_2_address0  |  out|    2|   ap_memory|                                   pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_2_ce0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_2_we0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_2_d0        |  out|   32|   ap_memory|                                   pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_3_address0  |  out|    2|   ap_memory|                                   pe_array_pe_a_pass_3|         array|
|pe_array_pe_a_pass_3_ce0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_3|         array|
|pe_array_pe_a_pass_3_we0       |  out|    1|   ap_memory|                                   pe_array_pe_a_pass_3|         array|
|pe_array_pe_a_pass_3_d0        |  out|   32|   ap_memory|                                   pe_array_pe_a_pass_3|         array|
|pe_array_pe_b_pass_0_address0  |  out|    2|   ap_memory|                                   pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_0_ce0       |  out|    1|   ap_memory|                                   pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_0_we0       |  out|    1|   ap_memory|                                   pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_0_d0        |  out|   32|   ap_memory|                                   pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_1_address0  |  out|    2|   ap_memory|                                   pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_1_ce0       |  out|    1|   ap_memory|                                   pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_1_we0       |  out|    1|   ap_memory|                                   pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_1_d0        |  out|   32|   ap_memory|                                   pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_2_address0  |  out|    2|   ap_memory|                                   pe_array_pe_b_pass_2|         array|
|pe_array_pe_b_pass_2_ce0       |  out|    1|   ap_memory|                                   pe_array_pe_b_pass_2|         array|
|pe_array_pe_b_pass_2_we0       |  out|    1|   ap_memory|                                   pe_array_pe_b_pass_2|         array|
|pe_array_pe_b_pass_2_d0        |  out|   32|   ap_memory|                                   pe_array_pe_b_pass_2|         array|
|pe_array_pe_val_0_address0     |  out|    2|   ap_memory|                                      pe_array_pe_val_0|         array|
|pe_array_pe_val_0_ce0          |  out|    1|   ap_memory|                                      pe_array_pe_val_0|         array|
|pe_array_pe_val_0_we0          |  out|    1|   ap_memory|                                      pe_array_pe_val_0|         array|
|pe_array_pe_val_0_d0           |  out|   32|   ap_memory|                                      pe_array_pe_val_0|         array|
|pe_array_pe_val_1_address0     |  out|    2|   ap_memory|                                      pe_array_pe_val_1|         array|
|pe_array_pe_val_1_ce0          |  out|    1|   ap_memory|                                      pe_array_pe_val_1|         array|
|pe_array_pe_val_1_we0          |  out|    1|   ap_memory|                                      pe_array_pe_val_1|         array|
|pe_array_pe_val_1_d0           |  out|   32|   ap_memory|                                      pe_array_pe_val_1|         array|
|pe_array_pe_val_2_address0     |  out|    2|   ap_memory|                                      pe_array_pe_val_2|         array|
|pe_array_pe_val_2_ce0          |  out|    1|   ap_memory|                                      pe_array_pe_val_2|         array|
|pe_array_pe_val_2_we0          |  out|    1|   ap_memory|                                      pe_array_pe_val_2|         array|
|pe_array_pe_val_2_d0           |  out|   32|   ap_memory|                                      pe_array_pe_val_2|         array|
|pe_array_pe_val_3_address0     |  out|    2|   ap_memory|                                      pe_array_pe_val_3|         array|
|pe_array_pe_val_3_ce0          |  out|    1|   ap_memory|                                      pe_array_pe_val_3|         array|
|pe_array_pe_val_3_we0          |  out|    1|   ap_memory|                                      pe_array_pe_val_3|         array|
|pe_array_pe_val_3_d0           |  out|   32|   ap_memory|                                      pe_array_pe_val_3|         array|
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

