// Seed: 3197438382
module module_0 (
    input uwire id_0,
    output wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wand id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    input uwire id_11,
    input wire id_12,
    output uwire id_13,
    input tri0 module_0,
    input tri1 id_15,
    input tri0 id_16,
    output uwire id_17,
    output tri1 id_18,
    input uwire id_19,
    input tri id_20,
    input tri0 id_21
);
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri0 id_9
);
  wire id_11;
  ;
  logic [7:0] id_12 = !id_12[-1'b0 : ""];
  logic id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_8,
      id_3,
      id_8,
      id_4,
      id_7,
      id_9,
      id_6,
      id_5,
      id_1,
      id_0,
      id_6,
      id_8,
      id_5,
      id_7,
      id_7,
      id_8,
      id_8,
      id_2,
      id_6,
      id_2
  );
endmodule
