-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_1d_cl_array_array_ap_fixed_16u_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_V_TVALID : IN STD_LOGIC;
    data_V_data_V_TREADY : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC;
    res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_4_V_full_n : IN STD_LOGIC;
    res_V_data_4_V_write : OUT STD_LOGIC;
    res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_5_V_full_n : IN STD_LOGIC;
    res_V_data_5_V_write : OUT STD_LOGIC;
    res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_6_V_full_n : IN STD_LOGIC;
    res_V_data_6_V_write : OUT STD_LOGIC;
    res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_7_V_full_n : IN STD_LOGIC;
    res_V_data_7_V_write : OUT STD_LOGIC;
    res_V_data_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_8_V_full_n : IN STD_LOGIC;
    res_V_data_8_V_write : OUT STD_LOGIC;
    res_V_data_9_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_9_V_full_n : IN STD_LOGIC;
    res_V_data_9_V_write : OUT STD_LOGIC;
    res_V_data_10_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_10_V_full_n : IN STD_LOGIC;
    res_V_data_10_V_write : OUT STD_LOGIC;
    res_V_data_11_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_11_V_full_n : IN STD_LOGIC;
    res_V_data_11_V_write : OUT STD_LOGIC;
    res_V_data_12_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_12_V_full_n : IN STD_LOGIC;
    res_V_data_12_V_write : OUT STD_LOGIC;
    res_V_data_13_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_13_V_full_n : IN STD_LOGIC;
    res_V_data_13_V_write : OUT STD_LOGIC;
    res_V_data_14_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_14_V_full_n : IN STD_LOGIC;
    res_V_data_14_V_write : OUT STD_LOGIC;
    res_V_data_15_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_15_V_full_n : IN STD_LOGIC;
    res_V_data_15_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_1d_cl_array_array_ap_fixed_16u_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_7B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111011";
    constant ap_const_lv16_7C : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111100";
    constant ap_const_lv16_FFD5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111010101";
    constant ap_const_lv16_FFFE : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111110";
    constant ap_const_lv16_19 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011001";
    constant ap_const_lv16_FF9D : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011101";
    constant ap_const_lv16_FFAC : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101100";
    constant ap_const_lv16_FFBF : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111111";
    constant ap_const_lv16_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001001";
    constant ap_const_lv16_FFFD : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111101";
    constant ap_const_lv16_FFED : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101101";
    constant ap_const_lv16_FFB8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111000";
    constant ap_const_lv16_FFBD : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111101";
    constant ap_const_lv16_85 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000101";
    constant ap_const_lv16_7A : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv8_C6 : STD_LOGIC_VECTOR (7 downto 0) := "11000110";
    constant ap_const_lv8_C7 : STD_LOGIC_VECTOR (7 downto 0) := "11000111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal outidx_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal outidx_ce0 : STD_LOGIC;
    signal outidx_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal w2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal w2_V_ce0 : STD_LOGIC;
    signal w2_V_q0 : STD_LOGIC_VECTOR (57 downto 0);
    signal data_V_data_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal res_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_Result_s_reg_1644 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_V_data_1_V_blk_n : STD_LOGIC;
    signal res_V_data_2_V_blk_n : STD_LOGIC;
    signal res_V_data_3_V_blk_n : STD_LOGIC;
    signal res_V_data_4_V_blk_n : STD_LOGIC;
    signal res_V_data_5_V_blk_n : STD_LOGIC;
    signal res_V_data_6_V_blk_n : STD_LOGIC;
    signal res_V_data_7_V_blk_n : STD_LOGIC;
    signal res_V_data_8_V_blk_n : STD_LOGIC;
    signal res_V_data_9_V_blk_n : STD_LOGIC;
    signal res_V_data_10_V_blk_n : STD_LOGIC;
    signal res_V_data_11_V_blk_n : STD_LOGIC;
    signal res_V_data_12_V_blk_n : STD_LOGIC;
    signal res_V_data_13_V_blk_n : STD_LOGIC;
    signal res_V_data_14_V_blk_n : STD_LOGIC;
    signal res_V_data_15_V_blk_n : STD_LOGIC;
    signal w_index50_reg_584 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_index_0_i_i_i_i_i49_reg_595 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_V_1148_reg_607 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_846_reg_618 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_844_reg_629 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_842_reg_640 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_840_reg_651 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_838_reg_662 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_6_V_836_reg_673 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_7_V_834_reg_684 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_8_V_832_reg_695 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_9_V_830_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_10_V_828_reg_717 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_11_V_826_reg_728 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_12_V_824_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_13_V_822_reg_750 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_14_V_820_reg_761 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_15_V_818_reg_772 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_reg_783 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_reg_802 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_reg_821 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_0_V_reg_840 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_7_V_reg_859 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_6_V_reg_878 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_reg_897 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_11_V_reg_935 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_10_V_reg_954 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_9_V_reg_973 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_8_V_reg_992 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_15_V_reg_1011 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_14_V_reg_1030 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_13_V_reg_1049 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_12_V_reg_1068 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln20_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_1614 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln26_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_1620 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_1161_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln31_reg_1625 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_iw_fu_1225_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_iw_reg_1633 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_window_0_V_V_full_n : STD_LOGIC;
    signal data_window_0_V_V_write : STD_LOGIC;
    signal trunc_ln13_fu_1221_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_window_1_V_V_full_n : STD_LOGIC;
    signal data_window_1_V_V_write : STD_LOGIC;
    signal tmp_1320_fu_1231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_window_2_V_V_full_n : STD_LOGIC;
    signal data_window_2_V_V_write : STD_LOGIC;
    signal tmp_1321_fu_1239_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal p_Result_s_fu_1247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_1648 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal data_window_0_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_0_V_V_empty_n : STD_LOGIC;
    signal data_window_0_V_V_read : STD_LOGIC;
    signal data_window_1_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_1_V_V_empty_n : STD_LOGIC;
    signal data_window_1_V_V_read : STD_LOGIC;
    signal data_window_2_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_2_V_V_empty_n : STD_LOGIC;
    signal data_window_2_V_V_read : STD_LOGIC;
    signal ap_block_state4 : BOOLEAN;
    signal tmp_V_1024_reg_1653 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_1025_reg_1658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w_index_fu_1261_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_index_reg_1673 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal in_index_fu_1267_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_index_reg_1678 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln168_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_1683 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_1688 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_1688_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_1688_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_1688_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_1688_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_index_reg_1692 : STD_LOGIC_VECTOR (1 downto 0);
    signal out_index_reg_1692_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal out_index_reg_1692_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal out_index_reg_1692_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1155_fu_1289_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1155_reg_1699 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln160_1_fu_1298_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln160_1_reg_1704 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1156_reg_1709 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1157_reg_1714 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1158_reg_1719 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln168_fu_1332_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal sext_ln1116_cast_fu_1338_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1572_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_reg_1757 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1578_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_1155_reg_1762 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1584_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_1156_reg_1767 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1590_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_1157_reg_1772 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal wp_idx51_reg_572 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal io_acc_block_signal_op190 : STD_LOGIC;
    signal ap_block_state11 : BOOLEAN;
    signal icmp_ln49_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_w_index50_phi_fu_588_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_599_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_data_0_V_phi_fu_845_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_1_V_phi_fu_826_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_2_V_phi_fu_807_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_3_V_phi_fu_788_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_4_V_phi_fu_921_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_5_V_phi_fu_902_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_6_V_phi_fu_883_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_7_V_phi_fu_864_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_8_V_phi_fu_997_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_9_V_phi_fu_978_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_10_V_phi_fu_959_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_11_V_phi_fu_940_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_12_V_phi_fu_1073_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_13_V_phi_fu_1054_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_14_V_phi_fu_1035_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_15_V_phi_fu_1016_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_0_V_fu_1378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_783 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_821 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_840 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_4_V_fu_1435_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_859 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_897 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_8_V_fu_1499_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_935 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln_fu_1454_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_973 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_992 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_12_V_fu_1556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_1011 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_1030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_1049 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_1068 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln155_fu_1255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_fu_1103_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1319_fu_1109_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln49_fu_1087_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_fu_1137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln32_fu_1125_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln31_fu_1149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln31_fu_1155_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln35_fu_1129_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln20_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_fu_1179_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_s_fu_1199_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_s_fu_1199_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1155_fu_1289_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln_fu_1353_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln_fu_1365_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1265_fu_1362_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_ln1265_1_fu_1397_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1155_fu_1388_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln1265_2_fu_1461_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_ln1265_2_fu_1461_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1156_fu_1445_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln1265_3_fu_1518_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1157_fu_1509_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1578_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1584_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1590_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_data_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_V_data_V_TDATA_int : STD_LOGIC_VECTOR (15 downto 0);
    signal data_V_data_V_TVALID_int : STD_LOGIC;
    signal data_V_data_V_TREADY_int : STD_LOGIC;
    signal regslice_both_data_V_data_V_U_ack_in : STD_LOGIC;

    component myproject_mux_83_3_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        din3 : IN STD_LOGIC_VECTOR (2 downto 0);
        din4 : IN STD_LOGIC_VECTOR (2 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component myproject_mux_32_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mux_42_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mux_164_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_16s_16s_26_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_16s_10s_26_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component fifo_w16_d99_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    outidx_U : component conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx
    generic map (
        DataWidth => 2,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_address0,
        ce0 => outidx_ce0,
        q0 => outidx_q0);

    w2_V_U : component conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V
    generic map (
        DataWidth => 58,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w2_V_address0,
        ce0 => w2_V_ce0,
        q0 => w2_V_q0);

    myproject_mux_83_3_1_1_U3 : component myproject_mux_83_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 3,
        din2_WIDTH => 3,
        din3_WIDTH => 3,
        din4_WIDTH => 3,
        din5_WIDTH => 3,
        din6_WIDTH => 3,
        din7_WIDTH => 3,
        din8_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        din0 => ap_const_lv3_1,
        din1 => ap_const_lv3_2,
        din2 => ap_const_lv3_5,
        din3 => ap_const_lv3_2,
        din4 => ap_const_lv3_4,
        din5 => ap_const_lv3_0,
        din6 => ap_const_lv3_0,
        din7 => ap_const_lv3_0,
        din8 => p_Val2_s_fu_1199_p9,
        dout => p_Val2_s_fu_1199_p10);

    myproject_mux_32_16_1_1_U4 : component myproject_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_V_reg_1648,
        din1 => tmp_V_1024_reg_1653,
        din2 => tmp_V_1025_reg_1658,
        din3 => tmp_1155_fu_1289_p4,
        dout => tmp_1155_fu_1289_p5);

    myproject_mux_42_16_1_1_U5 : component myproject_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_data_0_V_1148_reg_607,
        din1 => tmp_data_1_V_846_reg_618,
        din2 => tmp_data_2_V_844_reg_629,
        din3 => tmp_data_3_V_842_reg_640,
        din4 => out_index_reg_1692_pp0_iter4_reg,
        dout => phi_ln_fu_1365_p6);

    myproject_mux_164_16_1_1_U6 : component myproject_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_data_4_V_840_reg_651,
        din1 => tmp_data_5_V_838_reg_662,
        din2 => tmp_data_6_V_836_reg_673,
        din3 => tmp_data_7_V_834_reg_684,
        din4 => tmp_data_7_V_834_reg_684,
        din5 => tmp_data_7_V_834_reg_684,
        din6 => tmp_data_7_V_834_reg_684,
        din7 => tmp_data_7_V_834_reg_684,
        din8 => tmp_data_7_V_834_reg_684,
        din9 => tmp_data_7_V_834_reg_684,
        din10 => tmp_data_7_V_834_reg_684,
        din11 => tmp_data_7_V_834_reg_684,
        din12 => tmp_data_7_V_834_reg_684,
        din13 => tmp_data_7_V_834_reg_684,
        din14 => tmp_data_7_V_834_reg_684,
        din15 => tmp_data_7_V_834_reg_684,
        din16 => zext_ln1265_fu_1362_p1,
        dout => phi_ln1265_1_fu_1397_p18);

    myproject_mux_164_16_1_1_U7 : component myproject_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_data_11_V_826_reg_728,
        din1 => tmp_data_11_V_826_reg_728,
        din2 => tmp_data_11_V_826_reg_728,
        din3 => tmp_data_11_V_826_reg_728,
        din4 => tmp_data_11_V_826_reg_728,
        din5 => tmp_data_11_V_826_reg_728,
        din6 => tmp_data_11_V_826_reg_728,
        din7 => tmp_data_11_V_826_reg_728,
        din8 => tmp_data_8_V_832_reg_695,
        din9 => tmp_data_9_V_830_reg_706,
        din10 => tmp_data_10_V_828_reg_717,
        din11 => tmp_data_11_V_826_reg_728,
        din12 => tmp_data_11_V_826_reg_728,
        din13 => tmp_data_11_V_826_reg_728,
        din14 => tmp_data_11_V_826_reg_728,
        din15 => tmp_data_11_V_826_reg_728,
        din16 => phi_ln1265_2_fu_1461_p17,
        dout => phi_ln1265_2_fu_1461_p18);

    myproject_mux_164_16_1_1_U8 : component myproject_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_data_12_V_824_reg_739,
        din1 => tmp_data_13_V_822_reg_750,
        din2 => tmp_data_14_V_820_reg_761,
        din3 => tmp_data_15_V_818_reg_772,
        din4 => tmp_data_15_V_818_reg_772,
        din5 => tmp_data_15_V_818_reg_772,
        din6 => tmp_data_15_V_818_reg_772,
        din7 => tmp_data_15_V_818_reg_772,
        din8 => tmp_data_15_V_818_reg_772,
        din9 => tmp_data_15_V_818_reg_772,
        din10 => tmp_data_15_V_818_reg_772,
        din11 => tmp_data_15_V_818_reg_772,
        din12 => tmp_data_15_V_818_reg_772,
        din13 => tmp_data_15_V_818_reg_772,
        din14 => tmp_data_15_V_818_reg_772,
        din15 => tmp_data_15_V_818_reg_772,
        din16 => zext_ln1265_fu_1362_p1,
        dout => phi_ln1265_3_fu_1518_p18);

    myproject_mul_mul_16s_16s_26_3_1_U9 : component myproject_mul_mul_16s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln160_1_reg_1704,
        din1 => grp_fu_1572_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1572_p2);

    myproject_mul_mul_16s_16s_26_3_1_U10 : component myproject_mul_mul_16s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1578_p0,
        din1 => tmp_1156_reg_1709,
        ce => ap_const_logic_1,
        dout => grp_fu_1578_p2);

    myproject_mul_mul_16s_16s_26_3_1_U11 : component myproject_mul_mul_16s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1584_p0,
        din1 => tmp_1157_reg_1714,
        ce => ap_const_logic_1,
        dout => grp_fu_1584_p2);

    myproject_mul_mul_16s_10s_26_3_1_U12 : component myproject_mul_mul_16s_10s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1590_p0,
        din1 => tmp_1158_reg_1719,
        ce => ap_const_logic_1,
        dout => grp_fu_1590_p2);

    data_window_0_V_V_fifo_U : component fifo_w16_d99_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_V_TDATA_int,
        if_full_n => data_window_0_V_V_full_n,
        if_write => data_window_0_V_V_write,
        if_dout => data_window_0_V_V_dout,
        if_empty_n => data_window_0_V_V_empty_n,
        if_read => data_window_0_V_V_read);

    data_window_1_V_V_fifo_U : component fifo_w16_d99_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_V_TDATA_int,
        if_full_n => data_window_1_V_V_full_n,
        if_write => data_window_1_V_V_write,
        if_dout => data_window_1_V_V_dout,
        if_empty_n => data_window_1_V_V_empty_n,
        if_read => data_window_1_V_V_read);

    data_window_2_V_V_fifo_U : component fifo_w16_d99_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_V_TDATA_int,
        if_full_n => data_window_2_V_V_full_n,
        if_write => data_window_2_V_V_write,
        if_dout => data_window_2_V_V_dout,
        if_empty_n => data_window_2_V_V_empty_n,
        if_read => data_window_2_V_V_read);

    regslice_both_data_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => data_V_data_V_TDATA,
        vld_in => data_V_data_V_TVALID,
        ack_in => regslice_both_data_V_data_V_U_ack_in,
        data_out => data_V_data_V_TDATA_int,
        vld_out => data_V_data_V_TVALID_int,
        ack_out => data_V_data_V_TREADY_int,
        apdone_blk => regslice_both_data_V_data_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1566_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln151_fu_1279_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    in_index_0_i_i_i_i_i49_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                in_index_0_i_i_i_i_i49_reg_595 <= select_ln168_fu_1332_p3;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                in_index_0_i_i_i_i_i49_reg_595 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_data_0_V_1148_reg_607_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_0_V_1148_reg_607 <= ap_phi_mux_tmp_data_0_V_phi_fu_845_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_0_V_1148_reg_607 <= ap_const_lv16_7B;
            end if; 
        end if;
    end process;

    tmp_data_0_V_reg_840_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_0_V_reg_840 <= acc_0_V_fu_1378_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_0_V_reg_840 <= tmp_data_0_V_1148_reg_607;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_0_V_reg_840 <= ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_840;
            end if; 
        end if;
    end process;

    tmp_data_10_V_828_reg_717_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_10_V_828_reg_717 <= ap_phi_mux_tmp_data_10_V_phi_fu_959_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_10_V_828_reg_717 <= ap_const_lv16_FFED;
            end if; 
        end if;
    end process;

    tmp_data_10_V_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln_fu_1454_p3 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_10_V_reg_954 <= acc_8_V_fu_1499_p2;
            elsif ((((or_ln_fu_1454_p3 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((or_ln_fu_1454_p3 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_10_V_reg_954 <= tmp_data_10_V_828_reg_717;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_10_V_reg_954 <= ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_954;
            end if; 
        end if;
    end process;

    tmp_data_11_V_826_reg_728_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_11_V_826_reg_728 <= ap_phi_mux_tmp_data_11_V_phi_fu_940_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_11_V_826_reg_728 <= ap_const_lv16_FFB8;
            end if; 
        end if;
    end process;

    tmp_data_11_V_reg_935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_ln_fu_1454_p3 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((or_ln_fu_1454_p3 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((or_ln_fu_1454_p3 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_11_V_reg_935 <= tmp_data_11_V_826_reg_728;
            elsif ((not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_11_V_reg_935 <= acc_8_V_fu_1499_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_11_V_reg_935 <= ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_935;
            end if; 
        end if;
    end process;

    tmp_data_12_V_824_reg_739_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_12_V_824_reg_739 <= ap_phi_mux_tmp_data_12_V_phi_fu_1073_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_12_V_824_reg_739 <= ap_const_lv16_FFBD;
            end if; 
        end if;
    end process;

    tmp_data_12_V_reg_1068_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_12_V_reg_1068 <= acc_12_V_fu_1556_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_12_V_reg_1068 <= tmp_data_12_V_824_reg_739;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_12_V_reg_1068 <= ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_1068;
            end if; 
        end if;
    end process;

    tmp_data_13_V_822_reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_13_V_822_reg_750 <= ap_phi_mux_tmp_data_13_V_phi_fu_1054_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_13_V_822_reg_750 <= ap_const_lv16_85;
            end if; 
        end if;
    end process;

    tmp_data_13_V_reg_1049_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_13_V_reg_1049 <= acc_12_V_fu_1556_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_13_V_reg_1049 <= tmp_data_13_V_822_reg_750;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_13_V_reg_1049 <= ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_1049;
            end if; 
        end if;
    end process;

    tmp_data_14_V_820_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_14_V_820_reg_761 <= ap_phi_mux_tmp_data_14_V_phi_fu_1035_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_14_V_820_reg_761 <= ap_const_lv16_7A;
            end if; 
        end if;
    end process;

    tmp_data_14_V_reg_1030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_14_V_reg_1030 <= acc_12_V_fu_1556_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_14_V_reg_1030 <= tmp_data_14_V_820_reg_761;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_14_V_reg_1030 <= ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_1030;
            end if; 
        end if;
    end process;

    tmp_data_15_V_818_reg_772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_15_V_818_reg_772 <= ap_phi_mux_tmp_data_15_V_phi_fu_1016_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_15_V_818_reg_772 <= ap_const_lv16_7C;
            end if; 
        end if;
    end process;

    tmp_data_15_V_reg_1011_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_15_V_reg_1011 <= tmp_data_15_V_818_reg_772;
            elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_15_V_reg_1011 <= acc_12_V_fu_1556_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_15_V_reg_1011 <= ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_1011;
            end if; 
        end if;
    end process;

    tmp_data_1_V_846_reg_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_1_V_846_reg_618 <= ap_phi_mux_tmp_data_1_V_phi_fu_826_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_1_V_846_reg_618 <= ap_const_lv16_7C;
            end if; 
        end if;
    end process;

    tmp_data_1_V_reg_821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_1_V_reg_821 <= acc_0_V_fu_1378_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_1_V_reg_821 <= tmp_data_1_V_846_reg_618;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_1_V_reg_821 <= ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_821;
            end if; 
        end if;
    end process;

    tmp_data_2_V_844_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_2_V_844_reg_629 <= ap_phi_mux_tmp_data_2_V_phi_fu_807_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_2_V_844_reg_629 <= ap_const_lv16_FFD5;
            end if; 
        end if;
    end process;

    tmp_data_2_V_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_2_V_reg_802 <= acc_0_V_fu_1378_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_2_V_reg_802 <= tmp_data_2_V_844_reg_629;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_2_V_reg_802 <= ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_802;
            end if; 
        end if;
    end process;

    tmp_data_3_V_842_reg_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_3_V_842_reg_640 <= ap_phi_mux_tmp_data_3_V_phi_fu_788_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_3_V_842_reg_640 <= ap_const_lv16_FFFE;
            end if; 
        end if;
    end process;

    tmp_data_3_V_reg_783_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_3_V_reg_783 <= tmp_data_3_V_842_reg_640;
            elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_3_V_reg_783 <= acc_0_V_fu_1378_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_3_V_reg_783 <= ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_783;
            end if; 
        end if;
    end process;

    tmp_data_4_V_840_reg_651_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_4_V_840_reg_651 <= ap_phi_mux_tmp_data_4_V_phi_fu_921_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_4_V_840_reg_651 <= ap_const_lv16_19;
            end if; 
        end if;
    end process;

    tmp_data_4_V_reg_916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_4_V_reg_916 <= acc_4_V_fu_1435_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_4_V_reg_916 <= tmp_data_4_V_840_reg_651;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_4_V_reg_916 <= ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_916;
            end if; 
        end if;
    end process;

    tmp_data_5_V_838_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_5_V_838_reg_662 <= ap_phi_mux_tmp_data_5_V_phi_fu_902_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_5_V_838_reg_662 <= ap_const_lv16_FF9D;
            end if; 
        end if;
    end process;

    tmp_data_5_V_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_5_V_reg_897 <= acc_4_V_fu_1435_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_5_V_reg_897 <= tmp_data_5_V_838_reg_662;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_5_V_reg_897 <= ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_897;
            end if; 
        end if;
    end process;

    tmp_data_6_V_836_reg_673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_6_V_836_reg_673 <= ap_phi_mux_tmp_data_6_V_phi_fu_883_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_6_V_836_reg_673 <= ap_const_lv16_FFAC;
            end if; 
        end if;
    end process;

    tmp_data_6_V_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_6_V_reg_878 <= acc_4_V_fu_1435_p2;
            elsif ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_6_V_reg_878 <= tmp_data_6_V_836_reg_673;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_6_V_reg_878 <= ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_878;
            end if; 
        end if;
    end process;

    tmp_data_7_V_834_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_7_V_834_reg_684 <= ap_phi_mux_tmp_data_7_V_phi_fu_864_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_7_V_834_reg_684 <= ap_const_lv16_FFBF;
            end if; 
        end if;
    end process;

    tmp_data_7_V_reg_859_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_7_V_reg_859 <= tmp_data_7_V_834_reg_684;
            elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_7_V_reg_859 <= acc_4_V_fu_1435_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_7_V_reg_859 <= ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_859;
            end if; 
        end if;
    end process;

    tmp_data_8_V_832_reg_695_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_8_V_832_reg_695 <= ap_phi_mux_tmp_data_8_V_phi_fu_997_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_8_V_832_reg_695 <= ap_const_lv16_9;
            end if; 
        end if;
    end process;

    tmp_data_8_V_reg_992_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln_fu_1454_p3 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_8_V_reg_992 <= acc_8_V_fu_1499_p2;
            elsif ((((or_ln_fu_1454_p3 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((or_ln_fu_1454_p3 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_8_V_reg_992 <= tmp_data_8_V_832_reg_695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_8_V_reg_992 <= ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_992;
            end if; 
        end if;
    end process;

    tmp_data_9_V_830_reg_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_9_V_830_reg_706 <= ap_phi_mux_tmp_data_9_V_phi_fu_978_p8;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_9_V_830_reg_706 <= ap_const_lv16_FFFD;
            end if; 
        end if;
    end process;

    tmp_data_9_V_reg_973_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln_fu_1454_p3 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_9_V_reg_973 <= acc_8_V_fu_1499_p2;
            elsif ((((or_ln_fu_1454_p3 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((or_ln_fu_1454_p3 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_9_V_reg_973 <= tmp_data_9_V_830_reg_706;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_9_V_reg_973 <= ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_973;
            end if; 
        end if;
    end process;

    w_index50_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_1688 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                w_index50_reg_584 <= w_index_reg_1673;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                w_index50_reg_584 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    wp_idx51_reg_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (icmp_ln49_fu_1566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                wp_idx51_reg_572 <= i_iw_reg_1633;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                wp_idx51_reg_572 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                i_iw_reg_1633 <= i_iw_fu_1225_p2;
                p_Result_s_reg_1644 <= p_Val2_s_fu_1199_p10(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln151_reg_1688 <= icmp_ln151_fu_1279_p2;
                icmp_ln151_reg_1688_pp0_iter1_reg <= icmp_ln151_reg_1688;
                icmp_ln168_reg_1683 <= icmp_ln168_fu_1273_p2;
                in_index_reg_1678 <= in_index_fu_1267_p2;
                out_index_reg_1692 <= outidx_q0;
                tmp_1155_reg_1699 <= tmp_1155_fu_1289_p5;
                tmp_1156_reg_1709 <= w2_V_q0(31 downto 16);
                tmp_1157_reg_1714 <= w2_V_q0(47 downto 32);
                tmp_1158_reg_1719 <= w2_V_q0(57 downto 48);
                trunc_ln160_1_reg_1704 <= trunc_ln160_1_fu_1298_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln151_reg_1688_pp0_iter2_reg <= icmp_ln151_reg_1688_pp0_iter1_reg;
                icmp_ln151_reg_1688_pp0_iter3_reg <= icmp_ln151_reg_1688_pp0_iter2_reg;
                icmp_ln151_reg_1688_pp0_iter4_reg <= icmp_ln151_reg_1688_pp0_iter3_reg;
                mul_ln1118_1155_reg_1762 <= grp_fu_1578_p2;
                mul_ln1118_1156_reg_1767 <= grp_fu_1584_p2;
                mul_ln1118_1157_reg_1772 <= grp_fu_1590_p2;
                mul_ln1118_reg_1757 <= grp_fu_1572_p2;
                out_index_reg_1692_pp0_iter2_reg <= out_index_reg_1692;
                out_index_reg_1692_pp0_iter3_reg <= out_index_reg_1692_pp0_iter2_reg;
                out_index_reg_1692_pp0_iter4_reg <= out_index_reg_1692_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln20_reg_1614 <= icmp_ln20_fu_1091_p2;
                icmp_ln26_reg_1620 <= icmp_ln26_fu_1097_p2;
                select_ln31_reg_1625 <= select_ln31_fu_1161_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_1024_reg_1653 <= data_window_1_V_V_dout;
                tmp_V_1025_reg_1658 <= data_window_2_V_V_dout;
                tmp_V_reg_1648 <= data_window_0_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_1673 <= w_index_fu_1261_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state11, p_Result_s_reg_1644, data_window_0_V_V_full_n, trunc_ln13_fu_1221_p1, data_window_1_V_V_full_n, tmp_1320_fu_1231_p3, data_window_2_V_V_full_n, tmp_1321_fu_1239_p3, p_Result_s_fu_1247_p3, ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, io_acc_block_signal_op190, icmp_ln49_fu_1566_p2, data_V_data_V_TVALID_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)))) and (p_Result_s_fu_1247_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (p_Result_s_fu_1247_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1566_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (icmp_ln49_fu_1566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    acc_0_V_fu_1378_p2 <= std_logic_vector(unsigned(trunc_ln_fu_1353_p4) + unsigned(phi_ln_fu_1365_p6));
    acc_12_V_fu_1556_p2 <= std_logic_vector(unsigned(phi_ln1265_3_fu_1518_p18) + unsigned(trunc_ln708_1157_fu_1509_p4));
    acc_4_V_fu_1435_p2 <= std_logic_vector(unsigned(phi_ln1265_1_fu_1397_p18) + unsigned(trunc_ln708_1155_fu_1388_p4));
    acc_8_V_fu_1499_p2 <= std_logic_vector(unsigned(phi_ln1265_2_fu_1461_p18) + unsigned(trunc_ln708_1156_fu_1445_p4));
    and_ln26_fu_1174_p2 <= (xor_ln20_fu_1169_p2 and icmp_ln26_reg_1620);
    and_ln31_fu_1149_p2 <= (xor_ln26_fu_1143_p2 and icmp_ln31_fu_1119_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_assign_proc : process(p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
                ap_block_state11 <= ((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1));
    end process;


    ap_block_state3_assign_proc : process(data_window_0_V_V_full_n, trunc_ln13_fu_1221_p1, data_window_1_V_V_full_n, tmp_1320_fu_1231_p3, data_window_2_V_V_full_n, tmp_1321_fu_1239_p3, data_V_data_V_TVALID_int)
    begin
                ap_block_state3 <= ((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)));
    end process;


    ap_block_state4_assign_proc : process(data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
                ap_block_state4 <= ((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190, icmp_ln49_fu_1566_p2)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1566_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_599_p4_assign_proc : process(in_index_0_i_i_i_i_i49_reg_595, ap_CS_fsm_pp0_stage0, icmp_ln151_reg_1688, select_ln168_fu_1332_p3, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln151_reg_1688 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_599_p4 <= select_ln168_fu_1332_p3;
        else 
            ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_599_p4 <= in_index_0_i_i_i_i_i49_reg_595;
        end if; 
    end process;


    ap_phi_mux_tmp_data_0_V_phi_fu_845_p8_assign_proc : process(tmp_data_0_V_1148_reg_607, out_index_reg_1692_pp0_iter4_reg, acc_0_V_fu_1378_p2, ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_840)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0)) then 
            ap_phi_mux_tmp_data_0_V_phi_fu_845_p8 <= acc_0_V_fu_1378_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_0_V_phi_fu_845_p8 <= tmp_data_0_V_1148_reg_607;
        else 
            ap_phi_mux_tmp_data_0_V_phi_fu_845_p8 <= ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_840;
        end if; 
    end process;


    ap_phi_mux_tmp_data_10_V_phi_fu_959_p8_assign_proc : process(tmp_data_10_V_828_reg_717, acc_8_V_fu_1499_p2, or_ln_fu_1454_p3, ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_954)
    begin
        if ((or_ln_fu_1454_p3 = ap_const_lv4_A)) then 
            ap_phi_mux_tmp_data_10_V_phi_fu_959_p8 <= acc_8_V_fu_1499_p2;
        elsif (((or_ln_fu_1454_p3 = ap_const_lv4_9) or (or_ln_fu_1454_p3 = ap_const_lv4_8) or (not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8))))) then 
            ap_phi_mux_tmp_data_10_V_phi_fu_959_p8 <= tmp_data_10_V_828_reg_717;
        else 
            ap_phi_mux_tmp_data_10_V_phi_fu_959_p8 <= ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_954;
        end if; 
    end process;


    ap_phi_mux_tmp_data_11_V_phi_fu_940_p8_assign_proc : process(tmp_data_11_V_826_reg_728, acc_8_V_fu_1499_p2, ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_935, or_ln_fu_1454_p3)
    begin
        if (((or_ln_fu_1454_p3 = ap_const_lv4_A) or (or_ln_fu_1454_p3 = ap_const_lv4_9) or (or_ln_fu_1454_p3 = ap_const_lv4_8))) then 
            ap_phi_mux_tmp_data_11_V_phi_fu_940_p8 <= tmp_data_11_V_826_reg_728;
        elsif ((not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8)))) then 
            ap_phi_mux_tmp_data_11_V_phi_fu_940_p8 <= acc_8_V_fu_1499_p2;
        else 
            ap_phi_mux_tmp_data_11_V_phi_fu_940_p8 <= ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_935;
        end if; 
    end process;


    ap_phi_mux_tmp_data_12_V_phi_fu_1073_p8_assign_proc : process(tmp_data_12_V_824_reg_739, out_index_reg_1692_pp0_iter4_reg, acc_12_V_fu_1556_p2, ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_1068)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0)) then 
            ap_phi_mux_tmp_data_12_V_phi_fu_1073_p8 <= acc_12_V_fu_1556_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_12_V_phi_fu_1073_p8 <= tmp_data_12_V_824_reg_739;
        else 
            ap_phi_mux_tmp_data_12_V_phi_fu_1073_p8 <= ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_1068;
        end if; 
    end process;


    ap_phi_mux_tmp_data_13_V_phi_fu_1054_p8_assign_proc : process(tmp_data_13_V_822_reg_750, out_index_reg_1692_pp0_iter4_reg, acc_12_V_fu_1556_p2, ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_1049)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1)) then 
            ap_phi_mux_tmp_data_13_V_phi_fu_1054_p8 <= acc_12_V_fu_1556_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_13_V_phi_fu_1054_p8 <= tmp_data_13_V_822_reg_750;
        else 
            ap_phi_mux_tmp_data_13_V_phi_fu_1054_p8 <= ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_1049;
        end if; 
    end process;


    ap_phi_mux_tmp_data_14_V_phi_fu_1035_p8_assign_proc : process(tmp_data_14_V_820_reg_761, out_index_reg_1692_pp0_iter4_reg, acc_12_V_fu_1556_p2, ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_1030)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2)) then 
            ap_phi_mux_tmp_data_14_V_phi_fu_1035_p8 <= acc_12_V_fu_1556_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_14_V_phi_fu_1035_p8 <= tmp_data_14_V_820_reg_761;
        else 
            ap_phi_mux_tmp_data_14_V_phi_fu_1035_p8 <= ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_1030;
        end if; 
    end process;


    ap_phi_mux_tmp_data_15_V_phi_fu_1016_p8_assign_proc : process(tmp_data_15_V_818_reg_772, out_index_reg_1692_pp0_iter4_reg, acc_12_V_fu_1556_p2, ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_1011)
    begin
        if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2))) then 
            ap_phi_mux_tmp_data_15_V_phi_fu_1016_p8 <= tmp_data_15_V_818_reg_772;
        elsif ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3)) then 
            ap_phi_mux_tmp_data_15_V_phi_fu_1016_p8 <= acc_12_V_fu_1556_p2;
        else 
            ap_phi_mux_tmp_data_15_V_phi_fu_1016_p8 <= ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_1011;
        end if; 
    end process;


    ap_phi_mux_tmp_data_1_V_phi_fu_826_p8_assign_proc : process(tmp_data_1_V_846_reg_618, out_index_reg_1692_pp0_iter4_reg, acc_0_V_fu_1378_p2, ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_821)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1)) then 
            ap_phi_mux_tmp_data_1_V_phi_fu_826_p8 <= acc_0_V_fu_1378_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_1_V_phi_fu_826_p8 <= tmp_data_1_V_846_reg_618;
        else 
            ap_phi_mux_tmp_data_1_V_phi_fu_826_p8 <= ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_821;
        end if; 
    end process;


    ap_phi_mux_tmp_data_2_V_phi_fu_807_p8_assign_proc : process(tmp_data_2_V_844_reg_629, out_index_reg_1692_pp0_iter4_reg, acc_0_V_fu_1378_p2, ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_802)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2)) then 
            ap_phi_mux_tmp_data_2_V_phi_fu_807_p8 <= acc_0_V_fu_1378_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_2_V_phi_fu_807_p8 <= tmp_data_2_V_844_reg_629;
        else 
            ap_phi_mux_tmp_data_2_V_phi_fu_807_p8 <= ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_802;
        end if; 
    end process;


    ap_phi_mux_tmp_data_3_V_phi_fu_788_p8_assign_proc : process(tmp_data_3_V_842_reg_640, out_index_reg_1692_pp0_iter4_reg, acc_0_V_fu_1378_p2, ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_783)
    begin
        if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2))) then 
            ap_phi_mux_tmp_data_3_V_phi_fu_788_p8 <= tmp_data_3_V_842_reg_640;
        elsif ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3)) then 
            ap_phi_mux_tmp_data_3_V_phi_fu_788_p8 <= acc_0_V_fu_1378_p2;
        else 
            ap_phi_mux_tmp_data_3_V_phi_fu_788_p8 <= ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_783;
        end if; 
    end process;


    ap_phi_mux_tmp_data_4_V_phi_fu_921_p8_assign_proc : process(tmp_data_4_V_840_reg_651, out_index_reg_1692_pp0_iter4_reg, acc_4_V_fu_1435_p2, ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_916)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0)) then 
            ap_phi_mux_tmp_data_4_V_phi_fu_921_p8 <= acc_4_V_fu_1435_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_4_V_phi_fu_921_p8 <= tmp_data_4_V_840_reg_651;
        else 
            ap_phi_mux_tmp_data_4_V_phi_fu_921_p8 <= ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_916;
        end if; 
    end process;


    ap_phi_mux_tmp_data_5_V_phi_fu_902_p8_assign_proc : process(tmp_data_5_V_838_reg_662, out_index_reg_1692_pp0_iter4_reg, acc_4_V_fu_1435_p2, ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_897)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1)) then 
            ap_phi_mux_tmp_data_5_V_phi_fu_902_p8 <= acc_4_V_fu_1435_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_5_V_phi_fu_902_p8 <= tmp_data_5_V_838_reg_662;
        else 
            ap_phi_mux_tmp_data_5_V_phi_fu_902_p8 <= ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_897;
        end if; 
    end process;


    ap_phi_mux_tmp_data_6_V_phi_fu_883_p8_assign_proc : process(tmp_data_6_V_836_reg_673, out_index_reg_1692_pp0_iter4_reg, acc_4_V_fu_1435_p2, ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_878)
    begin
        if ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2)) then 
            ap_phi_mux_tmp_data_6_V_phi_fu_883_p8 <= acc_4_V_fu_1435_p2;
        elsif (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3))) then 
            ap_phi_mux_tmp_data_6_V_phi_fu_883_p8 <= tmp_data_6_V_836_reg_673;
        else 
            ap_phi_mux_tmp_data_6_V_phi_fu_883_p8 <= ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_878;
        end if; 
    end process;


    ap_phi_mux_tmp_data_7_V_phi_fu_864_p8_assign_proc : process(tmp_data_7_V_834_reg_684, out_index_reg_1692_pp0_iter4_reg, acc_4_V_fu_1435_p2, ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_859)
    begin
        if (((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_0) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_1) or (out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_2))) then 
            ap_phi_mux_tmp_data_7_V_phi_fu_864_p8 <= tmp_data_7_V_834_reg_684;
        elsif ((out_index_reg_1692_pp0_iter4_reg = ap_const_lv2_3)) then 
            ap_phi_mux_tmp_data_7_V_phi_fu_864_p8 <= acc_4_V_fu_1435_p2;
        else 
            ap_phi_mux_tmp_data_7_V_phi_fu_864_p8 <= ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_859;
        end if; 
    end process;


    ap_phi_mux_tmp_data_8_V_phi_fu_997_p8_assign_proc : process(tmp_data_8_V_832_reg_695, acc_8_V_fu_1499_p2, or_ln_fu_1454_p3, ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_992)
    begin
        if ((or_ln_fu_1454_p3 = ap_const_lv4_8)) then 
            ap_phi_mux_tmp_data_8_V_phi_fu_997_p8 <= acc_8_V_fu_1499_p2;
        elsif (((or_ln_fu_1454_p3 = ap_const_lv4_A) or (or_ln_fu_1454_p3 = ap_const_lv4_9) or (not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8))))) then 
            ap_phi_mux_tmp_data_8_V_phi_fu_997_p8 <= tmp_data_8_V_832_reg_695;
        else 
            ap_phi_mux_tmp_data_8_V_phi_fu_997_p8 <= ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_992;
        end if; 
    end process;


    ap_phi_mux_tmp_data_9_V_phi_fu_978_p8_assign_proc : process(tmp_data_9_V_830_reg_706, acc_8_V_fu_1499_p2, or_ln_fu_1454_p3, ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_973)
    begin
        if ((or_ln_fu_1454_p3 = ap_const_lv4_9)) then 
            ap_phi_mux_tmp_data_9_V_phi_fu_978_p8 <= acc_8_V_fu_1499_p2;
        elsif (((or_ln_fu_1454_p3 = ap_const_lv4_A) or (or_ln_fu_1454_p3 = ap_const_lv4_8) or (not((or_ln_fu_1454_p3 = ap_const_lv4_A)) and not((or_ln_fu_1454_p3 = ap_const_lv4_9)) and not((or_ln_fu_1454_p3 = ap_const_lv4_8))))) then 
            ap_phi_mux_tmp_data_9_V_phi_fu_978_p8 <= tmp_data_9_V_830_reg_706;
        else 
            ap_phi_mux_tmp_data_9_V_phi_fu_978_p8 <= ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_973;
        end if; 
    end process;


    ap_phi_mux_w_index50_phi_fu_588_p4_assign_proc : process(w_index50_reg_584, ap_CS_fsm_pp0_stage0, w_index_reg_1673, icmp_ln151_reg_1688, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln151_reg_1688 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_w_index50_phi_fu_588_p4 <= w_index_reg_1673;
        else 
            ap_phi_mux_w_index50_phi_fu_588_p4 <= w_index50_reg_584;
        end if; 
    end process;

    ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_840 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_954 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_935 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_1068 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_1049 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_1030 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_1011 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_821 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_802 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_783 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_916 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_897 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_878 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_859 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_992 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_973 <= "XXXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;

    data_V_data_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state3, data_V_data_V_TVALID_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_V_data_V_TDATA_blk_n <= data_V_data_V_TVALID_int;
        else 
            data_V_data_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_V_TREADY_assign_proc : process(data_V_data_V_TVALID, regslice_both_data_V_data_V_U_ack_in)
    begin
        if (((regslice_both_data_V_data_V_U_ack_in = ap_const_logic_1) and (data_V_data_V_TVALID = ap_const_logic_1))) then 
            data_V_data_V_TREADY <= ap_const_logic_1;
        else 
            data_V_data_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_V_TREADY_int_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1221_p1, data_window_1_V_V_full_n, tmp_1320_fu_1231_p3, data_window_2_V_V_full_n, tmp_1321_fu_1239_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_V_data_V_TREADY_int <= ap_const_logic_1;
        else 
            data_V_data_V_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    data_window_0_V_V_read_assign_proc : process(ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
        if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            data_window_0_V_V_read <= ap_const_logic_1;
        else 
            data_window_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_0_V_V_write_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1221_p1, data_window_1_V_V_full_n, tmp_1320_fu_1231_p3, data_window_2_V_V_full_n, tmp_1321_fu_1239_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1))) then 
            data_window_0_V_V_write <= ap_const_logic_1;
        else 
            data_window_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_1_V_V_read_assign_proc : process(ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
        if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            data_window_1_V_V_read <= ap_const_logic_1;
        else 
            data_window_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_1_V_V_write_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1221_p1, data_window_1_V_V_full_n, tmp_1320_fu_1231_p3, data_window_2_V_V_full_n, tmp_1321_fu_1239_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1))) then 
            data_window_1_V_V_write <= ap_const_logic_1;
        else 
            data_window_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_2_V_V_read_assign_proc : process(ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
        if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            data_window_2_V_V_read <= ap_const_logic_1;
        else 
            data_window_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_2_V_V_write_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1221_p1, data_window_1_V_V_full_n, tmp_1320_fu_1231_p3, data_window_2_V_V_full_n, tmp_1321_fu_1239_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_1320_fu_1231_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1221_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_1321_fu_1239_p3 = ap_const_lv1_1))) then 
            data_window_2_V_V_write <= ap_const_logic_1;
        else 
            data_window_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1572_p1 <= sext_ln1116_cast_fu_1338_p1(16 - 1 downto 0);
    grp_fu_1578_p0 <= sext_ln1116_cast_fu_1338_p1(16 - 1 downto 0);
    grp_fu_1584_p0 <= sext_ln1116_cast_fu_1338_p1(16 - 1 downto 0);
    grp_fu_1590_p0 <= sext_ln1116_cast_fu_1338_p1(16 - 1 downto 0);
    i_iw_fu_1225_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(wp_idx51_reg_572));
    icmp_ln151_fu_1279_p2 <= "1" when (ap_phi_mux_w_index50_phi_fu_588_p4 = ap_const_lv4_B) else "0";
    icmp_ln168_fu_1273_p2 <= "1" when (signed(in_index_fu_1267_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln20_fu_1091_p2 <= "1" when (wp_idx51_reg_572 = ap_const_lv8_0) else "0";
    icmp_ln26_fu_1097_p2 <= "1" when (unsigned(wp_idx51_reg_572) > unsigned(ap_const_lv8_C6)) else "0";
    icmp_ln31_fu_1119_p2 <= "1" when (tmp_1319_fu_1109_p4 = ap_const_lv7_0) else "0";
    icmp_ln49_fu_1566_p2 <= "1" when (wp_idx51_reg_572 = ap_const_lv8_C7) else "0";
    in_index_fu_1267_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_599_p4) + unsigned(ap_const_lv32_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190, icmp_ln49_fu_1566_p2)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1566_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op190 <= (res_V_data_9_V_full_n and res_V_data_8_V_full_n and res_V_data_7_V_full_n and res_V_data_6_V_full_n and res_V_data_5_V_full_n and res_V_data_4_V_full_n and res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_15_V_full_n and res_V_data_14_V_full_n and res_V_data_13_V_full_n and res_V_data_12_V_full_n and res_V_data_11_V_full_n and res_V_data_10_V_full_n and res_V_data_0_V_full_n);
    or_ln26_fu_1137_p2 <= (icmp_ln26_fu_1097_p2 or icmp_ln20_fu_1091_p2);
    or_ln321_fu_1187_p2 <= (icmp_ln20_reg_1614 or and_ln26_fu_1174_p2);
    or_ln_fu_1454_p3 <= (ap_const_lv2_2 & out_index_reg_1692_pp0_iter4_reg);
    outidx_address0 <= zext_ln155_fu_1255_p1(4 - 1 downto 0);

    outidx_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_ce0 <= ap_const_logic_1;
        else 
            outidx_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_1247_p3 <= p_Val2_s_fu_1199_p10(2 downto 2);
    p_Val2_s_fu_1199_p9 <= 
        select_ln321_fu_1179_p3 when (or_ln321_fu_1187_p2(0) = '1') else 
        select_ln31_reg_1625;
    phi_ln1265_2_fu_1461_p17 <= (ap_const_lv2_2 & out_index_reg_1692_pp0_iter4_reg);
    r_fu_1103_p2 <= std_logic_vector(signed(ap_const_lv8_C7) - signed(wp_idx51_reg_572));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_data_0_V_blk_n_assign_proc : process(res_V_data_0_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= tmp_data_0_V_reg_840;

    res_V_data_0_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_10_V_blk_n_assign_proc : process(res_V_data_10_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_10_V_blk_n <= res_V_data_10_V_full_n;
        else 
            res_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_10_V_din <= tmp_data_10_V_reg_954;

    res_V_data_10_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_10_V_write <= ap_const_logic_1;
        else 
            res_V_data_10_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_11_V_blk_n_assign_proc : process(res_V_data_11_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_11_V_blk_n <= res_V_data_11_V_full_n;
        else 
            res_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_11_V_din <= tmp_data_11_V_reg_935;

    res_V_data_11_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_11_V_write <= ap_const_logic_1;
        else 
            res_V_data_11_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_12_V_blk_n_assign_proc : process(res_V_data_12_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_12_V_blk_n <= res_V_data_12_V_full_n;
        else 
            res_V_data_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_12_V_din <= tmp_data_12_V_reg_1068;

    res_V_data_12_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_12_V_write <= ap_const_logic_1;
        else 
            res_V_data_12_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_13_V_blk_n_assign_proc : process(res_V_data_13_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_13_V_blk_n <= res_V_data_13_V_full_n;
        else 
            res_V_data_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_13_V_din <= tmp_data_13_V_reg_1049;

    res_V_data_13_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_13_V_write <= ap_const_logic_1;
        else 
            res_V_data_13_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_14_V_blk_n_assign_proc : process(res_V_data_14_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_14_V_blk_n <= res_V_data_14_V_full_n;
        else 
            res_V_data_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_14_V_din <= tmp_data_14_V_reg_1030;

    res_V_data_14_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_14_V_write <= ap_const_logic_1;
        else 
            res_V_data_14_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_15_V_blk_n_assign_proc : process(res_V_data_15_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_15_V_blk_n <= res_V_data_15_V_full_n;
        else 
            res_V_data_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_15_V_din <= tmp_data_15_V_reg_1011;

    res_V_data_15_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_15_V_write <= ap_const_logic_1;
        else 
            res_V_data_15_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(res_V_data_1_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= tmp_data_1_V_reg_821;

    res_V_data_1_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(res_V_data_2_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_2_V_din <= tmp_data_2_V_reg_802;

    res_V_data_2_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(res_V_data_3_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= tmp_data_3_V_reg_783;

    res_V_data_3_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_4_V_blk_n_assign_proc : process(res_V_data_4_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_4_V_blk_n <= res_V_data_4_V_full_n;
        else 
            res_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_4_V_din <= tmp_data_4_V_reg_916;

    res_V_data_4_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_4_V_write <= ap_const_logic_1;
        else 
            res_V_data_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_5_V_blk_n_assign_proc : process(res_V_data_5_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_5_V_blk_n <= res_V_data_5_V_full_n;
        else 
            res_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_5_V_din <= tmp_data_5_V_reg_897;

    res_V_data_5_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_5_V_write <= ap_const_logic_1;
        else 
            res_V_data_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_6_V_blk_n_assign_proc : process(res_V_data_6_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_6_V_blk_n <= res_V_data_6_V_full_n;
        else 
            res_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_6_V_din <= tmp_data_6_V_reg_878;

    res_V_data_6_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_6_V_write <= ap_const_logic_1;
        else 
            res_V_data_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_7_V_blk_n_assign_proc : process(res_V_data_7_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_7_V_blk_n <= res_V_data_7_V_full_n;
        else 
            res_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_7_V_din <= tmp_data_7_V_reg_859;

    res_V_data_7_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_7_V_write <= ap_const_logic_1;
        else 
            res_V_data_7_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_8_V_blk_n_assign_proc : process(res_V_data_8_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_8_V_blk_n <= res_V_data_8_V_full_n;
        else 
            res_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_8_V_din <= tmp_data_8_V_reg_992;

    res_V_data_8_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_8_V_write <= ap_const_logic_1;
        else 
            res_V_data_8_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_9_V_blk_n_assign_proc : process(res_V_data_9_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_1644)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_9_V_blk_n <= res_V_data_9_V_full_n;
        else 
            res_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_9_V_din <= tmp_data_9_V_reg_973;

    res_V_data_9_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_1644, io_acc_block_signal_op190)
    begin
        if ((not(((io_acc_block_signal_op190 = ap_const_logic_0) and (p_Result_s_reg_1644 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_1644 = ap_const_lv1_1))) then 
            res_V_data_9_V_write <= ap_const_logic_1;
        else 
            res_V_data_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln168_fu_1332_p3 <= 
        ap_const_lv32_0 when (icmp_ln168_reg_1683(0) = '1') else 
        in_index_reg_1678;
    select_ln31_fu_1161_p3 <= 
        sub_ln31_fu_1155_p2 when (and_ln31_fu_1149_p2(0) = '1') else 
        select_ln35_fu_1129_p3;
    select_ln321_fu_1179_p3 <= 
        ap_const_lv3_5 when (and_ln26_fu_1174_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln35_fu_1129_p3 <= 
        ap_const_lv3_1 when (trunc_ln49_fu_1087_p1(0) = '1') else 
        ap_const_lv3_2;
        sext_ln1116_cast_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1155_reg_1699),26));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln31_fu_1155_p2 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln32_fu_1125_p1));
    tmp_1155_fu_1289_p4 <= in_index_0_i_i_i_i_i49_reg_595(2 - 1 downto 0);
    tmp_1319_fu_1109_p4 <= r_fu_1103_p2(7 downto 1);
    tmp_1320_fu_1231_p3 <= p_Val2_s_fu_1199_p10(1 downto 1);
    tmp_1321_fu_1239_p3 <= p_Val2_s_fu_1199_p10(2 downto 2);
    trunc_ln13_fu_1221_p1 <= p_Val2_s_fu_1199_p10(1 - 1 downto 0);
    trunc_ln160_1_fu_1298_p1 <= w2_V_q0(16 - 1 downto 0);
    trunc_ln32_fu_1125_p1 <= r_fu_1103_p2(3 - 1 downto 0);
    trunc_ln49_fu_1087_p1 <= wp_idx51_reg_572(1 - 1 downto 0);
    trunc_ln708_1155_fu_1388_p4 <= mul_ln1118_1155_reg_1762(25 downto 10);
    trunc_ln708_1156_fu_1445_p4 <= mul_ln1118_1156_reg_1767(25 downto 10);
    trunc_ln708_1157_fu_1509_p4 <= mul_ln1118_1157_reg_1772(25 downto 10);
    trunc_ln_fu_1353_p4 <= mul_ln1118_reg_1757(25 downto 10);
    w2_V_address0 <= zext_ln155_fu_1255_p1(4 - 1 downto 0);

    w2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w2_V_ce0 <= ap_const_logic_1;
        else 
            w2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_1261_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(ap_phi_mux_w_index50_phi_fu_588_p4));
    xor_ln20_fu_1169_p2 <= (icmp_ln20_reg_1614 xor ap_const_lv1_1);
    xor_ln26_fu_1143_p2 <= (or_ln26_fu_1137_p2 xor ap_const_lv1_1);
    zext_ln1265_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_index_reg_1692_pp0_iter4_reg),4));
    zext_ln155_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index50_phi_fu_588_p4),64));
end behav;
