0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ/EQ_Config_RAM.vhd,1596446191,vhdl,,,,eq_config_ram,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ/EQ_FSM.vhd,1596446494,vhdl,,,,eq_fsm,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ/EQ_UAL.vhd,1596439965,vhdl,,,,eq_ual,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ/EQ_Wrapper.vhd,1596440070,vhdl,,,,eq_wrapper,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/PSH/PSH_Driver.vhd,1596445181,vhdl,,,,psh_driver,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/UART/UART_Rx.vhd,1596100583,vhdl,,,,uart_rx,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/UART/UART_Tx.vhd,1596100583,vhdl,,,,uart_tx,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/UART/UART_Wrapper.vhd,1596100583,vhdl,,,,uart_wrapper,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/03_Tests/PSH_Driver_tb.vhd,1596444615,vhdl,,,,psh_driver_tb,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/03_Tests/UART_EQ_tb.vhd,1596446731,vhdl,,,,uart_eq_tb,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_16bit_1024/sim/FIFO_16bit_1024.v,1596105067,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_8bit_2048/sim/FIFO_8bit_2048.v,,FIFO_16bit_1024,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_8bit_2048/sim/FIFO_8bit_2048.v,1596105087,verilog,,,,FIFO_8bit_2048,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_u16_s19/sim/Multiplier_u16_s19.vhd,1596100586,vhdl,,,,multiplier_u16_s19,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v,1596446633,verilog,,,,ROM_32_16bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
