{"design__instance__count": 568, "design__instance__area": 387015, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 24, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 10, "power__internal__total": 0.0017936701187863946, "power__switching__total": 0.00021680514328181744, "power__leakage__total": 3.8103597034933046e-05, "power__total": 0.0020485790446400642, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.6608060952133954, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25073174801622566, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.798397259791862, "timing__setup__ws__corner:nom_tt_025C_1v80": 5.244788751752903, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.798397, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 11.570101, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 34, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.9562528817227198, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2507278622355296, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8543103133393632, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.82968334551063, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.85431, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.258508, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 24, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.5112198586930299, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2507326917058233, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4288077791997268, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.770186269893671, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.428808, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 11.641201, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 36, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 11, "clock__skew__worst_hold": -0.5051548211602741, "clock__skew__worst_setup": 0.25043010041190383, "timing__hold__ws": 0.425942515536739, "timing__setup__ws": 3.7194675059360853, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.425943, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 11.247158, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7409, "design__instance__area__stdcell": 14152.3, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.436498, "design__instance__utilization__stdcell": 0.0269657, "design__rows": 760, "design__rows:unithd": 760, "design__sites": 388423, "design__sites:unithd": 388423, "design__instance__count__class:macro": 2, "design__instance__area__class:macro": 381425, "design__instance__count__class:inverter": 2, "design__instance__area__class:inverter": 17.5168, "design__instance__count__class:sequential_cell": 65, "design__instance__area__class:sequential_cell": 1305, "design__instance__count__class:multi_input_combinational_cell": 213, "design__instance__area__class:multi_input_combinational_cell": 1840.52, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 148, "design__io__hpwl": 33830349, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 48280.1, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 266, "design__instance__area__class:timing_repair_buffer": 2097.01, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 322.81, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 64, "antenna__violating__nets": 7, "antenna__violating__pins": 9, "route__antenna_violation__count": 7, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "design__instance__area__class:antenna_cell": 7.5072, "route__net": 771, "route__net__special": 2, "route__drc_errors__iter:0": 200, "route__wirelength__iter:0": 55883, "route__drc_errors__iter:1": 57, "route__wirelength__iter:1": 55760, "route__drc_errors__iter:2": 33, "route__wirelength__iter:2": 55719, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 55704, "route__drc_errors": 0, "route__wirelength": 55704, "route__vias": 3432, "route__vias__singlecut": 3432, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1620.68, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 24, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 9, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.643314197898814, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2504326539249327, "timing__hold__ws__corner:min_tt_025C_1v80": 0.79435638093485, "timing__setup__ws__corner:min_tt_025C_1v80": 5.315987800424971, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.794356, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 11.583757, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 28, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.9162060258688633, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25043010041190383, "timing__hold__ws__corner:min_ss_100C_1v60": 1.8482258469031272, "timing__setup__ws__corner:min_ss_100C_1v60": 3.9369379981501464, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.848226, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 11.268007, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.5051548211602741, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25043348659222475, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.425942515536739, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.8288033827164245, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.425943, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 11.660728, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 24, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.6739280435571591, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2514844792482102, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8035685677645181, "timing__setup__ws__corner:max_tt_025C_1v80": 5.163126961000861, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.803569, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 11.551208, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 36, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 11, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.9932230874437215, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25148059346751417, "timing__hold__ws__corner:max_ss_100C_1v60": 1.8630717496082856, "timing__setup__ws__corner:max_ss_100C_1v60": 3.7194675059360853, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.863072, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.247158, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 24, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.5127731717707136, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27035127679537224, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4325196989652388, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.697293464927332, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.43252, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 11.612013, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000249291, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.80858e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__voltage__worst": 0.000254032, "design_powergrid__voltage__worst__net:vccd1": 1.79975, "design_powergrid__drop__worst": 0.000254032, "design_powergrid__drop__worst__net:vccd1": 0.000249291, "design_powergrid__voltage__worst__net:vssd1": 0.000254032, "design_powergrid__drop__worst__net:vssd1": 0.000254032, "ir__voltage__worst": 1.8, "ir__drop__avg": 1.93e-06, "ir__drop__worst": 0.000249, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}