Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 15:13:20 2024
| Host         : Nacnano-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1023)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2004)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1023)
---------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2004)
---------------------------------------------------
 There are 2004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.721        0.000                      0                  181        0.103        0.000                      0                  181        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.721        0.000                      0                  181        0.103        0.000                      0                  181        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.554ns (23.838%)  route 4.965ns (76.162%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.576     8.168    at/rom/addr_reg_reg_i_140_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.292 r  at/rom/addr_reg_reg_i_249/O
                         net (fo=1, routed)           0.000     8.292    at/rom/addr_reg_reg_i_249_n_0
    SLICE_X45Y1          MUXF7 (Prop_muxf7_I1_O)      0.245     8.537 r  at/rom/addr_reg_reg_i_108/O
                         net (fo=1, routed)           0.000     8.537    at/rom/addr_reg_reg_i_108_n_0
    SLICE_X45Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     8.641 r  at/rom/addr_reg_reg_i_38/O
                         net (fo=1, routed)           1.013     9.654    at/rom/addr_reg_reg_i_38_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I3_O)        0.316     9.970 r  at/rom/addr_reg_reg_i_12/O
                         net (fo=1, routed)           0.000     9.970    at/rom/addr_reg_reg_i_12_n_0
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I1_O)      0.247    10.217 r  at/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           1.375    11.592    at/rom/sel[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488    14.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.740    14.313    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.512ns (23.853%)  route 4.827ns (76.147%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         2.290     7.881    at/rom/addr_reg_reg_i_187_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.005 r  at/rom/addr_reg_reg_i_352/O
                         net (fo=1, routed)           0.000     8.005    at/rom/addr_reg_reg_i_352_n_0
    SLICE_X50Y7          MUXF7 (Prop_muxf7_I0_O)      0.241     8.246 r  at/rom/addr_reg_reg_i_160/O
                         net (fo=1, routed)           0.000     8.246    at/rom/addr_reg_reg_i_160_n_0
    SLICE_X50Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     8.344 r  at/rom/addr_reg_reg_i_64/O
                         net (fo=1, routed)           1.255     9.599    at/rom/addr_reg_reg_i_64_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.319     9.918 r  at/rom/addr_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     9.918    at/rom/addr_reg_reg_i_19_n_0
    SLICE_X36Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    10.130 r  at/rom/addr_reg_reg_i_6/O
                         net (fo=1, routed)           1.282    11.412    at/rom/sel[5]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488    14.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    14.312    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.515ns (24.043%)  route 4.786ns (75.957%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.056     7.648    at/rom/addr_reg_reg_i_140_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.772 r  at/rom/addr_reg_reg_i_197/O
                         net (fo=1, routed)           0.000     7.772    at/rom/addr_reg_reg_i_197_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     8.019 r  at/rom/addr_reg_reg_i_82/O
                         net (fo=1, routed)           0.000     8.019    at/rom/addr_reg_reg_i_82_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     8.117 r  at/rom/addr_reg_reg_i_24/O
                         net (fo=1, routed)           1.450     9.567    at/rom/addr_reg_reg_i_24_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.886 r  at/rom/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.000     9.886    at/rom/addr_reg_reg_i_9_n_0
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I0_O)      0.209    10.095 r  at/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           1.280    11.375    at/rom/sel[10]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488    14.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.739    14.314    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.512ns (24.141%)  route 4.751ns (75.859%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.370     7.962    at/rom/addr_reg_reg_i_140_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  at/rom/addr_reg_reg_i_260/O
                         net (fo=1, routed)           0.000     8.086    at/rom/addr_reg_reg_i_260_n_0
    SLICE_X51Y14         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  at/rom/addr_reg_reg_i_114/O
                         net (fo=1, routed)           0.000     8.324    at/rom/addr_reg_reg_i_114_n_0
    SLICE_X51Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  at/rom/addr_reg_reg_i_41/O
                         net (fo=1, routed)           1.124     9.551    at/rom/addr_reg_reg_i_41_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I1_O)        0.316     9.867 r  at/rom/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.000     9.867    at/rom/addr_reg_reg_i_13_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.079 r  at/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           1.257    11.337    at/rom/sel[8]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488    14.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    14.312    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.519ns (25.525%)  route 4.432ns (74.475%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         1.812     7.403    at/rom/addr_reg_reg_i_187_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  at/rom/addr_reg_reg_i_389/O
                         net (fo=1, routed)           0.000     7.527    at/rom/addr_reg_reg_i_389_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I1_O)      0.245     7.772 r  at/rom/addr_reg_reg_i_178/O
                         net (fo=1, routed)           0.000     7.772    at/rom/addr_reg_reg_i_178_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I0_O)      0.104     7.876 r  at/rom/addr_reg_reg_i_73/O
                         net (fo=1, routed)           1.230     9.107    at/rom/addr_reg_reg_i_73_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.316     9.423 r  at/rom/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.000     9.423    at/rom/addr_reg_reg_i_21_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     9.635 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.390    11.024    at/rom/sel[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488    14.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    14.312    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 1.545ns (26.545%)  route 4.275ns (73.455%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.281     7.873    at/rom/addr_reg_reg_i_140_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.997 r  at/rom/addr_reg_reg_i_289/O
                         net (fo=1, routed)           0.000     7.997    at/rom/addr_reg_reg_i_289_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.242 r  at/rom/addr_reg_reg_i_128/O
                         net (fo=1, routed)           0.000     8.242    at/rom/addr_reg_reg_i_128_n_0
    SLICE_X45Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.346 r  at/rom/addr_reg_reg_i_48/O
                         net (fo=1, routed)           0.741     9.086    at/rom/addr_reg_reg_i_48_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I0_O)        0.316     9.402 r  at/rom/addr_reg_reg_i_15/O
                         net (fo=1, routed)           0.000     9.402    at/rom/addr_reg_reg_i_15_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.640 r  at/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           1.253    10.894    at/rom/sel[7]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488    14.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.740    14.313    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.524ns (26.197%)  route 4.294ns (73.803%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         1.996     7.587    at/rom/addr_reg_reg_i_187_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.711 r  at/rom/addr_reg_reg_i_337/O
                         net (fo=1, routed)           0.000     7.711    at/rom/addr_reg_reg_i_337_n_0
    SLICE_X39Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     7.956 r  at/rom/addr_reg_reg_i_152/O
                         net (fo=1, routed)           0.000     7.956    at/rom/addr_reg_reg_i_152_n_0
    SLICE_X39Y6          MUXF8 (Prop_muxf8_I0_O)      0.104     8.060 r  at/rom/addr_reg_reg_i_60/O
                         net (fo=1, routed)           0.899     8.958    at/rom/addr_reg_reg_i_60_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.316     9.274 r  at/rom/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.000     9.274    at/rom/addr_reg_reg_i_18_n_0
    SLICE_X40Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.491 r  at/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           1.400    10.891    at/rom/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488    14.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.312    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 uart2/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.481ns (44.343%)  route 3.114ns (55.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.565     5.086    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  uart2/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart2/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.185    uart2/baudrate_gen/counter_reg[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  uart2/baudrate_gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    uart2/baudrate_gen/counter_reg[0]_i_17__0_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  uart2/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.879    uart2/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  uart2/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    uart2/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  uart2/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    uart2/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  uart2/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    uart2/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  uart2/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     7.336    uart2/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  uart2/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.450    uart2/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.784 f  uart2/baudrate_gen/counter_reg[0]_i_12__0/O[1]
                         net (fo=1, routed)           0.815     8.598    uart2/baudrate_gen/counter_reg[0]_i_12__0_n_6
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.901 f  uart2/baudrate_gen/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.811     9.712    uart2/baudrate_gen/counter[0]_i_7__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.836 r  uart2/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          0.845    10.681    uart2/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.436    14.777    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 uart2/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.481ns (44.343%)  route 3.114ns (55.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.565     5.086    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  uart2/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart2/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.185    uart2/baudrate_gen/counter_reg[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  uart2/baudrate_gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    uart2/baudrate_gen/counter_reg[0]_i_17__0_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  uart2/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.879    uart2/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  uart2/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    uart2/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  uart2/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    uart2/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  uart2/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    uart2/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  uart2/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     7.336    uart2/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  uart2/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.450    uart2/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.784 f  uart2/baudrate_gen/counter_reg[0]_i_12__0/O[1]
                         net (fo=1, routed)           0.815     8.598    uart2/baudrate_gen/counter_reg[0]_i_12__0_n_6
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.901 f  uart2/baudrate_gen/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.811     9.712    uart2/baudrate_gen/counter[0]_i_7__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.836 r  uart2/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          0.845    10.681    uart2/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.436    14.777    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uart2/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 uart2/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.481ns (44.343%)  route 3.114ns (55.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.565     5.086    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  uart2/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart2/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.185    uart2/baudrate_gen/counter_reg[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  uart2/baudrate_gen/counter_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    uart2/baudrate_gen/counter_reg[0]_i_17__0_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  uart2/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.879    uart2/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  uart2/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    uart2/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  uart2/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    uart2/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  uart2/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    uart2/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  uart2/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     7.336    uart2/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  uart2/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.450    uart2/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.784 f  uart2/baudrate_gen/counter_reg[0]_i_12__0/O[1]
                         net (fo=1, routed)           0.815     8.598    uart2/baudrate_gen/counter_reg[0]_i_12__0_n_6
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.901 f  uart2/baudrate_gen/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.811     9.712    uart2/baudrate_gen/counter[0]_i_7__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.836 r  uart2/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          0.845    10.681    uart2/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.436    14.777    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uart2/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uart1/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uart1/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.935    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.946    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uart1/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    uart1/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.971    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_6
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.971    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_4
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    uart1/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X39Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y16   rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y15   rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y15   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y16   rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y18   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y18   rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y20   rgb_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y20   rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y16   rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y16   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16   rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16   rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y18   rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y18   rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y16   rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y16   rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16   rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16   rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y18   rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y18   rgb_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1976 Endpoints
Min Delay          1976 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[18][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 0.704ns (6.651%)  route 9.881ns (93.349%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.037     9.136    at/mem_reg[127][0]_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  at/mem[18][6]_i_1/O
                         net (fo=7, routed)           1.325    10.585    at/mem[18][6]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  at/mem_reg[18][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[18][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 0.704ns (6.651%)  route 9.881ns (93.349%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.037     9.136    at/mem_reg[127][0]_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  at/mem[18][6]_i_1/O
                         net (fo=7, routed)           1.325    10.585    at/mem[18][6]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  at/mem_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[18][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 0.704ns (6.651%)  route 9.881ns (93.349%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.037     9.136    at/mem_reg[127][0]_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  at/mem[18][6]_i_1/O
                         net (fo=7, routed)           1.325    10.585    at/mem[18][6]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  at/mem_reg[18][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[18][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.308ns  (logic 0.704ns (6.829%)  route 9.604ns (93.171%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.037     9.136    at/mem_reg[127][0]_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  at/mem[18][6]_i_1/O
                         net (fo=7, routed)           1.048    10.308    at/mem[18][6]_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  at/mem_reg[18][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[4][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.224ns  (logic 0.704ns (6.886%)  route 9.520ns (93.114%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.049     9.148    at/mem_reg[127][0]_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.272 r  at/mem[4][6]_i_1/O
                         net (fo=7, routed)           0.952    10.224    at/mem[4][6]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  at/mem_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[4][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.224ns  (logic 0.704ns (6.886%)  route 9.520ns (93.114%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.049     9.148    at/mem_reg[127][0]_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.272 r  at/mem[4][6]_i_1/O
                         net (fo=7, routed)           0.952    10.224    at/mem[4][6]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  at/mem_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[4][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.224ns  (logic 0.704ns (6.886%)  route 9.520ns (93.114%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.049     9.148    at/mem_reg[127][0]_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.272 r  at/mem[4][6]_i_1/O
                         net (fo=7, routed)           0.952    10.224    at/mem[4][6]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  at/mem_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[18][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.118ns  (logic 0.704ns (6.958%)  route 9.414ns (93.042%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         4.037     9.136    at/mem_reg[127][0]_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  at/mem[18][6]_i_1/O
                         net (fo=7, routed)           0.857    10.118    at/mem[18][6]_i_1_n_0
    SLICE_X38Y11         FDRE                                         r  at/mem_reg[18][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[1][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 0.704ns (7.040%)  route 9.296ns (92.960%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.569     8.668    at/mem_reg[127][0]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.124     8.792 r  at/mem[1][6]_i_1/O
                         net (fo=7, routed)           1.208    10.000    at/mem[1][6]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  at/mem_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[1][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 0.704ns (7.040%)  route 9.296ns (92.960%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         4.519     4.975    uart1/receiver/Q[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.569     8.668    at/mem_reg[127][0]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.124     8.792 r  at/mem[1][6]_i_1/O
                         net (fo=7, routed)           1.208    10.000    at/mem[1][6]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  at/mem_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/en_reg/Q
                         net (fo=2, routed)           0.122     0.263    uart2/transmitter/en
    SLICE_X1Y8           FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.402%)  route 0.078ns (29.598%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[7]/C
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart1/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.078     0.219    uart1/transmitter/count_reg[7]
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.264 r  uart1/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.264    uart1/transmitter/sending_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  uart1/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[3]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.103     0.244    uart2/transmitter/count_reg[3]
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.045     0.289 r  uart2/transmitter/count[7]_i_2__2/O
                         net (fo=1, routed)           0.000     0.289    uart2/transmitter/p_0_in__3[7]
    SLICE_X0Y5           FDRE                                         r  uart2/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart2/receiver/last_bit
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart2/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uart2/receiver/receiving_i_1__0_n_0
    SLICE_X5Y8           FDRE                                         r  uart2/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X43Y32         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart2/receiver/last_bit
    SLICE_X5Y8           LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart2/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uart2/receiver/received_i_1__0_n_0
    SLICE_X5Y8           FDRE                                         r  uart2/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE                         0.000     0.000 r  uart1/transmitter/temp_reg[0]/C
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.094     0.258    uart1/transmitter/temp_reg_n_0_[0]
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.303    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X37Y27         FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart1/receiver/last_rec
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart1/receiver_n_20
    SLICE_X38Y30         FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[1]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.119     0.260    uart2/transmitter/count_reg[1]
    SLICE_X1Y5           LUT3 (Prop_lut3_I1_O)        0.048     0.308 r  uart2/transmitter/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.308    uart2/transmitter/p_0_in__3[2]
    SLICE_X1Y5           FDRE                                         r  uart2/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.037ns (57.410%)  route 2.995ns (42.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.995     8.596    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.116 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.116    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.042ns (57.560%)  route 2.980ns (42.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.980     8.581    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.105 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.105    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 4.048ns (58.541%)  route 2.867ns (41.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.867     8.462    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.993 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.993    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 4.023ns (58.843%)  route 2.814ns (41.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.814     8.417    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.923 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.923    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.037ns (59.422%)  route 2.757ns (40.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.757     8.357    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.876 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.876    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 3.981ns (58.995%)  route 2.767ns (41.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.767     8.305    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.830 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.830    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.688ns  (logic 3.977ns (59.464%)  route 2.711ns (40.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.711     8.243    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.764 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.764    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 4.047ns (60.697%)  route 2.621ns (39.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.621     8.216    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.745 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.745    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 4.021ns (60.596%)  route 2.615ns (39.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.615     8.218    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.722 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.722    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.598ns  (logic 4.021ns (60.947%)  route 2.577ns (39.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.577     8.174    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.677 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.677    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.193%)  route 0.118ns (38.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X29Y10         FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[6]/Q
                         net (fo=19, routed)          0.118     1.703    vga/w_y[6]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.748    vga/v_count_next[6]_i_1_n_0
    SLICE_X28Y10         FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.416%)  route 0.132ns (41.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X29Y20         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[9]/Q
                         net (fo=26, routed)          0.132     1.711    vga/w_x[9]
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.756 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.756    vga/h_count_next_1[9]
    SLICE_X28Y20         FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.749%)  route 0.148ns (44.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.555     1.438    vga/clk_IBUF_BUFG
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  vga/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          0.148     1.727    vga/Q[0]
    SLICE_X28Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    vga/h_count_next_1[0]
    SLICE_X28Y19         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.657%)  route 0.161ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.555     1.438    vga/clk_IBUF_BUFG
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  vga/h_count_reg_reg[7]/Q
                         net (fo=28, routed)          0.161     1.740    vga/w_x[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    vga/h_count_next_1[1]
    SLICE_X28Y19         FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.770%)  route 0.173ns (48.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X29Y20         FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[6]/Q
                         net (fo=84, routed)          0.173     1.751    vga/Q[6]
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga/h_count_next_1[6]
    SLICE_X28Y20         FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.334%)  route 0.184ns (49.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.555     1.438    vga/clk_IBUF_BUFG
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  vga/h_count_reg_reg[7]/Q
                         net (fo=28, routed)          0.184     1.763    vga/w_x[7]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga/h_count_next_1[7]
    SLICE_X30Y19         FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.361%)  route 0.183ns (46.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  vga/v_count_reg_reg[9]/Q
                         net (fo=15, routed)          0.183     1.790    vga/w_y[9]
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga/v_count_next[8]_i_1_n_0
    SLICE_X31Y12         FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.361%)  route 0.183ns (46.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  vga/v_count_reg_reg[9]/Q
                         net (fo=15, routed)          0.183     1.790    vga/w_y[9]
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.835    vga/v_count_next[9]_i_2_n_0
    SLICE_X31Y12         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.856%)  route 0.186ns (47.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  vga/v_count_reg_reg[9]/Q
                         net (fo=15, routed)          0.186     1.794    vga/w_y[9]
    SLICE_X28Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga/v_count_next[2]_i_1_n_0
    SLICE_X28Y12         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.424%)  route 0.197ns (48.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  vga/v_count_reg_reg[8]/Q
                         net (fo=17, routed)          0.197     1.805    vga/w_y[8]
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga/v_count_next[5]_i_1_n_0
    SLICE_X29Y11         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[9][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.348ns  (logic 1.455ns (27.208%)  route 3.893ns (72.792%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE                         0.000     0.000 r  at/mem_reg[9][0]/C
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[9][0]/Q
                         net (fo=1, routed)           1.313     1.769    at/rom/addr_reg_reg_i_90_2[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.124     1.893 r  at/rom/addr_reg_reg_i_404/O
                         net (fo=1, routed)           0.000     1.893    at/rom/addr_reg_reg_i_404_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     2.131 r  at/rom/addr_reg_reg_i_186/O
                         net (fo=1, routed)           0.000     2.131    at/rom/addr_reg_reg_i_186_n_0
    SLICE_X31Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     2.235 r  at/rom/addr_reg_reg_i_77/O
                         net (fo=1, routed)           1.191     3.425    at/rom/addr_reg_reg_i_77_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.316     3.741 r  at/rom/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000     3.741    at/rom/addr_reg_reg_i_22_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     3.958 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.390     5.348    at/rom/sel[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488     4.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[75][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.316ns  (logic 1.509ns (28.386%)  route 3.807ns (71.614%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  at/mem_reg[75][6]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[75][6]/Q
                         net (fo=1, routed)           1.077     1.595    at/rom/addr_reg_reg_i_82_0[6]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.719 r  at/rom/addr_reg_reg_i_196/O
                         net (fo=1, routed)           0.000     1.719    at/rom/addr_reg_reg_i_196_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.241     1.960 r  at/rom/addr_reg_reg_i_82/O
                         net (fo=1, routed)           0.000     1.960    at/rom/addr_reg_reg_i_82_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     2.058 r  at/rom/addr_reg_reg_i_24/O
                         net (fo=1, routed)           1.450     3.508    at/rom/addr_reg_reg_i_24_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.319     3.827 r  at/rom/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.000     3.827    at/rom/addr_reg_reg_i_9_n_0
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I0_O)      0.209     4.036 r  at/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           1.280     5.316    at/rom/sel[10]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488     4.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[93][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.548ns (29.346%)  route 3.727ns (70.654%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  at/mem_reg[93][5]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[93][5]/Q
                         net (fo=1, routed)           1.082     1.600    at/rom/addr_reg_reg_i_80_6[5]
    SLICE_X51Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.724 r  at/rom/addr_reg_reg_i_225/O
                         net (fo=1, routed)           0.000     1.724    at/rom/addr_reg_reg_i_225_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     1.969 r  at/rom/addr_reg_reg_i_96/O
                         net (fo=1, routed)           0.000     1.969    at/rom/addr_reg_reg_i_96_n_0
    SLICE_X51Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     2.073 r  at/rom/addr_reg_reg_i_32/O
                         net (fo=1, routed)           1.270     3.343    at/rom/addr_reg_reg_i_32_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.316     3.659 r  at/rom/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.000     3.659    at/rom/addr_reg_reg_i_11_n_0
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     3.900 r  at/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           1.375     5.275    at/rom/sel[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488     4.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[0][2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.419ns (27.196%)  route 3.799ns (72.804%))
  Logic Levels:           6  (FDSE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDSE                         0.000     0.000 r  at/mem_reg[0][2]/C
    SLICE_X36Y14         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  at/mem_reg[0][2]/Q
                         net (fo=1, routed)           1.204     1.660    at/rom/addr_reg_reg_i_91_3[2]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124     1.784 r  at/rom/addr_reg_reg_i_342/O
                         net (fo=1, routed)           0.000     1.784    at/rom/addr_reg_reg_i_342_n_0
    SLICE_X33Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     1.996 r  at/rom/addr_reg_reg_i_155/O
                         net (fo=1, routed)           0.000     1.996    at/rom/addr_reg_reg_i_155_n_0
    SLICE_X33Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     2.090 r  at/rom/addr_reg_reg_i_61/O
                         net (fo=1, routed)           1.195     3.285    at/rom/addr_reg_reg_i_61_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I1_O)        0.316     3.601 r  at/rom/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.000     3.601    at/rom/addr_reg_reg_i_18_n_0
    SLICE_X40Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     3.818 r  at/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           1.400     5.218    at/rom/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488     4.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.212ns  (logic 1.419ns (27.225%)  route 3.793ns (72.775%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE                         0.000     0.000 r  at/mem_reg[3][1]/C
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[3][1]/Q
                         net (fo=1, routed)           1.135     1.591    at/rom/addr_reg_reg_i_91_0[1]
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.715 r  at/rom/addr_reg_reg_i_374/O
                         net (fo=1, routed)           0.000     1.715    at/rom/addr_reg_reg_i_374_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     1.927 r  at/rom/addr_reg_reg_i_171/O
                         net (fo=1, routed)           0.000     1.927    at/rom/addr_reg_reg_i_171_n_0
    SLICE_X33Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     2.021 r  at/rom/addr_reg_reg_i_69/O
                         net (fo=1, routed)           1.376     3.397    at/rom/addr_reg_reg_i_69_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.316     3.713 r  at/rom/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.000     3.713    at/rom/addr_reg_reg_i_20_n_0
    SLICE_X36Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     3.930 r  at/rom/addr_reg_reg_i_6/O
                         net (fo=1, routed)           1.282     5.212    at/rom/sel[5]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488     4.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.424ns (27.357%)  route 3.781ns (72.643%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE                         0.000     0.000 r  at/mem_reg[4][4]/C
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[4][4]/Q
                         net (fo=1, routed)           1.099     1.555    at/rom/addr_reg_reg_i_91_7[4]
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.679 r  at/rom/addr_reg_reg_i_279/O
                         net (fo=1, routed)           0.000     1.679    at/rom/addr_reg_reg_i_279_n_0
    SLICE_X31Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     1.896 r  at/rom/addr_reg_reg_i_123/O
                         net (fo=1, routed)           0.000     1.896    at/rom/addr_reg_reg_i_123_n_0
    SLICE_X31Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     1.990 r  at/rom/addr_reg_reg_i_45/O
                         net (fo=1, routed)           1.425     3.415    at/rom/addr_reg_reg_i_45_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I1_O)        0.316     3.731 r  at/rom/addr_reg_reg_i_14/O
                         net (fo=1, routed)           0.000     3.731    at/rom/addr_reg_reg_i_14_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     3.948 r  at/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           1.257     5.205    at/rom/sel[8]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488     4.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[100][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.507ns (30.439%)  route 3.444ns (69.561%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE                         0.000     0.000 r  at/mem_reg[100][3]/C
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[100][3]/Q
                         net (fo=1, routed)           1.120     1.638    at/rom/addr_reg_reg_i_87_7[3]
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  at/rom/addr_reg_reg_i_303/O
                         net (fo=1, routed)           0.000     1.762    at/rom/addr_reg_reg_i_303_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     1.979 r  at/rom/addr_reg_reg_i_135/O
                         net (fo=1, routed)           0.000     1.979    at/rom/addr_reg_reg_i_135_n_0
    SLICE_X44Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     2.073 r  at/rom/addr_reg_reg_i_51/O
                         net (fo=1, routed)           1.070     3.143    at/rom/addr_reg_reg_i_51_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.316     3.459 r  at/rom/addr_reg_reg_i_15/O
                         net (fo=1, routed)           0.000     3.459    at/rom/addr_reg_reg_i_15_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     3.697 r  at/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           1.253     4.951    at/rom/sel[7]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.488     4.829    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/itr_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 0.642ns (13.516%)  route 4.108ns (86.484%))
  Logic Levels:           2  (FDSE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE                         0.000     0.000 r  at/itr_reg[0]/C
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  at/itr_reg[0]/Q
                         net (fo=72, routed)          4.108     4.626    vga/rgb_reg_reg[3][0]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.750 r  vga/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.750    vga_n_17
    SLICE_X15Y16         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.443     4.784    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.234ns  (logic 1.441ns (34.041%)  route 2.793ns (65.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          2.793     4.234    vga/reset_IBUF
    SLICE_X31Y20         FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.434     4.775    vga/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.234ns  (logic 1.441ns (34.041%)  route 2.793ns (65.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          2.793     4.234    vga/reset_IBUF
    SLICE_X30Y20         FDCE                                         f  vga/h_count_reg_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.434     4.775    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X28Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.115     0.256    vga/h_count_next[0]
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next[2]
    SLICE_X14Y17         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[8]
    SLICE_X30Y12         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.118     0.259    vga/h_count_next[6]
    SLICE_X29Y20         FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.822     1.949    vga/clk_IBUF_BUFG
    SLICE_X29Y20         FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X28Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next[1]
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next[9]
    SLICE_X29Y20         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.822     1.949    vga/clk_IBUF_BUFG
    SLICE_X29Y20         FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next[6]
    SLICE_X29Y10         FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X29Y10         FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.435%)  route 0.123ns (46.565%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=3, routed)           0.123     0.264    vga/h_count_next[4]
    SLICE_X31Y20         FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.821     1.948    vga/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.435%)  route 0.123ns (46.565%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=3, routed)           0.123     0.264    vga/h_count_next[4]
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.821     1.948    vga/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X30Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.115     0.279    vga/h_count_next[8]
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X29Y19         FDCE                                         r  vga/h_count_reg_reg[8]/C





