//
//  SYNAPTICS INC. CONFIDENTIAL AND PROPRIETARY
//
//  The information contained in this source code file
//  is strictly confidential and proprietary to Synaptics, Inc.
//  ("Synaptics")
//
//  No part of this file may be possessed, reproduced or distributed, in
//  any form or by any means for any purpose, without the express written
//  permission of Synaptics Inc.
//
//  Except as otherwise specifically provided through an express agreement
//  with Synaptics that governs the confidentiality, possession, use
//  and distribution of the information contained in this file, SYNAPTICS
//  PROVIDES THIS INFORMATION "AS IS" AND MAKES NO REPRESENTATIONS OR
//  WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED
//  WARRANTY OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE,
//  TITLE OR NON-INFRINGEMENT, AND SPECIFICALLY DISCLAIMS SUCH WARRANTIES
//  AND REPRESENTATIONS.  IN NO EVENT WILL SYNAPTICS BE LIABLE FOR ANY DAMAGES
//  ARISING FROM THE USE OF THE INFORMATION CONTAINED IN THIS FILE.
//
//  Copyright (C) 2019 Synaptics Inc.
//  All rights reserved.
//
////////////////////////////////////////////////////////////////////////////////

#ifndef _MEMMAP_S0_H_
#define _MEMMAP_S0_H_

#ifdef __cplusplus
extern "C" {
#endif

/* SSE200  ROM 10KB each */
#define     AHB_MEMMAP_ROM_BASE_NS                          0x00000000
#define     AHB_MEMMAP_ROM_SIZE_NS                          0x00002800
#define     AHB_MEMMAP_ROM_BASE_S                           0x10000000
#define     AHB_MEMMAP_ROM_SIZE_S                           0x00002800

/* SSE200 RAM 4x32KB blocks */
#define		AHB_PM_SRAM0_BASE_NS							0x20000000
#define		AHB_PM_SRAM0_SIZE_NS							0x00008000
#define		AHB_PM_SRAM1_BASE_NS							0x20008000
#define		AHB_PM_SRAM1_SIZE_NS							0x00008000
#define		AHB_PM_SRAM2_BASE_NS							0x20010000
#define		AHB_PM_SRAM2_SIZE_NS							0x00008000
#define		AHB_PM_SRAM3_BASE_NS							0x20018000
#define		AHB_PM_SRAM3_SIZE_NS							0x00008000

#define		AHB_PM_SRAM0_BASE_S								0x30000000
#define		AHB_PM_SRAM0_SIZE_S								0x00008000
#define		AHB_PM_SRAM1_BASE_S								0x30008000
#define		AHB_PM_SRAM1_SIZE_S								0x00008000
#define		AHB_PM_SRAM2_BASE_S								0x30010000
#define		AHB_PM_SRAM2_SIZE_S								0x00008000
#define		AHB_PM_SRAM3_BASE_S								0x30018000
#define		AHB_PM_SRAM3_SIZE_S								0x00008000

/* SSE200 base peripherals_1 */
#define		AHB_PERIPHERALS1_BASE_NS						0x40000000
#define		AHB_PERIPHERALS1_SIZE_NS						0x00010000
#define		AHB_PERIPHERALS1_BASE_S							0x50000000
#define		AHB_PERIPHERALS1_SIZE_S							0x00010000

/* SSE200 system control */
#define		AHB_SYSTEM_CONTROL_BASE_NS						0x40020000
#define		AHB_SYSTEM_CONTROL_SIZE_NS						0x00020000
#define		AHB_SYSTEM_CONTROL_BASE_S						0x50020000
#define		AHB_SYSTEM_CONTROL_SIZE_S						0x00020000

/* SSE200 base peripherals_2 */
#define		AHB_PERIPHERALS2_BASE_NS						0x40080000
#define		AHB_PERIPHERALS2_SIZE_NS						0x00010000
#define		AHB_PERIPHERALS2_BASE_S							0x50080000
#define		AHB_PERIPHERALS2_SIZE_S							0x00010000

/* SSE200 PPB */
#define		AHB_PPB_BASE									0xE0000000
#define		AHB_PPB_SIZE									0x00100000

/* SSE200 system debug */
#define		AHB_SYSTEM_DEBUG_BASE							0xF0000000
#define		AHB_SYSTEM_DEBUG_SIZE							0x00100000

/* AHB master expansion_0 to flash */
#define		AHB_RRAM_FLASH_BASE_NS							0x28000000
#define		AHB_RRAM_FLASH_SIZE_NS							0x00040000			// 256KB
#define		AHB_EXTERNAL_QSPI_FLASH_BASE_NS					0x28040000
#define		AHB_EXTERNAL_QSPI_FLASH_SIZE_NS					0x00FC0000			// 16MB

#define		AHB_RRAM_FLASH_BASE_S							0x38000000
#define		AHB_RRAM_FLASH_SIZE_S							0x00040000			// 256KB
#define		AHB_EXTERNAL_QSPI_FLASH_BASE_S					0x38040000
#define		AHB_EXTERNAL_QSPI_FLASH_SIZE_S					0x00FC0000			// 16MB

/* AHB master expansion_1 to bus matrix */
#define		AHB_BUS_MATRIX_BASE_NS							0x41000000
#define		AHB_BUS_MATRIX_SIZE_NS							0x0F000000
#define		AHB_BUS_MATRIX_BASE_S							0x51000000
#define		AHB_BUS_MATRIX_SIZE_S							0x0F000000

/* LLE's memory banks */
#define		AHB_LLEA_LOCAL_0_BASE_NS						0x41000000			// 2x16KB
#define		AHB_LLEA_LOCAL_0_SIZE_NS						0x00004000
#define		AHB_LLEA_LOCAL_1_BASE_NS						0x41004000
#define		AHB_LLEA_LOCAL_1_SIZE_NS						0x00004000

#define		AHB_LLEA_LOCAL_0_BASE_S							0x51000000			// 2x16KB
#define		AHB_LLEA_LOCAL_0_SIZE_S							0x00004000
#define		AHB_LLEA_LOCAL_1_BASE_S							0x51004000
#define		AHB_LLEA_LOCAL_1_SIZE_S							0x00004000

#define		AHB_LLEB_LOCAL_0_BASE_NS						0x41100000			// 4x16KB
#define		AHB_LLEB_LOCAL_0_SIZE_NS						0x00004000
#define		AHB_LLEB_LOCAL_1_BASE_NS						0x41104000
#define		AHB_LLEB_LOCAL_1_SIZE_NS						0x00004000
#define		AHB_LLEB_LOCAL_2_BASE_NS						0x41108000
#define		AHB_LLEB_LOCAL_2_SIZE_NS						0x00004000
#define		AHB_LLEB_LOCAL_3_BASE_NS						0x4110C000
#define		AHB_LLEB_LOCAL_3_SIZE_NS						0x00004000
#define		AHB_LLEB_ROM_BASE_NS							0x41110000
#define		AHB_LLEB_ROM_SIZE_NS							0x00002000

#define		AHB_LLEB_LOCAL_0_BASE_S							0x51100000			// 4x16KB
#define		AHB_LLEB_LOCAL_0_SIZE_S							0x00004000
#define		AHB_LLEB_LOCAL_1_BASE_S							0x51104000
#define		AHB_LLEB_LOCAL_1_SIZE_S							0x00004000
#define		AHB_LLEB_LOCAL_2_BASE_S							0x51108000
#define		AHB_LLEB_LOCAL_2_SIZE_S							0x00004000
#define		AHB_LLEB_LOCAL_3_BASE_S							0x5110C000
#define		AHB_LLEB_LOCAL_3_SIZE_S							0x00004000
#define		AHB_LLEB_ROM_BASE_S								0x51110000
#define		AHB_LLEB_ROM_SIZE_S								0x00002000

/* CAPE's memory banks */
#define		AHB_CAPEA_LOCAL_0_BASE_NS						0x41200000			// 6x32KB
#define		AHB_CAPEA_LOCAL_0_SIZE_NS						0x00008000
#define		AHB_CAPEA_LOCAL_1_BASE_NS						0x41208000
#define		AHB_CAPEA_LOCAL_1_SIZE_NS						0x00008000
#define		AHB_CAPEA_LOCAL_2_BASE_NS						0x41210000
#define		AHB_CAPEA_LOCAL_2_SIZE_NS						0x00008000
#define		AHB_CAPEA_LOCAL_3_BASE_NS						0x41218000
#define		AHB_CAPEA_LOCAL_3_SIZE_NS						0x00008000
#define		AHB_CAPEA_LOCAL_4_BASE_NS						0x41220000
#define		AHB_CAPEA_LOCAL_4_SIZE_NS						0x00008000
#define		AHB_CAPEA_LOCAL_5_BASE_NS						0x41228000
#define		AHB_CAPEA_LOCAL_5_SIZE_NS						0x00008000
#define		AHB_CAPEA_ROM_BASE_NS							0x41230000
#define		AHB_CAPEA_ROM_SIZE_NS							0x00004000			// 16KB

#define		AHB_CAPEA_LOCAL_0_BASE_S						0x51200000			// 6x32KB
#define		AHB_CAPEA_LOCAL_0_SIZE_S						0x00008000
#define		AHB_CAPEA_LOCAL_1_BASE_S						0x51208000
#define		AHB_CAPEA_LOCAL_1_SIZE_S						0x00008000
#define		AHB_CAPEA_LOCAL_2_BASE_S						0x51210000
#define		AHB_CAPEA_LOCAL_2_SIZE_S						0x00008000
#define		AHB_CAPEA_LOCAL_3_BASE_S						0x51218000
#define		AHB_CAPEA_LOCAL_3_SIZE_S						0x00008000
#define		AHB_CAPEA_LOCAL_4_BASE_S						0x51220000
#define		AHB_CAPEA_LOCAL_4_SIZE_S						0x00008000
#define		AHB_CAPEA_LOCAL_5_BASE_S						0x51228000
#define		AHB_CAPEA_LOCAL_5_SIZE_S						0x00008000
#define		AHB_CAPEA_ROM_BASE_S							0x51230000
#define		AHB_CAPEA_ROM_SIZE_S							0x00004000			// 16KB

#define		AHB_CAPEB_LOCAL_0_BASE_NS						0x41300000			// 4x32KB
#define		AHB_CAPEB_LOCAL_0_SIZE_NS						0x00008000
#define		AHB_CAPEB_LOCAL_1_BASE_NS						0x41308000
#define		AHB_CAPEB_LOCAL_1_SIZE_NS						0x00008000
#define		AHB_CAPEB_LOCAL_2_BASE_NS						0x41310000
#define		AHB_CAPEB_LOCAL_2_SIZE_NS						0x00008000
#define		AHB_CAPEB_LOCAL_3_BASE_NS						0x41318000
#define		AHB_CAPEB_LOCAL_3_SIZE_NS						0x00008000
/* Added for compatibility with A0 memory map */
#define		AHB_CAPEB_LOCAL_4_SIZE_NS						0x00000000
#define		AHB_CAPEB_LOCAL_5_SIZE_NS						0x00000000
#define		AHB_CAPEB_ROM_BASE_NS							0x41320000
#define		AHB_CAPEB_ROM_SIZE_NS							0x00008000			// 32KB

#define		AHB_CAPEB_LOCAL_0_BASE_S						0x51300000			// 4x32KB
#define		AHB_CAPEB_LOCAL_0_SIZE_S						0x00008000
#define		AHB_CAPEB_LOCAL_1_BASE_S						0x51308000
#define		AHB_CAPEB_LOCAL_1_SIZE_S						0x00008000
#define		AHB_CAPEB_LOCAL_2_BASE_S						0x51310000
#define		AHB_CAPEB_LOCAL_2_SIZE_S						0x00008000
#define		AHB_CAPEB_LOCAL_3_BASE_S						0x51318000
#define		AHB_CAPEB_LOCAL_3_SIZE_S						0x00008000
/* Added for compatibility with A0 memory map */
#define		AHB_CAPEB_LOCAL_4_SIZE_S						0x00000000
#define		AHB_CAPEB_LOCAL_5_SIZE_S						0x00000000
#define		AHB_CAPEB_ROM_BASE_S							0x51320000
#define		AHB_CAPEB_ROM_SIZE_S							0x00008000			// 32KB

/* Vector memory banks for LLE's */
#define		AHB_VECTOR_0_TO_4_BASE_NS						0x41400000			// 5x24KB
#define		AHB_VECTOR_0_TO_4_SIZE_NS						0x00028000			// 120KB - 24 bits per address

#define		AHB_VECTOR_0_TO_4_BASE_S						0x51400000			// 5x24KB
#define		AHB_VECTOR_0_TO_4_SIZE_S						0x00028000			// 120KB - 24 bits per address
#define		AHB_VECTOR_0_TO_4_HALF_SIZE_FOR_Z1				0x00028000			// 120KB - 24 bits per address

/* AHB addressed System shared memory banks */
#define		AHB_SHARED_MEMORY_BANK_BASE_NS					0x41500000
#define		AHB_SHARED_MEMORY_BANK_BASE_S					0x51500000

#define 	AHB_SHARED_MEM_BANK0_BASE						AHB_SHARED_MEMORY_BANK_BASE_S
#define 	AHB_SHARED_MEM_BANK0_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK1_BASE						(AHB_SHARED_MEM_BANK0_BASE + AHB_SHARED_MEM_BANK0_SIZE)
#define 	AHB_SHARED_MEM_BANK1_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK2_BASE						(AHB_SHARED_MEM_BANK1_BASE + AHB_SHARED_MEM_BANK1_SIZE)
#define 	AHB_SHARED_MEM_BANK2_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK3_BASE						(AHB_SHARED_MEM_BANK2_BASE + AHB_SHARED_MEM_BANK2_SIZE)
#define 	AHB_SHARED_MEM_BANK3_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK4_BASE						(AHB_SHARED_MEM_BANK3_BASE + AHB_SHARED_MEM_BANK3_SIZE)
#define 	AHB_SHARED_MEM_BANK4_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK5_BASE						(AHB_SHARED_MEM_BANK4_BASE + AHB_SHARED_MEM_BANK4_SIZE)
#define 	AHB_SHARED_MEM_BANK5_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK6_BASE						(AHB_SHARED_MEM_BANK5_BASE + AHB_SHARED_MEM_BANK5_SIZE)
#define 	AHB_SHARED_MEM_BANK6_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK7_BASE						(AHB_SHARED_MEM_BANK6_BASE + AHB_SHARED_MEM_BANK6_SIZE)
#define 	AHB_SHARED_MEM_BANK7_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK8_BASE						(AHB_SHARED_MEM_BANK7_BASE + AHB_SHARED_MEM_BANK7_SIZE)
#define 	AHB_SHARED_MEM_BANK8_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK9_BASE						(AHB_SHARED_MEM_BANK8_BASE + AHB_SHARED_MEM_BANK8_SIZE)
#define 	AHB_SHARED_MEM_BANK9_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK10_BASE						(AHB_SHARED_MEM_BANK9_BASE + AHB_SHARED_MEM_BANK9_SIZE)
#define 	AHB_SHARED_MEM_BANK10_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK11_BASE						(AHB_SHARED_MEM_BANK10_BASE + AHB_SHARED_MEM_BANK10_SIZE)
#define 	AHB_SHARED_MEM_BANK11_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK12_BASE						(AHB_SHARED_MEM_BANK11_BASE + AHB_SHARED_MEM_BANK11_SIZE)
#define 	AHB_SHARED_MEM_BANK12_SIZE						0x00010000			// 64KB
#define 	AHB_SHARED_MEM_BANK13_BASE						(AHB_SHARED_MEM_BANK12_BASE + AHB_SHARED_MEM_BANK12_SIZE)
#define 	AHB_SHARED_MEM_BANK13_SIZE						0x00010000			// 64KB

#define 	AHB_SHARED_MEM_BANK0_BASE_NS						AHB_SHARED_MEMORY_BANK_BASE_NS
#define 	AHB_SHARED_MEM_BANK1_BASE_NS						(AHB_SHARED_MEM_BANK0_BASE_NS + AHB_SHARED_MEM_BANK0_SIZE)
#define 	AHB_SHARED_MEM_BANK2_BASE_NS						(AHB_SHARED_MEM_BANK1_BASE_NS + AHB_SHARED_MEM_BANK1_SIZE)
#define 	AHB_SHARED_MEM_BANK3_BASE_NS						(AHB_SHARED_MEM_BANK2_BASE_NS + AHB_SHARED_MEM_BANK2_SIZE)
#define 	AHB_SHARED_MEM_BANK4_BASE_NS						(AHB_SHARED_MEM_BANK3_BASE_NS + AHB_SHARED_MEM_BANK3_SIZE)
#define 	AHB_SHARED_MEM_BANK5_BASE_NS						(AHB_SHARED_MEM_BANK4_BASE_NS + AHB_SHARED_MEM_BANK4_SIZE)
#define 	AHB_SHARED_MEM_BANK6_BASE_NS						(AHB_SHARED_MEM_BANK5_BASE_NS + AHB_SHARED_MEM_BANK5_SIZE)
#define 	AHB_SHARED_MEM_BANK7_BASE_NS						(AHB_SHARED_MEM_BANK6_BASE_NS + AHB_SHARED_MEM_BANK6_SIZE)
#define 	AHB_SHARED_MEM_BANK8_BASE_NS						(AHB_SHARED_MEM_BANK7_BASE_NS + AHB_SHARED_MEM_BANK7_SIZE)
#define 	AHB_SHARED_MEM_BANK9_BASE_NS						(AHB_SHARED_MEM_BANK8_BASE_NS + AHB_SHARED_MEM_BANK8_SIZE)
#define 	AHB_SHARED_MEM_BANK10_BASE_NS						(AHB_SHARED_MEM_BANK9_BASE_NS + AHB_SHARED_MEM_BANK9_SIZE)
#define 	AHB_SHARED_MEM_BANK11_BASE_NS						(AHB_SHARED_MEM_BANK10_BASE_NS + AHB_SHARED_MEM_BANK10_SIZE)
#define 	AHB_SHARED_MEM_BANK12_BASE_NS						(AHB_SHARED_MEM_BANK11_BASE_NS + AHB_SHARED_MEM_BANK11_SIZE)
#define 	AHB_SHARED_MEM_BANK13_BASE_NS						(AHB_SHARED_MEM_BANK12_BASE_NS + AHB_SHARED_MEM_BANK12_SIZE)

/* System shared memory banks access from backdoor */
#define		AHB_SHARED_MEM_BANK_BACKDOOR_OFFSET				0x00200000
#define		AHB_SHARED_MEM_BANK_BACKDOOR_BASE_NS			(0x41500000 + AHB_SHARED_MEM_BANK_BACKDOOR_OFFSET)
#define		AHB_SHARED_MEM_BANK_BACKDOOR_BASE_S				(0x51500000 + AHB_SHARED_MEM_BANK_BACKDOOR_OFFSET)

/* HIFI3 memory base from AHB view */
#define     AHB_HIFI3_IRAM_BASE_NS							0x42080000
#define     AHB_HIFI3_IRAM_SIZE_NS							0x00010000			// 64KB
#define		AHB_HIFI3_DRAM0_BASE_NS							0x420A0000
#define		AHB_HIFI3_DRAM0_SIZE_NS							0x00020000
#define		AHB_HIFI3_DRAM1_BASE_NS							0x420C0000
#define		AHB_HIFI3_DRAM1_SIZE_NS							0x00020000

#define     AHB_HIFI3_IRAM_BASE_S                           0x52080000
#define     AHB_HIFI3_IRAM_SIZE_S                           0x00010000			// 64KB
#define		AHB_HIFI3_DRAM0_BASE_S							0x520A0000
#define		AHB_HIFI3_DRAM0_SIZE_S							0x00020000
#define		AHB_HIFI3_DRAM1_BASE_S							0x520C0000
#define		AHB_HIFI3_DRAM1_SIZE_S							0x00020000



/* *********************************** */
/* Below map view is specific for ASIP */
/* *********************************** */
/* ASIP memory view of CAPEA */
#define		ASIP_CAPEA_LOCAL_0_BASE							0x00000000			// 6x32KB
#define		ASIP_CAPEA_LOCAL_0_SIZE							0x00008000
#define		ASIP_CAPEA_LOCAL_1_BASE							0x00008000
#define		ASIP_CAPEA_LOCAL_1_SIZE							0x00008000
#define		ASIP_CAPEA_LOCAL_2_BASE							0x00010000
#define		ASIP_CAPEA_LOCAL_2_SIZE							0x00008000
#define		ASIP_CAPEA_LOCAL_3_BASE							0x00018000
#define		ASIP_CAPEA_LOCAL_3_SIZE							0x00008000
#define		ASIP_CAPEA_LOCAL_4_BASE							0x00020000
#define		ASIP_CAPEA_LOCAL_4_SIZE							0x00008000
#define		ASIP_CAPEA_LOCAL_5_BASE							0x00028000
#define		ASIP_CAPEA_LOCAL_5_SIZE							0x00008000
#define		ASIP_CAPEA_ROM_BASE								0x00030000
#define		ASIP_CAPEA_ROM_SIZE								0x00004000			// 16KB

/* ASIP memory view of CAPEB */
#define		ASIP_CAPEB_LOCAL_0_BASE							0x00000000			// 4x32KB
#define		ASIP_CAPEB_LOCAL_0_SIZE							0x00008000
#define		ASIP_CAPEB_LOCAL_1_BASE							0x00008000
#define		ASIP_CAPEB_LOCAL_1_SIZE							0x00008000
#define		ASIP_CAPEB_LOCAL_2_BASE							0x00010000
#define		ASIP_CAPEB_LOCAL_2_SIZE							0x00008000
#define		ASIP_CAPEB_LOCAL_3_BASE							0x00018000
#define		ASIP_CAPEB_LOCAL_3_SIZE							0x00008000
#define		ASIP_CAPEB_ROM_BASE								0x00020000
#define		ASIP_CAPEB_ROM_SIZE								0x00008000			// 32KB

/* ASIP view point of shared memory banks */
#define 	ASIP_SHARED_MEM_BANK0_BASE						0x00100000
#define 	ASIP_SHARED_MEM_BACKDOOR_BANK0_BASE             0x00200000
#define 	ASIP_SHARED_MEM_BANK0_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK1_BASE						(ASIP_SHARED_MEM_BANK0_BASE + ASIP_SHARED_MEM_BANK0_SIZE)
#define 	ASIP_SHARED_MEM_BANK1_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK2_BASE						(ASIP_SHARED_MEM_BANK1_BASE + ASIP_SHARED_MEM_BANK1_SIZE)
#define 	ASIP_SHARED_MEM_BANK2_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK3_BASE						(ASIP_SHARED_MEM_BANK2_BASE + ASIP_SHARED_MEM_BANK2_SIZE)
#define 	ASIP_SHARED_MEM_BANK3_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK4_BASE						(ASIP_SHARED_MEM_BANK3_BASE + ASIP_SHARED_MEM_BANK3_SIZE)
#define 	ASIP_SHARED_MEM_BANK4_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK5_BASE						(ASIP_SHARED_MEM_BANK4_BASE + ASIP_SHARED_MEM_BANK4_SIZE)
#define 	ASIP_SHARED_MEM_BANK5_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK6_BASE						(ASIP_SHARED_MEM_BANK5_BASE + ASIP_SHARED_MEM_BANK5_SIZE)
#define 	ASIP_SHARED_MEM_BANK6_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK7_BASE						(ASIP_SHARED_MEM_BANK6_BASE + ASIP_SHARED_MEM_BANK6_SIZE)
#define 	ASIP_SHARED_MEM_BANK7_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK8_BASE						(ASIP_SHARED_MEM_BANK7_BASE + ASIP_SHARED_MEM_BANK7_SIZE)
#define 	ASIP_SHARED_MEM_BANK8_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK9_BASE						(ASIP_SHARED_MEM_BANK8_BASE + ASIP_SHARED_MEM_BANK8_SIZE)
#define 	ASIP_SHARED_MEM_BANK9_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK10_BASE						(ASIP_SHARED_MEM_BANK9_BASE + ASIP_SHARED_MEM_BANK9_SIZE)
#define 	ASIP_SHARED_MEM_BANK10_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK11_BASE						(ASIP_SHARED_MEM_BANK10_BASE + ASIP_SHARED_MEM_BANK10_SIZE)
#define 	ASIP_SHARED_MEM_BANK11_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK12_BASE						(ASIP_SHARED_MEM_BANK11_BASE + ASIP_SHARED_MEM_BANK11_SIZE)
#define 	ASIP_SHARED_MEM_BANK12_SIZE						0x00010000			// 64KB
#define 	ASIP_SHARED_MEM_BANK13_BASE						(ASIP_SHARED_MEM_BANK12_BASE + ASIP_SHARED_MEM_BANK12_SIZE)
#define 	ASIP_SHARED_MEM_BANK13_SIZE						0x00010000			// 64KB



#ifdef __cplusplus
  }
#endif

#endif // _MEMMAP_S0_H_
