/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  wire [10:0] _04_;
  reg [2:0] _05_;
  reg [2:0] _06_;
  wire [4:0] _07_;
  reg [6:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [14:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire [16:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_66z;
  wire [18:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire [5:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(_00_ & _01_);
  assign celloutsig_0_33z = celloutsig_0_4z[6] | ~(celloutsig_0_7z[3]);
  assign celloutsig_0_39z = celloutsig_0_32z[1] | ~(celloutsig_0_31z[1]);
  assign celloutsig_0_96z = celloutsig_0_36z[11] | ~(_02_);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_0z[8]);
  assign celloutsig_1_9z = celloutsig_1_7z | ~(celloutsig_1_1z[6]);
  assign celloutsig_1_2z = in_data[148] ^ celloutsig_1_1z[4];
  assign celloutsig_1_10z = celloutsig_1_1z[2] ^ celloutsig_1_9z;
  assign celloutsig_0_23z = celloutsig_0_14z ^ celloutsig_0_0z;
  assign celloutsig_0_32z = { celloutsig_0_9z[1:0], celloutsig_0_18z } + { celloutsig_0_25z[5:4], celloutsig_0_12z };
  assign celloutsig_1_12z = in_data[147:142] + celloutsig_1_0z[8:3];
  assign celloutsig_0_21z = in_data[39:34] + celloutsig_0_2z[5:0];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= celloutsig_0_28z[12:7];
  reg [10:0] _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 11'h000;
    else _22_ <= { celloutsig_0_12z, celloutsig_0_49z, celloutsig_0_66z, celloutsig_0_42z };
  assign { _04_[10:3], _02_, _04_[1:0] } = _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z };
  reg [4:0] _24_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _24_ <= 5'h00;
    else _24_ <= { celloutsig_1_1z[4], _05_, celloutsig_1_15z };
  assign out_data[132:128] = _24_;
  reg [4:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 5'h00;
    else _25_ <= in_data[20:16];
  assign { _01_, _07_[3:1], _00_ } = _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_2z[5], celloutsig_0_18z, celloutsig_0_11z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _08_ <= 7'h00;
    else _08_ <= { celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_42z = _03_[5:1] / { 1'h1, celloutsig_0_6z[15:12] };
  assign celloutsig_0_16z = { in_data[54:45], _01_, _07_[3:1], _00_, celloutsig_0_13z } / { 1'h1, celloutsig_0_6z[12:2], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, in_data[0] };
  assign celloutsig_0_0z = in_data[66:46] == in_data[33:13];
  assign celloutsig_0_14z = { in_data[63:49], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z } == { in_data[95:86], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z, _01_, _07_[3:1], _00_ };
  assign celloutsig_0_3z = { in_data[41], celloutsig_0_0z, _01_, _07_[3:1], _00_, _01_, _07_[3:1], _00_ } > { in_data[58:54], celloutsig_0_2z };
  assign celloutsig_0_49z = { celloutsig_0_30z[2:1], celloutsig_0_15z } > celloutsig_0_31z[2:0];
  assign celloutsig_0_29z = celloutsig_0_16z[13:5] > { celloutsig_0_28z[7:4], _06_, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_37z[7:5], celloutsig_0_0z } <= { _01_, _07_[3:1] };
  assign celloutsig_0_47z = { celloutsig_0_7z[3], celloutsig_0_37z } <= celloutsig_0_25z[10:2];
  assign celloutsig_0_8z = { celloutsig_0_4z[10:6], _01_, _07_[3:1], _00_ } <= { in_data[37:29], celloutsig_0_3z };
  assign celloutsig_0_95z = celloutsig_0_25z[9:3] <= in_data[27:21];
  assign celloutsig_1_8z = celloutsig_1_3z <= { celloutsig_1_3z[7:1], celloutsig_1_1z };
  assign celloutsig_1_14z = { in_data[135:130], celloutsig_1_10z } <= { celloutsig_1_12z[4:0], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_12z = { in_data[87:83], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z } <= { in_data[93:77], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_18z = celloutsig_0_7z[5:1] <= celloutsig_0_6z[16:12];
  assign celloutsig_1_4z = ! celloutsig_1_0z[9:3];
  assign celloutsig_0_15z = ! { in_data[35:18], celloutsig_0_3z };
  assign celloutsig_0_36z = celloutsig_0_23z ? { celloutsig_0_12z, _08_, 1'h1, celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_32z } : { celloutsig_0_35z, _01_, _07_[3:1], _00_ };
  assign celloutsig_0_9z = celloutsig_0_8z ? { celloutsig_0_7z[4:1], celloutsig_0_5z, 1'h1 } : { celloutsig_0_4z[5:1], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_4z[8:5], celloutsig_0_8z } !== { _01_, _07_[3:1], _00_ };
  assign celloutsig_0_13z = { celloutsig_0_6z[16:7], celloutsig_0_0z, celloutsig_0_3z } !== { celloutsig_0_2z[3:0], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_30z = ~ { _08_[5:3], celloutsig_0_23z };
  assign celloutsig_0_34z = | { in_data[81:50], celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_1_7z = ^ celloutsig_1_0z[10:1];
  assign celloutsig_0_10z = ^ { celloutsig_0_2z[4:0], celloutsig_0_0z };
  assign celloutsig_1_15z = ^ { in_data[141:130], celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_45z = { celloutsig_0_36z[12:2], celloutsig_0_21z } >> { celloutsig_0_17z[2:0], celloutsig_0_5z, celloutsig_0_38z, celloutsig_0_18z, celloutsig_0_39z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_11z };
  assign celloutsig_1_19z = celloutsig_1_1z[4:2] >> { celloutsig_1_12z[3], celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_35z = { celloutsig_0_9z[5:1], _01_, _07_[3:1], _00_ } <<< { in_data[89:87], celloutsig_0_29z, celloutsig_0_7z };
  assign celloutsig_0_66z = { celloutsig_0_45z[12:10], celloutsig_0_47z } <<< { celloutsig_0_42z[3:1], celloutsig_0_23z };
  assign celloutsig_0_7z = in_data[60:55] <<< in_data[27:22];
  assign celloutsig_1_1z = in_data[170:163] <<< celloutsig_1_0z[9:2];
  assign celloutsig_0_26z = { _06_[1], _01_, _07_[3:1], _00_, celloutsig_0_0z } <<< celloutsig_0_6z[10:4];
  assign celloutsig_0_28z = { celloutsig_0_26z[1], celloutsig_0_6z, celloutsig_0_15z } <<< { celloutsig_0_2z[5:4], _08_, celloutsig_0_14z, celloutsig_0_26z, _06_, celloutsig_0_23z };
  assign celloutsig_0_4z = { celloutsig_0_2z[1], celloutsig_0_0z, _01_, _07_[3:1], _00_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } - { _01_, _07_[3:1], _00_, _01_, _07_[3:1], _00_, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[6], celloutsig_0_4z, celloutsig_0_5z, _01_, _07_[3:1], _00_, celloutsig_0_0z } - { in_data[21:12], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_31z = in_data[51:47] - celloutsig_0_7z[4:0];
  assign celloutsig_0_25z = { _01_, _07_[3:1], _00_, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_17z } ~^ { celloutsig_0_6z[14:6], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_2z = { _07_[3:2], _01_, _07_[3:1], _00_ } ~^ in_data[42:36];
  assign celloutsig_0_37z = { celloutsig_0_6z[4:0], celloutsig_0_32z } ^ { celloutsig_0_34z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[116:105] ^ in_data[140:129];
  assign celloutsig_1_3z = in_data[158:144] ^ in_data[172:158];
  assign celloutsig_0_17z = celloutsig_0_4z[4:1] ^ { _07_[3:1], celloutsig_0_10z };
  assign celloutsig_0_19z = celloutsig_0_2z[4:1] ^ { in_data[51:49], celloutsig_0_11z };
  assign _04_[2] = _02_;
  assign { _07_[4], _07_[0] } = { _01_, _00_ };
  assign { out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
