{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540399241224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540399241224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 22:10:41 2018 " "Processing started: Wed Oct 24 22:10:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540399241224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540399241224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540399241224 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540399241370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitRegister-description " "Found design unit 1: oneBitRegister-description" {  } { { "oneBitRegister.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/oneBitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540399250946 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitRegister " "Found entity 1: oneBitRegister" {  } { { "oneBitRegister.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/oneBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540399250946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540399250946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluInput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluInput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUInput-behave " "Found design unit 1: ALUInput-behave" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540399250947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUInput " "Found entity 1: ALUInput" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540399250947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540399250947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextState.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nextState.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NextStateFSMLogic-behave " "Found design unit 1: NextStateFSMLogic-behave" {  } { { "nextState.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/nextState.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540399250947 ""} { "Info" "ISGN_ENTITY_NAME" "1 NextStateFSMLogic " "Found entity 1: NextStateFSMLogic" {  } { { "nextState.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/nextState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540399250947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540399250947 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "current_state aluInput.vhd(39) " "VHDL error at aluInput.vhd(39): object \"current_state\" is used but not declared" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 39 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540399250948 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "current_state aluInput.vhd(37) " "VHDL error at aluInput.vhd(37): object \"current_state\" is used but not declared" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540399250948 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "op_code aluInput.vhd(37) " "VHDL error at aluInput.vhd(37): object \"op_code\" is used but not declared" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540399250948 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "C aluInput.vhd(37) " "VHDL error at aluInput.vhd(37): object \"C\" is used but not declared" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540399250948 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Z aluInput.vhd(37) " "VHDL error at aluInput.vhd(37): object \"Z\" is used but not declared" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540399250948 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "condition aluInput.vhd(37) " "VHDL error at aluInput.vhd(37): object \"condition\" is used but not declared" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540399250948 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "PE0 aluInput.vhd(37) " "VHDL error at aluInput.vhd(37): object \"PE0\" is used but not declared" {  } { { "aluInput.vhd" "" { Text "/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/aluInput.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540399250948 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1219 " "Peak virtual memory: 1219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540399250985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 24 22:10:50 2018 " "Processing ended: Wed Oct 24 22:10:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540399250985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540399250985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540399250985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540399250985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540399251071 ""}
