// Seed: 1450147579
module module_0;
  logic [7:0] id_2, id_3, id_4 = id_2[1'b0];
  wire id_5, id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wire id_8,
    output wor id_9,
    output wand id_10
);
  wire id_12, id_13;
  module_0 modCall_1 ();
  assign id_8 = 1;
  wire id_14 = id_13;
endmodule
