#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 23 20:52:56 2024
# Process ID: 3652871
# Current directory: /home/mlatif/HintBitUnpack/HintBitUnpack.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/mlatif/HintBitUnpack/HintBitUnpack.runs/synth_1/top.vds
# Journal file: /home/mlatif/HintBitUnpack/HintBitUnpack.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3653019 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.582 ; gain = 85.875 ; free physical = 5220 ; free virtual = 203910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'HintBitUnpack' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:1]
	Parameter k bound to: 32'sb00000000000000000000000000001000 
	Parameter omega bound to: 32'sb00000000000000000000000001001011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'HintBitUnpack' (1#1) [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.207 ; gain = 137.500 ; free physical = 5084 ; free virtual = 203774
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1360.207 ; gain = 137.500 ; free physical = 5224 ; free virtual = 203914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1360.207 ; gain = 137.500 ; free physical = 5224 ; free virtual = 203914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mlatif/Downloads/Arty_Master.xdc]
Finished Parsing XDC File [/home/mlatif/Downloads/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mlatif/Downloads/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.027 ; gain = 0.000 ; free physical = 4968 ; free virtual = 203658
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1745.027 ; gain = 522.320 ; free physical = 5085 ; free virtual = 203775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1745.027 ; gain = 522.320 ; free physical = 5085 ; free virtual = 203775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1745.027 ; gain = 522.320 ; free physical = 5085 ; free virtual = 203775
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HintBitUnpack'
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           COMPUTE_OUTER |                              001 |                              001
           COMPUTE_INNER |                              010 |                              010
             FINAL_CHECK |                              011 |                              011
                   ERROR |                              100 |                              101
                    DONE |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HintBitUnpack'
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[82]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[81]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[80]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[79]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[78]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[77]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[76]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[75]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[74]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[73]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[72]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[71]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[70]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[69]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[68]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[67]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[66]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[65]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[64]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[63]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[62]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[61]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[60]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[59]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[58]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[57]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[56]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[55]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[54]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[53]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[52]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[51]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[50]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[49]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[48]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[47]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[46]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[45]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[44]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[9]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[8]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[7]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg[5]' [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/hintBitUnpack_top.sv:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1745.027 ; gain = 522.320 ; free physical = 5063 ; free virtual = 203754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 8     
	                9 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 19    
	   6 Input    256 Bit        Muxes := 9     
	   6 Input      9 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HintBitUnpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 8     
	                9 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 19    
	   6 Input    256 Bit        Muxes := 9     
	   6 Input      9 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'dut/final_counter_reg[7]' (FDCE) to 'dut/final_counter_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dut/\final_counter_reg[8] )
INFO: [Synth 8-3886] merging instance 'dut/inner_counter_reg[8]' (FDCE) to 'dut/inner_counter_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dut/\inner_counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'y_reg[78][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[77][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[82][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[81][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[80][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[74][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[73][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[72][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[71][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[70][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[69][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[68][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[67][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[66][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[65][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[64][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[63][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[62][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[61][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[60][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[59][7]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[58][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[57][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[56][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[55][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[54][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[53][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[52][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[51][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[50][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[49][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[48][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[47][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[46][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[45][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[44][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[9][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[8][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[7][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[75][7]' (LD) to 'y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'y_reg[5][7]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[76][7]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[79][7]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[78][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[77][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[82][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[81][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[80][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[74][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[73][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[72][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[71][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[70][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[69][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[68][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[67][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[66][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[65][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[64][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[63][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[62][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[61][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[60][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[59][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[58][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[57][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[56][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[55][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[54][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[53][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[52][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[51][6]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[50][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[49][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[48][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[47][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[46][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[45][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[44][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[9][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[8][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[7][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[75][6]' (LD) to 'y_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'y_reg[5][6]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[76][6]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[79][6]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[78][5]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[77][5]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[82][5]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[81][5]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[80][5]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[74][5]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[73][5]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[72][5]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[71][5]' (LD) to 'y_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'y_reg[70][5]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[69][5]' (LD) to 'y_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'y_reg[68][5]' (LD) to 'y_reg[5][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\y_reg[76][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\y_reg[79][0] )
WARNING: [Synth 8-3332] Sequential element (inner_counter_reg[7]) is unused and will be removed from module HintBitUnpack.
WARNING: [Synth 8-3332] Sequential element (final_counter_reg[8]) is unused and will be removed from module HintBitUnpack.
WARNING: [Synth 8-3332] Sequential element (valid_reg) is unused and will be removed from module HintBitUnpack.
WARNING: [Synth 8-3332] Sequential element (y_reg[79][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (y_reg[76][0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1745.027 ; gain = 522.320 ; free physical = 5032 ; free virtual = 203730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.027 ; gain = 522.320 ; free physical = 4904 ; free virtual = 203602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:39 . Memory (MB): peak = 1745.027 ; gain = 522.320 ; free physical = 4793 ; free virtual = 203491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:42 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4836 ; free virtual = 203534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:43 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4835 ; free virtual = 203533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:43 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4835 ; free virtual = 203533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4834 ; free virtual = 203531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4834 ; free virtual = 203531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4826 ; free virtual = 203524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4826 ; free virtual = 203524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   185|
|3     |LUT1   |    11|
|4     |LUT2   |    68|
|5     |LUT3   |   703|
|6     |LUT4   |  1746|
|7     |LUT5   |   208|
|8     |LUT6   |   269|
|9     |FDCE   |  2092|
|10    |IBUF   |     3|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  5287|
|2     |  dut    |HintBitUnpack |  5280|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 1765.105 ; gain = 542.398 ; free physical = 4826 ; free virtual = 203524
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 1765.105 ; gain = 157.578 ; free physical = 4875 ; free virtual = 203573
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 1765.113 ; gain = 542.398 ; free physical = 4875 ; free virtual = 203573
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'HintBitUnpack' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1797.121 ; gain = 585.992 ; free physical = 4912 ; free virtual = 203610
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mlatif/HintBitUnpack/HintBitUnpack.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1821.133 ; gain = 0.000 ; free physical = 4901 ; free virtual = 203599
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 20:55:00 2024...
