
slot-machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c60  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  08006e00  08006e00  00007e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070a8  080070a8  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070a8  080070a8  000080a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070b0  080070b0  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070b0  080070b0  000080b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070b4  080070b4  000080b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080070b8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cc4c  20000060  08007118  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000ccac  08007118  00009cac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000177d1  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000389a  00000000  00000000  00020861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  00024100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001025  00000000  00000000  000255f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ed1  00000000  00000000  0002661d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000171c8  00000000  00000000  000404ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d0fa  00000000  00000000  000576b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f47b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a90  00000000  00000000  000f47f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000fa284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006de8 	.word	0x08006de8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08006de8 	.word	0x08006de8

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <RA8876_write>:


enum RA8876_dispMode _text_mode = GRAPHMODE;
uint8_t _symbol = 0;
uint16_t _color = 0;
void RA8876_write(uint8_t write_command, uint8_t data) {
 800050c:	b580      	push	{r7, lr}
 800050e:	b084      	sub	sp, #16
 8000510:	af00      	add	r7, sp, #0
 8000512:	4603      	mov	r3, r0
 8000514:	460a      	mov	r2, r1
 8000516:	71fb      	strb	r3, [r7, #7]
 8000518:	4613      	mov	r3, r2
 800051a:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2] = { write_command, data };
 800051c:	79fb      	ldrb	r3, [r7, #7]
 800051e:	733b      	strb	r3, [r7, #12]
 8000520:	79bb      	ldrb	r3, [r7, #6]
 8000522:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000524:	f107 010c 	add.w	r1, r7, #12
 8000528:	230a      	movs	r3, #10
 800052a:	2202      	movs	r2, #2
 800052c:	4803      	ldr	r0, [pc, #12]	@ (800053c <RA8876_write+0x30>)
 800052e:	f002 ff40 	bl	80033b2 <HAL_SPI_Transmit>
}
 8000532:	bf00      	nop
 8000534:	3710      	adds	r7, #16
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	200080e0 	.word	0x200080e0

08000540 <RA8876_SDRAM_init>:

void RA8876_SDRAM_init() {
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
	// i have W9812G6KH-6 RAM
	// 16Bit 4 Banks 2M Words so

	// attribute reg 0 0 1 01 001 -> 0x29
	// row is A0-A11 and col A0-A8
	RA8876_write_register(0xE0, 0x29);
 8000546:	2129      	movs	r1, #41	@ 0x29
 8000548:	20e0      	movs	r0, #224	@ 0xe0
 800054a:	f000 f969 	bl	8000820 <RA8876_write_register>

	//mode and extended mode reg 000 00 011
	// only CAS latency is 3 rest is for mobile sdram (not what i have)
	RA8876_write_register(0xE1, 0x03);
 800054e:	2103      	movs	r1, #3
 8000550:	20e1      	movs	r0, #225	@ 0xe1
 8000552:	f000 f965 	bl	8000820 <RA8876_write_register>

	// auto refresh interval reg 0 and 1 E2 is low-byte send first
	// dram frequency will be same as core clock
	uint16_t tref = 64; // ms
 8000556:	2340      	movs	r3, #64	@ 0x40
 8000558:	80fb      	strh	r3, [r7, #6]
	uint16_t row_size = 4096; // 12 Bit
 800055a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800055e:	80bb      	strh	r3, [r7, #4]
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000560:	88fb      	ldrh	r3, [r7, #6]
 8000562:	4a11      	ldr	r2, [pc, #68]	@ (80005a8 <RA8876_SDRAM_init+0x68>)
 8000564:	fb03 f202 	mul.w	r2, r3, r2
			/ (row_size); // the Mega and the milli give us 1000
 8000568:	88bb      	ldrh	r3, [r7, #4]
 800056a:	fb92 f3f3 	sdiv	r3, r2, r3
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 800056e:	807b      	strh	r3, [r7, #2]
	auto_refresh_frequency = 1000 - 2; // saw in other lib
 8000570:	f240 33e6 	movw	r3, #998	@ 0x3e6
 8000574:	807b      	strh	r3, [r7, #2]

	uint8_t low_byte = (uint8_t) (auto_refresh_frequency & 0x00FF);
 8000576:	887b      	ldrh	r3, [r7, #2]
 8000578:	707b      	strb	r3, [r7, #1]
	uint8_t high_byte = (uint8_t) (auto_refresh_frequency >> 8);
 800057a:	887b      	ldrh	r3, [r7, #2]
 800057c:	0a1b      	lsrs	r3, r3, #8
 800057e:	b29b      	uxth	r3, r3
 8000580:	703b      	strb	r3, [r7, #0]
	RA8876_write_register(0xE2, low_byte);
 8000582:	787b      	ldrb	r3, [r7, #1]
 8000584:	4619      	mov	r1, r3
 8000586:	20e2      	movs	r0, #226	@ 0xe2
 8000588:	f000 f94a 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xE3, high_byte);
 800058c:	783b      	ldrb	r3, [r7, #0]
 800058e:	4619      	mov	r1, r3
 8000590:	20e3      	movs	r0, #227	@ 0xe3
 8000592:	f000 f945 	bl	8000820 <RA8876_write_register>
	
	// control register
	// 16bit  and 0x01 just starts initialisation
	RA8876_write_register(0xE4, 0x01);
 8000596:	2101      	movs	r1, #1
 8000598:	20e4      	movs	r0, #228	@ 0xe4
 800059a:	f000 f941 	bl	8000820 <RA8876_write_register>

}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	000186a0 	.word	0x000186a0

080005ac <RA8876_display_init>:

void RA8876_display_init() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b088      	sub	sp, #32
 80005b0:	af00      	add	r7, sp, #0
	// setup the display, tell it width and height

	// 0x01 chip configuration register
	// we need to switch Bit 4 so we select 16Bit
	// 0 0 0 10 0 0 1 = 0x11
	RA8876_write_register(0x01, 0x11);
 80005b2:	2111      	movs	r1, #17
 80005b4:	2001      	movs	r0, #1
 80005b6:	f000 f933 	bl	8000820 <RA8876_write_register>

	// 0x02 memory access control register
	// 01 00 0 00 0 -> 0x40
	RA8876_write_register(0x02, 0x40);
 80005ba:	2140      	movs	r1, #64	@ 0x40
 80005bc:	2002      	movs	r0, #2
 80005be:	f000 f92f 	bl	8000820 <RA8876_write_register>

	// 0x03 input control register
	RA8876_write_register(0x03, 0x00);
 80005c2:	2100      	movs	r1, #0
 80005c4:	2003      	movs	r0, #3
 80005c6:	f000 f92b 	bl	8000820 <RA8876_write_register>

	// main window control register
	// 0 0 0 0 01 0 0 -> 0x08 or 0x0C
	// 24 bit colors, i think the display can do even more ~ 16mio
	// will do 16 instead
	RA8876_write_register(0x10, 0x04);
 80005ca:	2104      	movs	r1, #4
 80005cc:	2010      	movs	r0, #16
 80005ce:	f000 f927 	bl	8000820 <RA8876_write_register>

	// ignoring 0x11 because thats the pip stuff
	RA8876_write_register(0x11, 0x00);
 80005d2:	2100      	movs	r1, #0
 80005d4:	2011      	movs	r0, #17
 80005d6:	f000 f923 	bl	8000820 <RA8876_write_register>

	// display configuration register
	// 1	 0 0 0 1 00 -> 0x80 use 0x60 to test colorbar
	RA8876_write_register(0x12, 0x80);
 80005da:	2180      	movs	r1, #128	@ 0x80
 80005dc:	2012      	movs	r0, #18
 80005de:	f000 f91f 	bl	8000820 <RA8876_write_register>

	// 0x13 panel scan clock and data settings register
	RA8876_write_register(0x13, 0xC0);
 80005e2:	21c0      	movs	r1, #192	@ 0xc0
 80005e4:	2013      	movs	r0, #19
 80005e6:	f000 f91b 	bl	8000820 <RA8876_write_register>

	//horizontal display width in unit of 8 pixels
	uint8_t width = (RA8876_WIDTH / 8) - 1;
 80005ea:	237f      	movs	r3, #127	@ 0x7f
 80005ec:	77fb      	strb	r3, [r7, #31]
	RA8876_write_register(0x14, width);
 80005ee:	7ffb      	ldrb	r3, [r7, #31]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2014      	movs	r0, #20
 80005f4:	f000 f914 	bl	8000820 <RA8876_write_register>

	//0x15 horizontal width fine tune register leave
	RA8876_write_register(0x15, width % 8);
 80005f8:	7ffb      	ldrb	r3, [r7, #31]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	4619      	mov	r1, r3
 8000602:	2015      	movs	r0, #21
 8000604:	f000 f90c 	bl	8000820 <RA8876_write_register>

	// 0x16 horizontal non display period register leave
	uint8_t HND = 144;
 8000608:	2390      	movs	r3, #144	@ 0x90
 800060a:	77bb      	strb	r3, [r7, #30]
	uint8_t hsync_non_display = (HND / 8) - 1;
 800060c:	7fbb      	ldrb	r3, [r7, #30]
 800060e:	08db      	lsrs	r3, r3, #3
 8000610:	b2db      	uxtb	r3, r3
 8000612:	3b01      	subs	r3, #1
 8000614:	777b      	strb	r3, [r7, #29]
	RA8876_write_register(0x16, hsync_non_display);
 8000616:	7f7b      	ldrb	r3, [r7, #29]
 8000618:	4619      	mov	r1, r3
 800061a:	2016      	movs	r0, #22
 800061c:	f000 f900 	bl	8000820 <RA8876_write_register>
	// 0x17 horizontal non display fine tune leave
	RA8876_write_register(0x17, HND % 8);
 8000620:	7fbb      	ldrb	r3, [r7, #30]
 8000622:	f003 0307 	and.w	r3, r3, #7
 8000626:	b2db      	uxtb	r3, r3
 8000628:	4619      	mov	r1, r3
 800062a:	2017      	movs	r0, #23
 800062c:	f000 f8f8 	bl	8000820 <RA8876_write_register>

	// 0x18 HSYNC Start position
	uint8_t HST = 160;
 8000630:	23a0      	movs	r3, #160	@ 0xa0
 8000632:	773b      	strb	r3, [r7, #28]
	uint8_t hsync_start_position = (HST / 8) - 1;
 8000634:	7f3b      	ldrb	r3, [r7, #28]
 8000636:	08db      	lsrs	r3, r3, #3
 8000638:	b2db      	uxtb	r3, r3
 800063a:	3b01      	subs	r3, #1
 800063c:	76fb      	strb	r3, [r7, #27]
	RA8876_write_register(0x18, hsync_start_position);
 800063e:	7efb      	ldrb	r3, [r7, #27]
 8000640:	4619      	mov	r1, r3
 8000642:	2018      	movs	r0, #24
 8000644:	f000 f8ec 	bl	8000820 <RA8876_write_register>

	// 0x19 HSYNC pulse width register
	uint8_t HPW = 20;
 8000648:	2314      	movs	r3, #20
 800064a:	76bb      	strb	r3, [r7, #26]
	uint8_t hsync_pulse_width = (HPW / 8) - 1;
 800064c:	7ebb      	ldrb	r3, [r7, #26]
 800064e:	08db      	lsrs	r3, r3, #3
 8000650:	b2db      	uxtb	r3, r3
 8000652:	3b01      	subs	r3, #1
 8000654:	767b      	strb	r3, [r7, #25]
	RA8876_write_register(0x19, hsync_pulse_width);
 8000656:	7e7b      	ldrb	r3, [r7, #25]
 8000658:	4619      	mov	r1, r3
 800065a:	2019      	movs	r0, #25
 800065c:	f000 f8e0 	bl	8000820 <RA8876_write_register>

	// vertical display height register 1 and 2
	// watch out 0x1B are only 2 bits
	uint16_t height = RA8876_HEIGHT - 1;
 8000660:	f240 2357 	movw	r3, #599	@ 0x257
 8000664:	82fb      	strh	r3, [r7, #22]
	uint8_t low_byte = (uint8_t) (height & 0x00FF);
 8000666:	8afb      	ldrh	r3, [r7, #22]
 8000668:	757b      	strb	r3, [r7, #21]
	uint8_t high_byte = (uint8_t) (height >> 8);
 800066a:	8afb      	ldrh	r3, [r7, #22]
 800066c:	0a1b      	lsrs	r3, r3, #8
 800066e:	b29b      	uxth	r3, r3
 8000670:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x1A, low_byte);
 8000672:	7d7b      	ldrb	r3, [r7, #21]
 8000674:	4619      	mov	r1, r3
 8000676:	201a      	movs	r0, #26
 8000678:	f000 f8d2 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x1B, high_byte);
 800067c:	7d3b      	ldrb	r3, [r7, #20]
 800067e:	4619      	mov	r1, r3
 8000680:	201b      	movs	r0, #27
 8000682:	f000 f8cd 	bl	8000820 <RA8876_write_register>

	// 0x1C vertical non-display period 0 register leave
	uint8_t VND = 20;
 8000686:	2314      	movs	r3, #20
 8000688:	74fb      	strb	r3, [r7, #19]
	uint8_t VSYNC_non_display = VND - 1;
 800068a:	7cfb      	ldrb	r3, [r7, #19]
 800068c:	3b01      	subs	r3, #1
 800068e:	74bb      	strb	r3, [r7, #18]
	RA8876_write_register(0x1C, VSYNC_non_display);
 8000690:	7cbb      	ldrb	r3, [r7, #18]
 8000692:	4619      	mov	r1, r3
 8000694:	201c      	movs	r0, #28
 8000696:	f000 f8c3 	bl	8000820 <RA8876_write_register>
	// 0x1D vertical non-display period 1 register leave
	RA8876_write_register(0x1D, VSYNC_non_display >> 8);
 800069a:	7cbb      	ldrb	r3, [r7, #18]
 800069c:	121b      	asrs	r3, r3, #8
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	4619      	mov	r1, r3
 80006a2:	201d      	movs	r0, #29
 80006a4:	f000 f8bc 	bl	8000820 <RA8876_write_register>


	// 0x1E vertical VSYNC start position register leave
	uint8_t VST = 12;
 80006a8:	230c      	movs	r3, #12
 80006aa:	747b      	strb	r3, [r7, #17]
	uint8_t VSYNC_start_position = VST - 1;
 80006ac:	7c7b      	ldrb	r3, [r7, #17]
 80006ae:	3b01      	subs	r3, #1
 80006b0:	743b      	strb	r3, [r7, #16]
	RA8876_write_register(0x1E, VSYNC_start_position);
 80006b2:	7c3b      	ldrb	r3, [r7, #16]
 80006b4:	4619      	mov	r1, r3
 80006b6:	201e      	movs	r0, #30
 80006b8:	f000 f8b2 	bl	8000820 <RA8876_write_register>

	// 0x1F vertical pulse width register leave
	uint8_t VPW = 3;
 80006bc:	2303      	movs	r3, #3
 80006be:	73fb      	strb	r3, [r7, #15]
	uint8_t VSYNC_pulse_width = VPW - 1;
 80006c0:	7bfb      	ldrb	r3, [r7, #15]
 80006c2:	3b01      	subs	r3, #1
 80006c4:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x1F, VSYNC_pulse_width);
 80006c6:	7bbb      	ldrb	r3, [r7, #14]
 80006c8:	4619      	mov	r1, r3
 80006ca:	201f      	movs	r0, #31
 80006cc:	f000 f8a8 	bl	8000820 <RA8876_write_register>

	// next up is the canvas configuration
	// 0x50 - 0x53 canvas start address 0 and 1
	RA8876_write_register(0x50, 0x00);
 80006d0:	2100      	movs	r1, #0
 80006d2:	2050      	movs	r0, #80	@ 0x50
 80006d4:	f000 f8a4 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x51, 0x00);
 80006d8:	2100      	movs	r1, #0
 80006da:	2051      	movs	r0, #81	@ 0x51
 80006dc:	f000 f8a0 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x52, 0x00);
 80006e0:	2100      	movs	r1, #0
 80006e2:	2052      	movs	r0, #82	@ 0x52
 80006e4:	f000 f89c 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x53, 0x00);
 80006e8:	2100      	movs	r1, #0
 80006ea:	2053      	movs	r0, #83	@ 0x53
 80006ec:	f000 f898 	bl	8000820 <RA8876_write_register>
	// i'll leave this at 0 (seems fine)

	// 0x54 canvas image width 0 and 1
	// it is in 4pixel resolutions? in 11 bits
	uint16_t canvas_width = RA8876_WIDTH;
 80006f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006f4:	81bb      	strh	r3, [r7, #12]

	// this vodoo was the problem
	uint8_t lower_six = (uint8_t) ((canvas_width & 0b0000000000111111) << 2);
 80006f6:	89bb      	ldrh	r3, [r7, #12]
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	72fb      	strb	r3, [r7, #11]
	uint8_t higher_five = (uint8_t) ((canvas_width & 0b0000011111000000) >> 6);
 80006fe:	89bb      	ldrh	r3, [r7, #12]
 8000700:	119b      	asrs	r3, r3, #6
 8000702:	b2db      	uxtb	r3, r3
 8000704:	f003 031f 	and.w	r3, r3, #31
 8000708:	72bb      	strb	r3, [r7, #10]

	low_byte = (uint8_t) (canvas_width & 0x00FF);
 800070a:	89bb      	ldrh	r3, [r7, #12]
 800070c:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (canvas_width >> 8);
 800070e:	89bb      	ldrh	r3, [r7, #12]
 8000710:	0a1b      	lsrs	r3, r3, #8
 8000712:	b29b      	uxth	r3, r3
 8000714:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x54, low_byte);
 8000716:	7d7b      	ldrb	r3, [r7, #21]
 8000718:	4619      	mov	r1, r3
 800071a:	2054      	movs	r0, #84	@ 0x54
 800071c:	f000 f880 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x55, high_byte);
 8000720:	7d3b      	ldrb	r3, [r7, #20]
 8000722:	4619      	mov	r1, r3
 8000724:	2055      	movs	r0, #85	@ 0x55
 8000726:	f000 f87b 	bl	8000820 <RA8876_write_register>

	// 0x56 0x57 active window upper left corner x leave as 0
	// 0x58 0x59 active window upper left corner y leave as 0

	// 0x5A 0x5B active window width 0 1
	uint16_t window_width = RA8876_WIDTH;
 800072a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800072e:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000730:	893b      	ldrh	r3, [r7, #8]
 8000732:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000734:	893b      	ldrh	r3, [r7, #8]
 8000736:	0a1b      	lsrs	r3, r3, #8
 8000738:	b29b      	uxth	r3, r3
 800073a:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5A, low_byte);
 800073c:	7d7b      	ldrb	r3, [r7, #21]
 800073e:	4619      	mov	r1, r3
 8000740:	205a      	movs	r0, #90	@ 0x5a
 8000742:	f000 f86d 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x5B, high_byte);
 8000746:	7d3b      	ldrb	r3, [r7, #20]
 8000748:	4619      	mov	r1, r3
 800074a:	205b      	movs	r0, #91	@ 0x5b
 800074c:	f000 f868 	bl	8000820 <RA8876_write_register>

	// 0x5C 0x5D active window height 0 1
	uint16_t window_height = RA8876_HEIGHT;
 8000750:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000754:	80fb      	strh	r3, [r7, #6]
	low_byte = (uint8_t) (window_height & 0x00FF);
 8000756:	88fb      	ldrh	r3, [r7, #6]
 8000758:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_height >> 8);
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	0a1b      	lsrs	r3, r3, #8
 800075e:	b29b      	uxth	r3, r3
 8000760:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5C, low_byte);
 8000762:	7d7b      	ldrb	r3, [r7, #21]
 8000764:	4619      	mov	r1, r3
 8000766:	205c      	movs	r0, #92	@ 0x5c
 8000768:	f000 f85a 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x5D, high_byte);
 800076c:	7d3b      	ldrb	r3, [r7, #20]
 800076e:	4619      	mov	r1, r3
 8000770:	205d      	movs	r0, #93	@ 0x5d
 8000772:	f000 f855 	bl	8000820 <RA8876_write_register>

	// color depth of canvas AND active window
	// 0000 0 0 01 -> 16 Bit
	RA8876_write_register(0x5E, 0x01);
 8000776:	2101      	movs	r1, #1
 8000778:	205e      	movs	r0, #94	@ 0x5e
 800077a:	f000 f851 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x10, 0x04);
 800077e:	2104      	movs	r1, #4
 8000780:	2010      	movs	r0, #16
 8000782:	f000 f84d 	bl	8000820 <RA8876_write_register>


	// 0x20 - 0x23 main image start address we leave at 0 for now
	RA8876_write_register(0x20, 0x00);
 8000786:	2100      	movs	r1, #0
 8000788:	2020      	movs	r0, #32
 800078a:	f000 f849 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x21, 0x00);
 800078e:	2100      	movs	r1, #0
 8000790:	2021      	movs	r0, #33	@ 0x21
 8000792:	f000 f845 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x22, 0x00);
 8000796:	2100      	movs	r1, #0
 8000798:	2022      	movs	r0, #34	@ 0x22
 800079a:	f000 f841 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x23, 0x00);
 800079e:	2100      	movs	r1, #0
 80007a0:	2023      	movs	r0, #35	@ 0x23
 80007a2:	f000 f83d 	bl	8000820 <RA8876_write_register>

	//0x24 main image width 0 and 1
	window_width = RA8876_WIDTH;
 80007a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007aa:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 80007ac:	893b      	ldrh	r3, [r7, #8]
 80007ae:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 80007b0:	893b      	ldrh	r3, [r7, #8]
 80007b2:	0a1b      	lsrs	r3, r3, #8
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x24, low_byte);
 80007b8:	7d7b      	ldrb	r3, [r7, #21]
 80007ba:	4619      	mov	r1, r3
 80007bc:	2024      	movs	r0, #36	@ 0x24
 80007be:	f000 f82f 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x25, high_byte);
 80007c2:	7d3b      	ldrb	r3, [r7, #20]
 80007c4:	4619      	mov	r1, r3
 80007c6:	2025      	movs	r0, #37	@ 0x25
 80007c8:	f000 f82a 	bl	8000820 <RA8876_write_register>
}
 80007cc:	bf00      	nop
 80007ce:	3720      	adds	r7, #32
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <RA8876_PLL_init>:

void RA8876_PLL_init() {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	// copied for the most part from a library from gfcwfzkm
	// but i needed to use different divisors
	// core pll clock speed -> want
	RA8876_write_register(RA8876_PPLLC1, 0x06);
 80007d8:	2106      	movs	r1, #6
 80007da:	2005      	movs	r0, #5
 80007dc:	f000 f820 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_PPLLC2,
 80007e0:	2127      	movs	r1, #39	@ 0x27
 80007e2:	2006      	movs	r0, #6
 80007e4:	f000 f81c 	bl	8000820 <RA8876_write_register>
			(RA8876_SCAN_FREQ * 8 / RA8876_OSC_FREQ) - 1);
	// dram frequency
	RA8876_write_register(RA8876_MPLLC1, 0x04);
 80007e8:	2104      	movs	r1, #4
 80007ea:	2007      	movs	r0, #7
 80007ec:	f000 f818 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_MPLLC2,
 80007f0:	2127      	movs	r1, #39	@ 0x27
 80007f2:	2008      	movs	r0, #8
 80007f4:	f000 f814 	bl	8000820 <RA8876_write_register>
			(RA8876_DRAM_FREQ * 4 / RA8876_OSC_FREQ) - 1);

	// SPLL
	RA8876_write_register(RA8876_SPLLC1, RA8876_SPLLC1_DIVK_1);
 80007f8:	2104      	movs	r1, #4
 80007fa:	2009      	movs	r0, #9
 80007fc:	f000 f810 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_SPLLC2,
 8000800:	2127      	movs	r1, #39	@ 0x27
 8000802:	200a      	movs	r0, #10
 8000804:	f000 f80c 	bl	8000820 <RA8876_write_register>
			(RA8876_CORE_FREQUENCY * 4 / RA8876_OSC_FREQ) - 1);

	HAL_Delay(2);
 8000808:	2002      	movs	r0, #2
 800080a:	f001 fdbd 	bl	8002388 <HAL_Delay>
	RA8876_write_register(RA8876_CCR, 0x80);
 800080e:	2180      	movs	r1, #128	@ 0x80
 8000810:	2001      	movs	r0, #1
 8000812:	f000 f805 	bl	8000820 <RA8876_write_register>
	HAL_Delay(5);
 8000816:	2005      	movs	r0, #5
 8000818:	f001 fdb6 	bl	8002388 <HAL_Delay>

}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}

08000820 <RA8876_write_register>:

void RA8876_write_register(uint8_t register_address, uint8_t data) {
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	460a      	mov	r2, r1
 800082a:	71fb      	strb	r3, [r7, #7]
 800082c:	4613      	mov	r3, r2
 800082e:	71bb      	strb	r3, [r7, #6]
	// write data to a register
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	2140      	movs	r1, #64	@ 0x40
 8000834:	480a      	ldr	r0, [pc, #40]	@ (8000860 <RA8876_write_register+0x40>)
 8000836:	f002 f849 	bl	80028cc <HAL_GPIO_WritePin>
	RA8876_write(RA8876_COMMAND_WRITE, register_address);
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	4619      	mov	r1, r3
 800083e:	2000      	movs	r0, #0
 8000840:	f7ff fe64 	bl	800050c <RA8876_write>
	RA8876_write(RA8876_DATA_WRITE, data);
 8000844:	79bb      	ldrb	r3, [r7, #6]
 8000846:	4619      	mov	r1, r3
 8000848:	2080      	movs	r0, #128	@ 0x80
 800084a:	f7ff fe5f 	bl	800050c <RA8876_write>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 800084e:	2201      	movs	r2, #1
 8000850:	2140      	movs	r1, #64	@ 0x40
 8000852:	4803      	ldr	r0, [pc, #12]	@ (8000860 <RA8876_write_register+0x40>)
 8000854:	f002 f83a 	bl	80028cc <HAL_GPIO_WritePin>
}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40021000 	.word	0x40021000

08000864 <RA8876_read_register>:
	HAL_SPI_Receive(&hspi5, &status, 1, 10);
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
	return (status);
}

uint8_t RA8876_read_register(uint8_t register_address) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af02      	add	r7, sp, #8
 800086a:	4603      	mov	r3, r0
 800086c:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2] = { 0, 0 };
 800086e:	2300      	movs	r3, #0
 8000870:	823b      	strh	r3, [r7, #16]

	uint8_t buf[2] = { RA8876_COMMAND_WRITE, register_address };
 8000872:	2300      	movs	r3, #0
 8000874:	733b      	strb	r3, [r7, #12]
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2140      	movs	r1, #64	@ 0x40
 800087e:	4817      	ldr	r0, [pc, #92]	@ (80008dc <RA8876_read_register+0x78>)
 8000880:	f002 f824 	bl	80028cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000884:	f107 010c 	add.w	r1, r7, #12
 8000888:	230a      	movs	r3, #10
 800088a:	2202      	movs	r2, #2
 800088c:	4814      	ldr	r0, [pc, #80]	@ (80008e0 <RA8876_read_register+0x7c>)
 800088e:	f002 fd90 	bl	80033b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8000892:	2201      	movs	r2, #1
 8000894:	2140      	movs	r1, #64	@ 0x40
 8000896:	4811      	ldr	r0, [pc, #68]	@ (80008dc <RA8876_read_register+0x78>)
 8000898:	f002 f818 	bl	80028cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800089c:	2001      	movs	r0, #1
 800089e:	f001 fd73 	bl	8002388 <HAL_Delay>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2140      	movs	r1, #64	@ 0x40
 80008a6:	480d      	ldr	r0, [pc, #52]	@ (80008dc <RA8876_read_register+0x78>)
 80008a8:	f002 f810 	bl	80028cc <HAL_GPIO_WritePin>
	tx_buf[0] = 0xC0;
 80008ac:	23c0      	movs	r3, #192	@ 0xc0
 80008ae:	753b      	strb	r3, [r7, #20]
	tx_buf[1] = 0x00;
 80008b0:	2300      	movs	r3, #0
 80008b2:	757b      	strb	r3, [r7, #21]

	HAL_SPI_TransmitReceive(&hspi5, tx_buf, rx_buf, 2, 10);
 80008b4:	f107 0210 	add.w	r2, r7, #16
 80008b8:	f107 0114 	add.w	r1, r7, #20
 80008bc:	230a      	movs	r3, #10
 80008be:	9300      	str	r3, [sp, #0]
 80008c0:	2302      	movs	r3, #2
 80008c2:	4807      	ldr	r0, [pc, #28]	@ (80008e0 <RA8876_read_register+0x7c>)
 80008c4:	f002 feb9 	bl	800363a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 80008c8:	2201      	movs	r2, #1
 80008ca:	2140      	movs	r1, #64	@ 0x40
 80008cc:	4803      	ldr	r0, [pc, #12]	@ (80008dc <RA8876_read_register+0x78>)
 80008ce:	f001 fffd 	bl	80028cc <HAL_GPIO_WritePin>

	return rx_buf[1];
 80008d2:	7c7b      	ldrb	r3, [r7, #17]
}		
 80008d4:	4618      	mov	r0, r3
 80008d6:	3718      	adds	r7, #24
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40021000 	.word	0x40021000
 80008e0:	200080e0 	.word	0x200080e0

080008e4 <RA8876_set_mode>:

void RA8876_set_mode(enum RA8876_dispMode text_mode) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	71fb      	strb	r3, [r7, #7]
	// Activate Text Mode
	uint8_t reg_temp;
	reg_temp = RA8876_read_register(RA8876_ICR);
 80008ee:	2003      	movs	r0, #3
 80008f0:	f7ff ffb8 	bl	8000864 <RA8876_read_register>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
	if (text_mode) {
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <RA8876_set_mode+0x24>
		reg_temp |= RA8876_ICR_TEXT_MODE_EN;
 80008fe:	7bfb      	ldrb	r3, [r7, #15]
 8000900:	f043 0304 	orr.w	r3, r3, #4
 8000904:	73fb      	strb	r3, [r7, #15]
 8000906:	e003      	b.n	8000910 <RA8876_set_mode+0x2c>
	} else {
		reg_temp &= ~RA8876_ICR_TEXT_MODE_EN;
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	f023 0304 	bic.w	r3, r3, #4
 800090e:	73fb      	strb	r3, [r7, #15]
	}

	RA8876_write_register(RA8876_ICR, reg_temp);
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	4619      	mov	r1, r3
 8000914:	2003      	movs	r0, #3
 8000916:	f7ff ff83 	bl	8000820 <RA8876_write_register>
	_text_mode = text_mode;
 800091a:	4a03      	ldr	r2, [pc, #12]	@ (8000928 <RA8876_set_mode+0x44>)
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	7013      	strb	r3, [r2, #0]
}
 8000920:	bf00      	nop
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2000007c 	.word	0x2000007c

0800092c <RA8876_display_on>:


void RA8876_display_on() {
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
	uint8_t content = RA8876_read_register(0x12);
 8000932:	2012      	movs	r0, #18
 8000934:	f7ff ff96 	bl	8000864 <RA8876_read_register>
 8000938:	4603      	mov	r3, r0
 800093a:	71fb      	strb	r3, [r7, #7]
	content |= 0x40;
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000942:	71fb      	strb	r3, [r7, #7]
	RA8876_write_register(0x12, content);
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	4619      	mov	r1, r3
 8000948:	2012      	movs	r0, #18
 800094a:	f7ff ff69 	bl	8000820 <RA8876_write_register>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <RA8876_set_point_1_and_2>:
void RA8876_color_bar_test_off() {
	RA8876_display_on();
}

void RA8876_set_point_1_and_2(uint16_t x_start, uint16_t y_start,
		uint16_t x_end, uint16_t y_end) {
 8000956:	b590      	push	{r4, r7, lr}
 8000958:	b085      	sub	sp, #20
 800095a:	af00      	add	r7, sp, #0
 800095c:	4604      	mov	r4, r0
 800095e:	4608      	mov	r0, r1
 8000960:	4611      	mov	r1, r2
 8000962:	461a      	mov	r2, r3
 8000964:	4623      	mov	r3, r4
 8000966:	80fb      	strh	r3, [r7, #6]
 8000968:	4603      	mov	r3, r0
 800096a:	80bb      	strh	r3, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	807b      	strh	r3, [r7, #2]
 8000970:	4613      	mov	r3, r2
 8000972:	803b      	strh	r3, [r7, #0]
	// set the points of Line Square Triangle
	// for triangle you also need to set point 3
	// 12 Bit in total
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8000974:	88fb      	ldrh	r3, [r7, #6]
 8000976:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 8000978:	88fb      	ldrh	r3, [r7, #6]
 800097a:	0a1b      	lsrs	r3, r3, #8
 800097c:	b29b      	uxth	r3, r3
 800097e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHSR0, low_byte);
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	4619      	mov	r1, r3
 8000984:	2068      	movs	r0, #104	@ 0x68
 8000986:	f7ff ff4b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHSR1, high_byte);
 800098a:	7bbb      	ldrb	r3, [r7, #14]
 800098c:	4619      	mov	r1, r3
 800098e:	2069      	movs	r0, #105	@ 0x69
 8000990:	f7ff ff46 	bl	8000820 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8000994:	88bb      	ldrh	r3, [r7, #4]
 8000996:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 8000998:	88bb      	ldrh	r3, [r7, #4]
 800099a:	0a1b      	lsrs	r3, r3, #8
 800099c:	b29b      	uxth	r3, r3
 800099e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVSR0, low_byte);
 80009a0:	7bfb      	ldrb	r3, [r7, #15]
 80009a2:	4619      	mov	r1, r3
 80009a4:	206a      	movs	r0, #106	@ 0x6a
 80009a6:	f7ff ff3b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVSR1, high_byte);
 80009aa:	7bbb      	ldrb	r3, [r7, #14]
 80009ac:	4619      	mov	r1, r3
 80009ae:	206b      	movs	r0, #107	@ 0x6b
 80009b0:	f7ff ff36 	bl	8000820 <RA8876_write_register>
	// end point
	low_byte = (uint8_t) (x_end & 0x00FF);
 80009b4:	887b      	ldrh	r3, [r7, #2]
 80009b6:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (x_end >> 8);
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	0a1b      	lsrs	r3, r3, #8
 80009bc:	b29b      	uxth	r3, r3
 80009be:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHER0, low_byte);
 80009c0:	7bfb      	ldrb	r3, [r7, #15]
 80009c2:	4619      	mov	r1, r3
 80009c4:	206c      	movs	r0, #108	@ 0x6c
 80009c6:	f7ff ff2b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHER1, high_byte);
 80009ca:	7bbb      	ldrb	r3, [r7, #14]
 80009cc:	4619      	mov	r1, r3
 80009ce:	206d      	movs	r0, #109	@ 0x6d
 80009d0:	f7ff ff26 	bl	8000820 <RA8876_write_register>
	low_byte = (uint8_t) (y_end & 0x00FF);
 80009d4:	883b      	ldrh	r3, [r7, #0]
 80009d6:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_end >> 8);
 80009d8:	883b      	ldrh	r3, [r7, #0]
 80009da:	0a1b      	lsrs	r3, r3, #8
 80009dc:	b29b      	uxth	r3, r3
 80009de:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVER0, low_byte);
 80009e0:	7bfb      	ldrb	r3, [r7, #15]
 80009e2:	4619      	mov	r1, r3
 80009e4:	206e      	movs	r0, #110	@ 0x6e
 80009e6:	f7ff ff1b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVER1, high_byte);
 80009ea:	7bbb      	ldrb	r3, [r7, #14]
 80009ec:	4619      	mov	r1, r3
 80009ee:	206f      	movs	r0, #111	@ 0x6f
 80009f0:	f7ff ff16 	bl	8000820 <RA8876_write_register>
}
 80009f4:	bf00      	nop
 80009f6:	3714      	adds	r7, #20
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd90      	pop	{r4, r7, pc}

080009fc <RA8876_clear_screen>:
void RA8876_clear_screen() {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af02      	add	r7, sp, #8
	RA8876_draw_rectangle(0, 0, RA8876_WIDTH, RA8876_HEIGHT,
 8000a02:	2301      	movs	r3, #1
 8000a04:	9301      	str	r3, [sp, #4]
 8000a06:	2303      	movs	r3, #3
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000a0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a12:	2100      	movs	r1, #0
 8000a14:	2000      	movs	r0, #0
 8000a16:	f000 f91d 	bl	8000c54 <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 8000a1a:	bf00      	nop
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <RA8876_draw_circle>:
void RA8876_draw_circle(uint16_t x_start, uint16_t y_start,
		uint16_t major_radius, uint16_t color, uint8_t filled) {
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4604      	mov	r4, r0
 8000a28:	4608      	mov	r0, r1
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4623      	mov	r3, r4
 8000a30:	80fb      	strh	r3, [r7, #6]
 8000a32:	4603      	mov	r3, r0
 8000a34:	80bb      	strh	r3, [r7, #4]
 8000a36:	460b      	mov	r3, r1
 8000a38:	807b      	strh	r3, [r7, #2]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 8000a3e:	4b30      	ldr	r3, [pc, #192]	@ (8000b00 <RA8876_draw_circle+0xe0>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d002      	beq.n	8000a4c <RA8876_draw_circle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 8000a46:	2000      	movs	r0, #0
 8000a48:	f7ff ff4c 	bl	80008e4 <RA8876_set_mode>

	// 0x7B 0x7C 0x7D 0x7E set the center of the circle
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8000a4c:	88fb      	ldrh	r3, [r7, #6]
 8000a4e:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 8000a50:	88fb      	ldrh	r3, [r7, #6]
 8000a52:	0a1b      	lsrs	r3, r3, #8
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7B, low_byte);
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	207b      	movs	r0, #123	@ 0x7b
 8000a5e:	f7ff fedf 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x7C, high_byte);
 8000a62:	7bbb      	ldrb	r3, [r7, #14]
 8000a64:	4619      	mov	r1, r3
 8000a66:	207c      	movs	r0, #124	@ 0x7c
 8000a68:	f7ff feda 	bl	8000820 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8000a6c:	88bb      	ldrh	r3, [r7, #4]
 8000a6e:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 8000a70:	88bb      	ldrh	r3, [r7, #4]
 8000a72:	0a1b      	lsrs	r3, r3, #8
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7D, low_byte);
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	207d      	movs	r0, #125	@ 0x7d
 8000a7e:	f7ff fecf 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x7E, high_byte);
 8000a82:	7bbb      	ldrb	r3, [r7, #14]
 8000a84:	4619      	mov	r1, r3
 8000a86:	207e      	movs	r0, #126	@ 0x7e
 8000a88:	f7ff feca 	bl	8000820 <RA8876_write_register>

	// 0x77 0x78 0x79 0x7A set major and minor radius
	RA8876_write_register(0x77, major_radius);
 8000a8c:	887b      	ldrh	r3, [r7, #2]
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	4619      	mov	r1, r3
 8000a92:	2077      	movs	r0, #119	@ 0x77
 8000a94:	f7ff fec4 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x78, major_radius >> 8);
 8000a98:	887b      	ldrh	r3, [r7, #2]
 8000a9a:	0a1b      	lsrs	r3, r3, #8
 8000a9c:	b29b      	uxth	r3, r3
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	2078      	movs	r0, #120	@ 0x78
 8000aa4:	f7ff febc 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x79, major_radius);
 8000aa8:	887b      	ldrh	r3, [r7, #2]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	4619      	mov	r1, r3
 8000aae:	2079      	movs	r0, #121	@ 0x79
 8000ab0:	f7ff feb6 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x7A, major_radius >> 8);
 8000ab4:	887b      	ldrh	r3, [r7, #2]
 8000ab6:	0a1b      	lsrs	r3, r3, #8
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	4619      	mov	r1, r3
 8000abe:	207a      	movs	r0, #122	@ 0x7a
 8000ac0:	f7ff feae 	bl	8000820 <RA8876_write_register>

	RA8876_set_foreground_color(color);
 8000ac4:	883b      	ldrh	r3, [r7, #0]
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 f900 	bl	8000ccc <RA8876_set_foreground_color>
	// draw 0x76
	// bit5= 0 bit4= 0 bit6 is fill bit7 is start!
	// 11 00 0000 = 0xB0 or 0x80 for not fill
	if (filled) {
 8000acc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d004      	beq.n	8000ade <RA8876_draw_circle+0xbe>
		RA8876_write_register(0x76, 0xC0);
 8000ad4:	21c0      	movs	r1, #192	@ 0xc0
 8000ad6:	2076      	movs	r0, #118	@ 0x76
 8000ad8:	f7ff fea2 	bl	8000820 <RA8876_write_register>
 8000adc:	e003      	b.n	8000ae6 <RA8876_draw_circle+0xc6>
	} else {
		RA8876_write_register(0x76, 0x80);
 8000ade:	2180      	movs	r1, #128	@ 0x80
 8000ae0:	2076      	movs	r0, #118	@ 0x76
 8000ae2:	f7ff fe9d 	bl	8000820 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 8000ae6:	bf00      	nop
 8000ae8:	2076      	movs	r0, #118	@ 0x76
 8000aea:	f7ff febb 	bl	8000864 <RA8876_read_register>
 8000aee:	4603      	mov	r3, r0
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	dbf8      	blt.n	8000ae8 <RA8876_draw_circle+0xc8>
	}
}
 8000af6:	bf00      	nop
 8000af8:	bf00      	nop
 8000afa:	3714      	adds	r7, #20
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd90      	pop	{r4, r7, pc}
 8000b00:	2000007c 	.word	0x2000007c

08000b04 <RA8876_draw_diamond>:
void RA8876_draw_diamond(uint16_t x_center, uint16_t y_center, uint16_t height,
		uint16_t width, uint16_t color, uint16_t filled) {
 8000b04:	b590      	push	{r4, r7, lr}
 8000b06:	b089      	sub	sp, #36	@ 0x24
 8000b08:	af04      	add	r7, sp, #16
 8000b0a:	4604      	mov	r4, r0
 8000b0c:	4608      	mov	r0, r1
 8000b0e:	4611      	mov	r1, r2
 8000b10:	461a      	mov	r2, r3
 8000b12:	4623      	mov	r3, r4
 8000b14:	80fb      	strh	r3, [r7, #6]
 8000b16:	4603      	mov	r3, r0
 8000b18:	80bb      	strh	r3, [r7, #4]
 8000b1a:	460b      	mov	r3, r1
 8000b1c:	807b      	strh	r3, [r7, #2]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	803b      	strh	r3, [r7, #0]
	// build a diamond made up of two triangles
	// height is the complete height, same with width
	uint16_t y_1 = y_center - (height / 2);
 8000b22:	887b      	ldrh	r3, [r7, #2]
 8000b24:	085b      	lsrs	r3, r3, #1
 8000b26:	b29b      	uxth	r3, r3
 8000b28:	88ba      	ldrh	r2, [r7, #4]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	81fb      	strh	r3, [r7, #14]
	uint16_t y_2 = y_center + (height / 2);
 8000b2e:	887b      	ldrh	r3, [r7, #2]
 8000b30:	085b      	lsrs	r3, r3, #1
 8000b32:	b29a      	uxth	r2, r3
 8000b34:	88bb      	ldrh	r3, [r7, #4]
 8000b36:	4413      	add	r3, r2
 8000b38:	81bb      	strh	r3, [r7, #12]
	uint16_t x_2 = x_center - (width / 2);
 8000b3a:	883b      	ldrh	r3, [r7, #0]
 8000b3c:	085b      	lsrs	r3, r3, #1
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	88fa      	ldrh	r2, [r7, #6]
 8000b42:	1ad3      	subs	r3, r2, r3
 8000b44:	817b      	strh	r3, [r7, #10]
	uint16_t x_3 = x_center + (width / 2);
 8000b46:	883b      	ldrh	r3, [r7, #0]
 8000b48:	085b      	lsrs	r3, r3, #1
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	88fb      	ldrh	r3, [r7, #6]
 8000b4e:	4413      	add	r3, r2
 8000b50:	813b      	strh	r3, [r7, #8]
	// upper triangle
	RA8876_draw_triangle(x_center, y_1, x_2, y_center, x_3, y_center, color,
 8000b52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	88bc      	ldrh	r4, [r7, #4]
 8000b58:	897a      	ldrh	r2, [r7, #10]
 8000b5a:	89f9      	ldrh	r1, [r7, #14]
 8000b5c:	88f8      	ldrh	r0, [r7, #6]
 8000b5e:	9303      	str	r3, [sp, #12]
 8000b60:	8c3b      	ldrh	r3, [r7, #32]
 8000b62:	9302      	str	r3, [sp, #8]
 8000b64:	88bb      	ldrh	r3, [r7, #4]
 8000b66:	9301      	str	r3, [sp, #4]
 8000b68:	893b      	ldrh	r3, [r7, #8]
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	4623      	mov	r3, r4
 8000b6e:	f000 f815 	bl	8000b9c <RA8876_draw_triangle>
			filled);
	RA8876_draw_triangle(x_2, y_center, x_center, y_2, x_3, y_center, color,
 8000b72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	89bc      	ldrh	r4, [r7, #12]
 8000b78:	88fa      	ldrh	r2, [r7, #6]
 8000b7a:	88b9      	ldrh	r1, [r7, #4]
 8000b7c:	8978      	ldrh	r0, [r7, #10]
 8000b7e:	9303      	str	r3, [sp, #12]
 8000b80:	8c3b      	ldrh	r3, [r7, #32]
 8000b82:	9302      	str	r3, [sp, #8]
 8000b84:	88bb      	ldrh	r3, [r7, #4]
 8000b86:	9301      	str	r3, [sp, #4]
 8000b88:	893b      	ldrh	r3, [r7, #8]
 8000b8a:	9300      	str	r3, [sp, #0]
 8000b8c:	4623      	mov	r3, r4
 8000b8e:	f000 f805 	bl	8000b9c <RA8876_draw_triangle>
			filled);
}
 8000b92:	bf00      	nop
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd90      	pop	{r4, r7, pc}
	...

08000b9c <RA8876_draw_triangle>:

void RA8876_draw_triangle(uint16_t x_1, uint16_t y_1, uint16_t x_2,
		uint16_t y_2, uint16_t x_3, uint16_t y_3, uint16_t color,
		uint8_t filled) {
 8000b9c:	b590      	push	{r4, r7, lr}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4623      	mov	r3, r4
 8000bac:	80fb      	strh	r3, [r7, #6]
 8000bae:	4603      	mov	r3, r0
 8000bb0:	80bb      	strh	r3, [r7, #4]
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	807b      	strh	r3, [r7, #2]
 8000bb6:	4613      	mov	r3, r2
 8000bb8:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 8000bba:	4b25      	ldr	r3, [pc, #148]	@ (8000c50 <RA8876_draw_triangle+0xb4>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d002      	beq.n	8000bc8 <RA8876_draw_triangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	f7ff fe8e 	bl	80008e4 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_1, y_1, x_2, y_2);
 8000bc8:	883b      	ldrh	r3, [r7, #0]
 8000bca:	887a      	ldrh	r2, [r7, #2]
 8000bcc:	88b9      	ldrh	r1, [r7, #4]
 8000bce:	88f8      	ldrh	r0, [r7, #6]
 8000bd0:	f7ff fec1 	bl	8000956 <RA8876_set_point_1_and_2>
	// 0x70 0x71 0x72 0x73 point 3 of triangle
	uint8_t low_byte = (uint8_t) (x_3 & 0x00FF);
 8000bd4:	8c3b      	ldrh	r3, [r7, #32]
 8000bd6:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_3 >> 8);
 8000bd8:	8c3b      	ldrh	r3, [r7, #32]
 8000bda:	0a1b      	lsrs	r3, r3, #8
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x70, low_byte);
 8000be0:	7bfb      	ldrb	r3, [r7, #15]
 8000be2:	4619      	mov	r1, r3
 8000be4:	2070      	movs	r0, #112	@ 0x70
 8000be6:	f7ff fe1b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x71, high_byte);
 8000bea:	7bbb      	ldrb	r3, [r7, #14]
 8000bec:	4619      	mov	r1, r3
 8000bee:	2071      	movs	r0, #113	@ 0x71
 8000bf0:	f7ff fe16 	bl	8000820 <RA8876_write_register>
	low_byte = (uint8_t) (y_3 & 0x00FF);
 8000bf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000bf6:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_3 >> 8);
 8000bf8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000bfa:	0a1b      	lsrs	r3, r3, #8
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x72, low_byte);
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
 8000c02:	4619      	mov	r1, r3
 8000c04:	2072      	movs	r0, #114	@ 0x72
 8000c06:	f7ff fe0b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0x73, high_byte);
 8000c0a:	7bbb      	ldrb	r3, [r7, #14]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	2073      	movs	r0, #115	@ 0x73
 8000c10:	f7ff fe06 	bl	8000820 <RA8876_write_register>
	RA8876_set_foreground_color(color);
 8000c14:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000c16:	4618      	mov	r0, r3
 8000c18:	f000 f858 	bl	8000ccc <RA8876_set_foreground_color>

	// on triangle fill is Bit 5
	// 1 0 1 000 10
	if (filled) {
 8000c1c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d004      	beq.n	8000c2e <RA8876_draw_triangle+0x92>
		RA8876_write_register(0x67, 0xA2);
 8000c24:	21a2      	movs	r1, #162	@ 0xa2
 8000c26:	2067      	movs	r0, #103	@ 0x67
 8000c28:	f7ff fdfa 	bl	8000820 <RA8876_write_register>
 8000c2c:	e003      	b.n	8000c36 <RA8876_draw_triangle+0x9a>
	} else {
		RA8876_write_register(0x67, 0x82);
 8000c2e:	2182      	movs	r1, #130	@ 0x82
 8000c30:	2067      	movs	r0, #103	@ 0x67
 8000c32:	f7ff fdf5 	bl	8000820 <RA8876_write_register>

	}
	while (RA8876_read_register(0x67) & 0x80) {
 8000c36:	bf00      	nop
 8000c38:	2067      	movs	r0, #103	@ 0x67
 8000c3a:	f7ff fe13 	bl	8000864 <RA8876_read_register>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	b25b      	sxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	dbf8      	blt.n	8000c38 <RA8876_draw_triangle+0x9c>
	}
}
 8000c46:	bf00      	nop
 8000c48:	bf00      	nop
 8000c4a:	3714      	adds	r7, #20
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd90      	pop	{r4, r7, pc}
 8000c50:	2000007c 	.word	0x2000007c

08000c54 <RA8876_draw_rectangle>:
void RA8876_draw_rectangle(uint16_t x_start, uint16_t y_start, uint16_t x_end,
		uint16_t y_end,
		uint16_t color, uint8_t filled) {
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	4608      	mov	r0, r1
 8000c5e:	4611      	mov	r1, r2
 8000c60:	461a      	mov	r2, r3
 8000c62:	4623      	mov	r3, r4
 8000c64:	80fb      	strh	r3, [r7, #6]
 8000c66:	4603      	mov	r3, r0
 8000c68:	80bb      	strh	r3, [r7, #4]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	807b      	strh	r3, [r7, #2]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	803b      	strh	r3, [r7, #0]

	if (_text_mode)
 8000c72:	4b15      	ldr	r3, [pc, #84]	@ (8000cc8 <RA8876_draw_rectangle+0x74>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d002      	beq.n	8000c80 <RA8876_draw_rectangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f7ff fe32 	bl	80008e4 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_start, y_start, x_end, y_end);
 8000c80:	883b      	ldrh	r3, [r7, #0]
 8000c82:	887a      	ldrh	r2, [r7, #2]
 8000c84:	88b9      	ldrh	r1, [r7, #4]
 8000c86:	88f8      	ldrh	r0, [r7, #6]
 8000c88:	f7ff fe65 	bl	8000956 <RA8876_set_point_1_and_2>
	RA8876_set_foreground_color(color);
 8000c8c:	8b3b      	ldrh	r3, [r7, #24]
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f000 f81c 	bl	8000ccc <RA8876_set_foreground_color>

	// draw 0x76
	// bit5= 1 bit4= 0 bit6 is fill bit7 is start!
	// 11 10 0000 = 0xE0 or 0xA0 for not fill
	if (filled) {
 8000c94:	7f3b      	ldrb	r3, [r7, #28]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d004      	beq.n	8000ca4 <RA8876_draw_rectangle+0x50>
	RA8876_write_register(0x76, 0xE0);
 8000c9a:	21e0      	movs	r1, #224	@ 0xe0
 8000c9c:	2076      	movs	r0, #118	@ 0x76
 8000c9e:	f7ff fdbf 	bl	8000820 <RA8876_write_register>
 8000ca2:	e003      	b.n	8000cac <RA8876_draw_rectangle+0x58>
	} else {
		RA8876_write_register(0x76, 0xA0);
 8000ca4:	21a0      	movs	r1, #160	@ 0xa0
 8000ca6:	2076      	movs	r0, #118	@ 0x76
 8000ca8:	f7ff fdba 	bl	8000820 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 8000cac:	bf00      	nop
 8000cae:	2076      	movs	r0, #118	@ 0x76
 8000cb0:	f7ff fdd8 	bl	8000864 <RA8876_read_register>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	b25b      	sxtb	r3, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	dbf8      	blt.n	8000cae <RA8876_draw_rectangle+0x5a>
	}
}
 8000cbc:	bf00      	nop
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd90      	pop	{r4, r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	2000007c 	.word	0x2000007c

08000ccc <RA8876_set_foreground_color>:
	uint32_t color = (uint32_t) alpha << 24 | (uint32_t) red << 16
			| (uint32_t) green << 8 | (uint32_t) blue;
	return (color);
}

void RA8876_set_foreground_color(uint16_t color) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	80fb      	strh	r3, [r7, #6]
	// set foreground color, we are 16 Bit colores
	// Red:   5 bits (bits 15-11)
	// Green: 6 bits (bits 10-5)
	// Blue:  5 bits (bits 4-0)
	uint8_t red = (uint8_t) ((color >> 11) & 0x1F) << 3;
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	0adb      	lsrs	r3, r3, #11
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	73fb      	strb	r3, [r7, #15]
	uint8_t green = (uint8_t) ((color >> 5) & 0x3F) << 2;
 8000ce2:	88fb      	ldrh	r3, [r7, #6]
 8000ce4:	095b      	lsrs	r3, r3, #5
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	73bb      	strb	r3, [r7, #14]
	uint8_t blue = (uint8_t) (color & 0x1F) << 3;
 8000cee:	88fb      	ldrh	r3, [r7, #6]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	737b      	strb	r3, [r7, #13]

	RA8876_write_register(RA8876_FGCR, red);
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	20d2      	movs	r0, #210	@ 0xd2
 8000cfc:	f7ff fd90 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCG, green);
 8000d00:	7bbb      	ldrb	r3, [r7, #14]
 8000d02:	4619      	mov	r1, r3
 8000d04:	20d3      	movs	r0, #211	@ 0xd3
 8000d06:	f7ff fd8b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCB, blue);
 8000d0a:	7b7b      	ldrb	r3, [r7, #13]
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	20d4      	movs	r0, #212	@ 0xd4
 8000d10:	f7ff fd86 	bl	8000820 <RA8876_write_register>
}
 8000d14:	bf00      	nop
 8000d16:	3710      	adds	r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <RA8876_draw_mario>:
	RA8876_write(RA8876_DATA_WRITE, (uint8_t) (data >> 8));
	RA8876_write(RA8876_DATA_WRITE, (uint8_t) (data & 0xFF));
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);

}
void RA8876_draw_mario(int x, int y) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af02      	add	r7, sp, #8
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
	RA8876_draw_image_BTE(x, y, 16, 16, mario_16x16);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	b218      	sxth	r0, r3
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b219      	sxth	r1, r3
 8000d2e:	4b05      	ldr	r3, [pc, #20]	@ (8000d44 <RA8876_draw_mario+0x28>)
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	2310      	movs	r3, #16
 8000d34:	2210      	movs	r2, #16
 8000d36:	f000 f807 	bl	8000d48 <RA8876_draw_image_BTE>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	08006e44 	.word	0x08006e44

08000d48 <RA8876_draw_image_BTE>:
void RA8876_draw_image_BTE(int16_t x, int16_t y, uint16_t width,
		uint16_t height,
		const uint16_t *imageData) {
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b087      	sub	sp, #28
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4604      	mov	r4, r0
 8000d50:	4608      	mov	r0, r1
 8000d52:	4611      	mov	r1, r2
 8000d54:	461a      	mov	r2, r3
 8000d56:	4623      	mov	r3, r4
 8000d58:	80fb      	strh	r3, [r7, #6]
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	80bb      	strh	r3, [r7, #4]
 8000d5e:	460b      	mov	r3, r1
 8000d60:	807b      	strh	r3, [r7, #2]
 8000d62:	4613      	mov	r3, r2
 8000d64:	803b      	strh	r3, [r7, #0]
//	RA8876_write_register(0x9E, 0x00);
//	RA8876_write_register(0x9F, 0x00);
//	RA8876_write_register(0xA0, 0x00);

	// A1 A2 set image Width
	RA8876_write_register(0xA1, (uint8_t) (RA8876_WIDTH & 0xFF));
 8000d66:	2100      	movs	r1, #0
 8000d68:	20a1      	movs	r0, #161	@ 0xa1
 8000d6a:	f7ff fd59 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xA2, (uint8_t) (RA8876_WIDTH >> 8));
 8000d6e:	2104      	movs	r1, #4
 8000d70:	20a2      	movs	r0, #162	@ 0xa2
 8000d72:	f7ff fd55 	bl	8000820 <RA8876_write_register>

	// A3 A4 is X pos A5 A6 is Y Source1
	RA8876_write_register(0xA3, (uint8_t) (x & 0xFF));
 8000d76:	88fb      	ldrh	r3, [r7, #6]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	20a3      	movs	r0, #163	@ 0xa3
 8000d7e:	f7ff fd4f 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xA4, (uint8_t) (x >> 8));
 8000d82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d86:	121b      	asrs	r3, r3, #8
 8000d88:	b21b      	sxth	r3, r3
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	20a4      	movs	r0, #164	@ 0xa4
 8000d90:	f7ff fd46 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xA5, (uint8_t) (y & 0xFF));
 8000d94:	88bb      	ldrh	r3, [r7, #4]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	4619      	mov	r1, r3
 8000d9a:	20a5      	movs	r0, #165	@ 0xa5
 8000d9c:	f7ff fd40 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xA6, (uint8_t) (y >> 8));
 8000da0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000da4:	121b      	asrs	r3, r3, #8
 8000da6:	b21b      	sxth	r3, r3
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	4619      	mov	r1, r3
 8000dac:	20a6      	movs	r0, #166	@ 0xa6
 8000dae:	f7ff fd37 	bl	8000820 <RA8876_write_register>

	// A7 A8 A9 AA is destination memory address
	RA8876_write_register(0xA7, 0x00);
 8000db2:	2100      	movs	r1, #0
 8000db4:	20a7      	movs	r0, #167	@ 0xa7
 8000db6:	f7ff fd33 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xA8, 0x00);
 8000dba:	2100      	movs	r1, #0
 8000dbc:	20a8      	movs	r0, #168	@ 0xa8
 8000dbe:	f7ff fd2f 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xA9, 0x00);
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	20a9      	movs	r0, #169	@ 0xa9
 8000dc6:	f7ff fd2b 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xAA, 0x00);
 8000dca:	2100      	movs	r1, #0
 8000dcc:	20aa      	movs	r0, #170	@ 0xaa
 8000dce:	f7ff fd27 	bl	8000820 <RA8876_write_register>

	// AB AC destination image width
	RA8876_write_register(0xAB, RA8876_WIDTH & 0xFF);
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	20ab      	movs	r0, #171	@ 0xab
 8000dd6:	f7ff fd23 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xAC, RA8876_WIDTH >> 8);
 8000dda:	2104      	movs	r1, #4
 8000ddc:	20ac      	movs	r0, #172	@ 0xac
 8000dde:	f7ff fd1f 	bl	8000820 <RA8876_write_register>

	// AD AE is destination X pos and AF B0 is destination Y
	RA8876_write_register(0xAD, (uint8_t) (x & 0xFF));
 8000de2:	88fb      	ldrh	r3, [r7, #6]
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	4619      	mov	r1, r3
 8000de8:	20ad      	movs	r0, #173	@ 0xad
 8000dea:	f7ff fd19 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xAE, (uint8_t) (x >> 8));
 8000dee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000df2:	121b      	asrs	r3, r3, #8
 8000df4:	b21b      	sxth	r3, r3
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	4619      	mov	r1, r3
 8000dfa:	20ae      	movs	r0, #174	@ 0xae
 8000dfc:	f7ff fd10 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xAF, (uint8_t) (y & 0xFF));
 8000e00:	88bb      	ldrh	r3, [r7, #4]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	4619      	mov	r1, r3
 8000e06:	20af      	movs	r0, #175	@ 0xaf
 8000e08:	f7ff fd0a 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xB0, (uint8_t) (y >> 8));
 8000e0c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e10:	121b      	asrs	r3, r3, #8
 8000e12:	b21b      	sxth	r3, r3
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	4619      	mov	r1, r3
 8000e18:	20b0      	movs	r0, #176	@ 0xb0
 8000e1a:	f7ff fd01 	bl	8000820 <RA8876_write_register>

	// B1 B2 is BTE width register
	RA8876_write_register(0xB1, (width) & 0xFF);
 8000e1e:	887b      	ldrh	r3, [r7, #2]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	4619      	mov	r1, r3
 8000e24:	20b1      	movs	r0, #177	@ 0xb1
 8000e26:	f7ff fcfb 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xB2, (width) >> 8);
 8000e2a:	887b      	ldrh	r3, [r7, #2]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	4619      	mov	r1, r3
 8000e34:	20b2      	movs	r0, #178	@ 0xb2
 8000e36:	f7ff fcf3 	bl	8000820 <RA8876_write_register>
	// B3 B4 is BTE height register
	RA8876_write_register(0xB3, (height) & 0xFF);
 8000e3a:	883b      	ldrh	r3, [r7, #0]
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	4619      	mov	r1, r3
 8000e40:	20b3      	movs	r0, #179	@ 0xb3
 8000e42:	f7ff fced 	bl	8000820 <RA8876_write_register>
	RA8876_write_register(0xB4, (height) >> 8);
 8000e46:	883b      	ldrh	r3, [r7, #0]
 8000e48:	0a1b      	lsrs	r3, r3, #8
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	4619      	mov	r1, r3
 8000e50:	20b4      	movs	r0, #180	@ 0xb4
 8000e52:	f7ff fce5 	bl	8000820 <RA8876_write_register>


	// 92 source1/destination color depth
	// 0 01 001 01 -> 0x25 for 16 bit everywhere
	RA8876_write_register(0x92, 0x25);
 8000e56:	2125      	movs	r1, #37	@ 0x25
 8000e58:	2092      	movs	r0, #146	@ 0x92
 8000e5a:	f7ff fce1 	bl	8000820 <RA8876_write_register>

	// 0x91 BTE function control register 1
	// 1100 0000 -> 0xF0 means MPU WRITE with source0 from mpu
	RA8876_write_register(0x91, 0xC0);
 8000e5e:	21c0      	movs	r1, #192	@ 0xc0
 8000e60:	2091      	movs	r0, #145	@ 0x91
 8000e62:	f7ff fcdd 	bl	8000820 <RA8876_write_register>

	// 0x90 BTE function control register 0
	// 000 1 00 0 = 0x10
	RA8876_write_register(0x90, 0x10);
 8000e66:	2110      	movs	r1, #16
 8000e68:	2090      	movs	r0, #144	@ 0x90
 8000e6a:	f7ff fcd9 	bl	8000820 <RA8876_write_register>

	RA8876_write_register(0x04, 0x00); 
 8000e6e:	2100      	movs	r1, #0
 8000e70:	2004      	movs	r0, #4
 8000e72:	f7ff fcd5 	bl	8000820 <RA8876_write_register>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000e76:	2201      	movs	r2, #1
 8000e78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e7c:	4830      	ldr	r0, [pc, #192]	@ (8000f40 <RA8876_draw_image_BTE+0x1f8>)
 8000e7e:	f001 fd25 	bl	80028cc <HAL_GPIO_WritePin>

	// we have to do sending manually because it would interpret sent
	// commands as data, we just have to stream it
	uint8_t buf[2] = { 0, 0 };
 8000e82:	2300      	movs	r3, #0
 8000e84:	823b      	strh	r3, [r7, #16]
	uint8_t test[1] = { RA8876_DATA_WRITE };
 8000e86:	2380      	movs	r3, #128	@ 0x80
 8000e88:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2140      	movs	r1, #64	@ 0x40
 8000e8e:	482d      	ldr	r0, [pc, #180]	@ (8000f44 <RA8876_draw_image_BTE+0x1fc>)
 8000e90:	f001 fd1c 	bl	80028cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, test, sizeof(1), 10);
 8000e94:	f107 010c 	add.w	r1, r7, #12
 8000e98:	230a      	movs	r3, #10
 8000e9a:	2204      	movs	r2, #4
 8000e9c:	482a      	ldr	r0, [pc, #168]	@ (8000f48 <RA8876_draw_image_BTE+0x200>)
 8000e9e:	f002 fa88 	bl	80033b2 <HAL_SPI_Transmit>
	for (uint32_t i = 0; i < (width * height); i++) {
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	e021      	b.n	8000eec <RA8876_draw_image_BTE+0x1a4>

		buf[0] = (uint8_t) (imageData[i] & 0x00ff);
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000eae:	4413      	add	r3, r2
 8000eb0:	881b      	ldrh	r3, [r3, #0]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	743b      	strb	r3, [r7, #16]
		buf[1] = (uint8_t) (imageData[i] >> 8);
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ebc:	4413      	add	r3, r2
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	0a1b      	lsrs	r3, r3, #8
 8000ec2:	b29b      	uxth	r3, r3
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	747b      	strb	r3, [r7, #17]

		HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000ec8:	f107 0110 	add.w	r1, r7, #16
 8000ecc:	230a      	movs	r3, #10
 8000ece:	2202      	movs	r2, #2
 8000ed0:	481d      	ldr	r0, [pc, #116]	@ (8000f48 <RA8876_draw_image_BTE+0x200>)
 8000ed2:	f002 fa6e 	bl	80033b2 <HAL_SPI_Transmit>
		// we need to add some delay so the display doesnt lose info
		if ((i % 512) == 0) {
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d102      	bne.n	8000ee6 <RA8876_draw_image_BTE+0x19e>
			osDelay(1);
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f003 f9bd 	bl	8004260 <osDelay>
	for (uint32_t i = 0; i < (width * height); i++) {
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	883a      	ldrh	r2, [r7, #0]
 8000ef0:	fb02 f303 	mul.w	r3, r2, r3
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d3d5      	bcc.n	8000ea8 <RA8876_draw_image_BTE+0x160>
		}

	}
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8000efc:	2201      	movs	r2, #1
 8000efe:	2140      	movs	r1, #64	@ 0x40
 8000f00:	4810      	ldr	r0, [pc, #64]	@ (8000f44 <RA8876_draw_image_BTE+0x1fc>)
 8000f02:	f001 fce3 	bl	80028cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f0c:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <RA8876_draw_image_BTE+0x1f8>)
 8000f0e:	f001 fcdd 	bl	80028cc <HAL_GPIO_WritePin>


	while (RA8876_read_register(0x90) & 0x10) {
 8000f12:	e007      	b.n	8000f24 <RA8876_draw_image_BTE+0x1dc>
		HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 8000f14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f18:	4809      	ldr	r0, [pc, #36]	@ (8000f40 <RA8876_draw_image_BTE+0x1f8>)
 8000f1a:	f001 fcf0 	bl	80028fe <HAL_GPIO_TogglePin>
		osDelay(5);
 8000f1e:	2005      	movs	r0, #5
 8000f20:	f003 f99e 	bl	8004260 <osDelay>
	while (RA8876_read_register(0x90) & 0x10) {
 8000f24:	2090      	movs	r0, #144	@ 0x90
 8000f26:	f7ff fc9d 	bl	8000864 <RA8876_read_register>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	f003 0310 	and.w	r3, r3, #16
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1ef      	bne.n	8000f14 <RA8876_draw_image_BTE+0x1cc>
	}
}
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	371c      	adds	r7, #28
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd90      	pop	{r4, r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40020c00 	.word	0x40020c00
 8000f44:	40021000 	.word	0x40021000
 8000f48:	200080e0 	.word	0x200080e0

08000f4c <RA8876_SLOT_draw_roll>:

void RA8876_SLOT_draw_roll(uint8_t number,
		uint8_t filled) {
 8000f4c:	b5b0      	push	{r4, r5, r7, lr}
 8000f4e:	b08c      	sub	sp, #48	@ 0x30
 8000f50:	af04      	add	r7, sp, #16
 8000f52:	4603      	mov	r3, r0
 8000f54:	460a      	mov	r2, r1
 8000f56:	71fb      	strb	r3, [r7, #7]
 8000f58:	4613      	mov	r3, r2
 8000f5a:	71bb      	strb	r3, [r7, #6]
	// call this to draw a symbol (shape) into 0-2 abschnitte
	// this draws purely the shapes.
	uint16_t width = (1024 / 3);
 8000f5c:	f240 1355 	movw	r3, #341	@ 0x155
 8000f60:	83fb      	strh	r3, [r7, #30]
	uint16_t shape_size = 200;
 8000f62:	23c8      	movs	r3, #200	@ 0xc8
 8000f64:	83bb      	strh	r3, [r7, #28]
	uint16_t x = ((width / 2) - (shape_size / 2) + (width * number) + 5);
 8000f66:	8bfb      	ldrh	r3, [r7, #30]
 8000f68:	085b      	lsrs	r3, r3, #1
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	8bbb      	ldrh	r3, [r7, #28]
 8000f6e:	085b      	lsrs	r3, r3, #1
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	b29a      	uxth	r2, r3
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	8bf9      	ldrh	r1, [r7, #30]
 8000f7c:	fb11 f303 	smulbb	r3, r1, r3
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	4413      	add	r3, r2
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	3305      	adds	r3, #5
 8000f88:	837b      	strh	r3, [r7, #26]
	uint16_t y = ((RA8876_HEIGHT / 2) - (shape_size / 2));
 8000f8a:	8bbb      	ldrh	r3, [r7, #28]
 8000f8c:	085b      	lsrs	r3, r3, #1
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 8000f94:	833b      	strh	r3, [r7, #24]
	uint8_t symbols[5] = { TREE, PRESENT, DIAMOND, PACMAN, SNOWMAN };
 8000f96:	4a23      	ldr	r2, [pc, #140]	@ (8001024 <RA8876_SLOT_draw_roll+0xd8>)
 8000f98:	f107 0310 	add.w	r3, r7, #16
 8000f9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fa0:	6018      	str	r0, [r3, #0]
 8000fa2:	3304      	adds	r3, #4
 8000fa4:	7019      	strb	r1, [r3, #0]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8000fa6:	4a20      	ldr	r2, [pc, #128]	@ (8001028 <RA8876_SLOT_draw_roll+0xdc>)
 8000fa8:	f107 0308 	add.w	r3, r7, #8
 8000fac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fb0:	6018      	str	r0, [r3, #0]
 8000fb2:	3304      	adds	r3, #4
 8000fb4:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	RA8876_SLOT_draw_symbol(x, y, shape_size, symbols[_symbol], colors[_color],
 8000fb6:	4b1d      	ldr	r3, [pc, #116]	@ (800102c <RA8876_SLOT_draw_roll+0xe0>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	3320      	adds	r3, #32
 8000fbc:	443b      	add	r3, r7
 8000fbe:	f813 5c10 	ldrb.w	r5, [r3, #-16]
 8000fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8001030 <RA8876_SLOT_draw_roll+0xe4>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	3320      	adds	r3, #32
 8000fca:	443b      	add	r3, r7
 8000fcc:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000fd0:	8bbc      	ldrh	r4, [r7, #28]
 8000fd2:	8b39      	ldrh	r1, [r7, #24]
 8000fd4:	8b78      	ldrh	r0, [r7, #26]
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	9202      	str	r2, [sp, #8]
 8000fda:	79ba      	ldrb	r2, [r7, #6]
 8000fdc:	9201      	str	r2, [sp, #4]
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	4622      	mov	r2, r4
 8000fe4:	f000 f9f4 	bl	80013d0 <RA8876_SLOT_draw_symbol>
			filled,
			1);
	_symbol++;
 8000fe8:	4b10      	ldr	r3, [pc, #64]	@ (800102c <RA8876_SLOT_draw_roll+0xe0>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	3301      	adds	r3, #1
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <RA8876_SLOT_draw_roll+0xe0>)
 8000ff2:	701a      	strb	r2, [r3, #0]
	if (_symbol > 4) {
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800102c <RA8876_SLOT_draw_roll+0xe0>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b04      	cmp	r3, #4
 8000ffa:	d902      	bls.n	8001002 <RA8876_SLOT_draw_roll+0xb6>
		_symbol = 0;
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <RA8876_SLOT_draw_roll+0xe0>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	701a      	strb	r2, [r3, #0]
	}
	_color++;
 8001002:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <RA8876_SLOT_draw_roll+0xe4>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	3301      	adds	r3, #1
 8001008:	b29a      	uxth	r2, r3
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <RA8876_SLOT_draw_roll+0xe4>)
 800100c:	801a      	strh	r2, [r3, #0]
	if (_color > 2) {
 800100e:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <RA8876_SLOT_draw_roll+0xe4>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	2b02      	cmp	r3, #2
 8001014:	d902      	bls.n	800101c <RA8876_SLOT_draw_roll+0xd0>
		_color = 0;
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <RA8876_SLOT_draw_roll+0xe4>)
 8001018:	2200      	movs	r2, #0
 800101a:	801a      	strh	r2, [r3, #0]
	}
}
 800101c:	bf00      	nop
 800101e:	3720      	adds	r7, #32
 8001020:	46bd      	mov	sp, r7
 8001022:	bdb0      	pop	{r4, r5, r7, pc}
 8001024:	08006e00 	.word	0x08006e00
 8001028:	08006e08 	.word	0x08006e08
 800102c:	2000007d 	.word	0x2000007d
 8001030:	2000007e 	.word	0x2000007e

08001034 <RA8876_draw_pacman>:

void RA8876_draw_pacman(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001036:	b089      	sub	sp, #36	@ 0x24
 8001038:	af04      	add	r7, sp, #16
 800103a:	4603      	mov	r3, r0
 800103c:	80fb      	strh	r3, [r7, #6]
 800103e:	460b      	mov	r3, r1
 8001040:	80bb      	strh	r3, [r7, #4]
 8001042:	4613      	mov	r3, r2
 8001044:	807b      	strh	r3, [r7, #2]
	RA8876_draw_circle(x, y, shape_size, 0xffe0, 1);
 8001046:	887a      	ldrh	r2, [r7, #2]
 8001048:	88b9      	ldrh	r1, [r7, #4]
 800104a:	88f8      	ldrh	r0, [r7, #6]
 800104c:	2301      	movs	r3, #1
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001054:	f7ff fce4 	bl	8000a20 <RA8876_draw_circle>
	uint8_t eye_x = shape_size / 2;
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	085b      	lsrs	r3, r3, #1
 800105c:	b29b      	uxth	r3, r3
 800105e:	73fb      	strb	r3, [r7, #15]
	uint8_t eye_y = shape_size / 2;
 8001060:	887b      	ldrh	r3, [r7, #2]
 8001062:	085b      	lsrs	r3, r3, #1
 8001064:	b29b      	uxth	r3, r3
 8001066:	73bb      	strb	r3, [r7, #14]

	RA8876_draw_circle(x, y - eye_y, shape_size / 6,
 8001068:	7bbb      	ldrb	r3, [r7, #14]
 800106a:	b29b      	uxth	r3, r3
 800106c:	88ba      	ldrh	r2, [r7, #4]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	b299      	uxth	r1, r3
 8001072:	887b      	ldrh	r3, [r7, #2]
 8001074:	4a1b      	ldr	r2, [pc, #108]	@ (80010e4 <RA8876_draw_pacman+0xb0>)
 8001076:	fba2 2303 	umull	r2, r3, r2, r3
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	b29a      	uxth	r2, r3
 800107e:	88f8      	ldrh	r0, [r7, #6]
 8001080:	2301      	movs	r3, #1
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2303      	movs	r3, #3
 8001086:	f7ff fccb 	bl	8000a20 <RA8876_draw_circle>
			RA8876_BACKGROUND_PRIMARY_COLOR,
			1);
	uint8_t mouth_x = shape_size + 2;
 800108a:	887b      	ldrh	r3, [r7, #2]
 800108c:	b2db      	uxtb	r3, r3
 800108e:	3302      	adds	r3, #2
 8001090:	737b      	strb	r3, [r7, #13]
	uint8_t mouth_y = shape_size + 2;
 8001092:	887b      	ldrh	r3, [r7, #2]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	3302      	adds	r3, #2
 8001098:	733b      	strb	r3, [r7, #12]
	RA8876_draw_triangle(x, y, x + mouth_x, y + mouth_y, x + mouth_x,
 800109a:	7b7b      	ldrb	r3, [r7, #13]
 800109c:	b29a      	uxth	r2, r3
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	4413      	add	r3, r2
 80010a2:	b29c      	uxth	r4, r3
 80010a4:	7b3b      	ldrb	r3, [r7, #12]
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	88bb      	ldrh	r3, [r7, #4]
 80010aa:	4413      	add	r3, r2
 80010ac:	b29d      	uxth	r5, r3
 80010ae:	7b7b      	ldrb	r3, [r7, #13]
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	4413      	add	r3, r2
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	7b3a      	ldrb	r2, [r7, #12]
 80010ba:	b292      	uxth	r2, r2
 80010bc:	88b9      	ldrh	r1, [r7, #4]
 80010be:	1a8a      	subs	r2, r1, r2
 80010c0:	b292      	uxth	r2, r2
 80010c2:	88b9      	ldrh	r1, [r7, #4]
 80010c4:	88f8      	ldrh	r0, [r7, #6]
 80010c6:	2601      	movs	r6, #1
 80010c8:	9603      	str	r6, [sp, #12]
 80010ca:	2603      	movs	r6, #3
 80010cc:	9602      	str	r6, [sp, #8]
 80010ce:	9201      	str	r2, [sp, #4]
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	462b      	mov	r3, r5
 80010d4:	4622      	mov	r2, r4
 80010d6:	f7ff fd61 	bl	8000b9c <RA8876_draw_triangle>
			y - mouth_y,
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e2:	bf00      	nop
 80010e4:	aaaaaaab 	.word	0xaaaaaaab

080010e8 <RA8876_draw_tree>:
void RA8876_draw_tree(uint16_t x, uint16_t y, uint16_t shape_size) {
 80010e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ea:	b087      	sub	sp, #28
 80010ec:	af04      	add	r7, sp, #16
 80010ee:	4603      	mov	r3, r0
 80010f0:	80fb      	strh	r3, [r7, #6]
 80010f2:	460b      	mov	r3, r1
 80010f4:	80bb      	strh	r3, [r7, #4]
 80010f6:	4613      	mov	r3, r2
 80010f8:	807b      	strh	r3, [r7, #2]
	RA8876_draw_triangle(x, y - (shape_size / 2), x - (shape_size / 2),
 80010fa:	887b      	ldrh	r3, [r7, #2]
 80010fc:	085b      	lsrs	r3, r3, #1
 80010fe:	b29b      	uxth	r3, r3
 8001100:	88ba      	ldrh	r2, [r7, #4]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	b29c      	uxth	r4, r3
 8001106:	887b      	ldrh	r3, [r7, #2]
 8001108:	085b      	lsrs	r3, r3, #1
 800110a:	b29b      	uxth	r3, r3
 800110c:	88fa      	ldrh	r2, [r7, #6]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	b29d      	uxth	r5, r3
 8001112:	887b      	ldrh	r3, [r7, #2]
 8001114:	089b      	lsrs	r3, r3, #2
 8001116:	b29a      	uxth	r2, r3
 8001118:	88bb      	ldrh	r3, [r7, #4]
 800111a:	4413      	add	r3, r2
 800111c:	b29e      	uxth	r6, r3
 800111e:	887b      	ldrh	r3, [r7, #2]
 8001120:	085b      	lsrs	r3, r3, #1
 8001122:	b29a      	uxth	r2, r3
 8001124:	88fb      	ldrh	r3, [r7, #6]
 8001126:	4413      	add	r3, r2
 8001128:	b29b      	uxth	r3, r3
 800112a:	887a      	ldrh	r2, [r7, #2]
 800112c:	0892      	lsrs	r2, r2, #2
 800112e:	b291      	uxth	r1, r2
 8001130:	88ba      	ldrh	r2, [r7, #4]
 8001132:	440a      	add	r2, r1
 8001134:	b292      	uxth	r2, r2
 8001136:	88f8      	ldrh	r0, [r7, #6]
 8001138:	2101      	movs	r1, #1
 800113a:	9103      	str	r1, [sp, #12]
 800113c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001140:	9102      	str	r1, [sp, #8]
 8001142:	9201      	str	r2, [sp, #4]
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	4633      	mov	r3, r6
 8001148:	462a      	mov	r2, r5
 800114a:	4621      	mov	r1, r4
 800114c:	f7ff fd26 	bl	8000b9c <RA8876_draw_triangle>
			y + (shape_size / 4), x + (shape_size / 2), y + (shape_size / 4),
			0x01e0, 1);
	RA8876_draw_rectangle(x - (shape_size / 5), y + (shape_size / 4),
 8001150:	887b      	ldrh	r3, [r7, #2]
 8001152:	4a14      	ldr	r2, [pc, #80]	@ (80011a4 <RA8876_draw_tree+0xbc>)
 8001154:	fba2 2303 	umull	r2, r3, r2, r3
 8001158:	089b      	lsrs	r3, r3, #2
 800115a:	b29b      	uxth	r3, r3
 800115c:	88fa      	ldrh	r2, [r7, #6]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	b298      	uxth	r0, r3
 8001162:	887b      	ldrh	r3, [r7, #2]
 8001164:	089b      	lsrs	r3, r3, #2
 8001166:	b29a      	uxth	r2, r3
 8001168:	88bb      	ldrh	r3, [r7, #4]
 800116a:	4413      	add	r3, r2
 800116c:	b299      	uxth	r1, r3
 800116e:	887b      	ldrh	r3, [r7, #2]
 8001170:	4a0c      	ldr	r2, [pc, #48]	@ (80011a4 <RA8876_draw_tree+0xbc>)
 8001172:	fba2 2303 	umull	r2, r3, r2, r3
 8001176:	089b      	lsrs	r3, r3, #2
 8001178:	b29a      	uxth	r2, r3
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	4413      	add	r3, r2
 800117e:	b29c      	uxth	r4, r3
 8001180:	887b      	ldrh	r3, [r7, #2]
 8001182:	085b      	lsrs	r3, r3, #1
 8001184:	b29a      	uxth	r2, r3
 8001186:	88bb      	ldrh	r3, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	b29b      	uxth	r3, r3
 800118c:	2201      	movs	r2, #1
 800118e:	9201      	str	r2, [sp, #4]
 8001190:	f643 02e0 	movw	r2, #14560	@ 0x38e0
 8001194:	9200      	str	r2, [sp, #0]
 8001196:	4622      	mov	r2, r4
 8001198:	f7ff fd5c 	bl	8000c54 <RA8876_draw_rectangle>
			x + (shape_size / 5), y + (shape_size / 2), 0x38e0, 1);
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a4:	cccccccd 	.word	0xcccccccd

080011a8 <RA8876_draw_present>:
void RA8876_draw_present(uint16_t x, uint16_t y, uint16_t shape_size) {
 80011a8:	b590      	push	{r4, r7, lr}
 80011aa:	b087      	sub	sp, #28
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]
 80011b2:	460b      	mov	r3, r1
 80011b4:	80bb      	strh	r3, [r7, #4]
 80011b6:	4613      	mov	r3, r2
 80011b8:	807b      	strh	r3, [r7, #2]
	// just a square with a horizonzal and vertical rect
	// x and y are the center
	RA8876_draw_rectangle(x - (shape_size / 2), y - (shape_size / 2),
 80011ba:	887b      	ldrh	r3, [r7, #2]
 80011bc:	085b      	lsrs	r3, r3, #1
 80011be:	b29b      	uxth	r3, r3
 80011c0:	88fa      	ldrh	r2, [r7, #6]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	b298      	uxth	r0, r3
 80011c6:	887b      	ldrh	r3, [r7, #2]
 80011c8:	085b      	lsrs	r3, r3, #1
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	88ba      	ldrh	r2, [r7, #4]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	b299      	uxth	r1, r3
 80011d2:	887b      	ldrh	r3, [r7, #2]
 80011d4:	085b      	lsrs	r3, r3, #1
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	4413      	add	r3, r2
 80011dc:	b29c      	uxth	r4, r3
 80011de:	887b      	ldrh	r3, [r7, #2]
 80011e0:	085b      	lsrs	r3, r3, #1
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	88bb      	ldrh	r3, [r7, #4]
 80011e6:	4413      	add	r3, r2
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	2201      	movs	r2, #1
 80011ec:	9201      	str	r2, [sp, #4]
 80011ee:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 80011f2:	9200      	str	r2, [sp, #0]
 80011f4:	4622      	mov	r2, r4
 80011f6:	f7ff fd2d 	bl	8000c54 <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (shape_size / 2), 0x0780, 1);

	uint16_t wrapping_width = shape_size / 4;
 80011fa:	887b      	ldrh	r3, [r7, #2]
 80011fc:	089b      	lsrs	r3, r3, #2
 80011fe:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_rectangle(x - (wrapping_width / 2),
 8001200:	89fb      	ldrh	r3, [r7, #14]
 8001202:	085b      	lsrs	r3, r3, #1
 8001204:	b29b      	uxth	r3, r3
 8001206:	88fa      	ldrh	r2, [r7, #6]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	b298      	uxth	r0, r3
 800120c:	887b      	ldrh	r3, [r7, #2]
 800120e:	085b      	lsrs	r3, r3, #1
 8001210:	b29b      	uxth	r3, r3
 8001212:	88ba      	ldrh	r2, [r7, #4]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	b299      	uxth	r1, r3
 8001218:	89fb      	ldrh	r3, [r7, #14]
 800121a:	085b      	lsrs	r3, r3, #1
 800121c:	b29a      	uxth	r2, r3
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	4413      	add	r3, r2
 8001222:	b29c      	uxth	r4, r3
 8001224:	887b      	ldrh	r3, [r7, #2]
 8001226:	085b      	lsrs	r3, r3, #1
 8001228:	b29a      	uxth	r2, r3
 800122a:	88bb      	ldrh	r3, [r7, #4]
 800122c:	4413      	add	r3, r2
 800122e:	b29b      	uxth	r3, r3
 8001230:	2201      	movs	r2, #1
 8001232:	9201      	str	r2, [sp, #4]
 8001234:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001238:	9200      	str	r2, [sp, #0]
 800123a:	4622      	mov	r2, r4
 800123c:	f7ff fd0a 	bl	8000c54 <RA8876_draw_rectangle>
			y - (shape_size / 2),
			x + (wrapping_width / 2), y + (shape_size / 2), 0xf800,
			1);
	RA8876_draw_rectangle(x - (shape_size / 2), y - (wrapping_width / 2),
 8001240:	887b      	ldrh	r3, [r7, #2]
 8001242:	085b      	lsrs	r3, r3, #1
 8001244:	b29b      	uxth	r3, r3
 8001246:	88fa      	ldrh	r2, [r7, #6]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	b298      	uxth	r0, r3
 800124c:	89fb      	ldrh	r3, [r7, #14]
 800124e:	085b      	lsrs	r3, r3, #1
 8001250:	b29b      	uxth	r3, r3
 8001252:	88ba      	ldrh	r2, [r7, #4]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	b299      	uxth	r1, r3
 8001258:	887b      	ldrh	r3, [r7, #2]
 800125a:	085b      	lsrs	r3, r3, #1
 800125c:	b29a      	uxth	r2, r3
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	4413      	add	r3, r2
 8001262:	b29c      	uxth	r4, r3
 8001264:	89fb      	ldrh	r3, [r7, #14]
 8001266:	085b      	lsrs	r3, r3, #1
 8001268:	b29a      	uxth	r2, r3
 800126a:	88bb      	ldrh	r3, [r7, #4]
 800126c:	4413      	add	r3, r2
 800126e:	b29b      	uxth	r3, r3
 8001270:	2201      	movs	r2, #1
 8001272:	9201      	str	r2, [sp, #4]
 8001274:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001278:	9200      	str	r2, [sp, #0]
 800127a:	4622      	mov	r2, r4
 800127c:	f7ff fcea 	bl	8000c54 <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (wrapping_width / 2), 0xf800, 1);
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	bd90      	pop	{r4, r7, pc}

08001288 <RA8876_draw_snowman>:
void RA8876_draw_snowman(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800128a:	b089      	sub	sp, #36	@ 0x24
 800128c:	af04      	add	r7, sp, #16
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
 8001292:	460b      	mov	r3, r1
 8001294:	80bb      	strh	r3, [r7, #4]
 8001296:	4613      	mov	r3, r2
 8001298:	807b      	strh	r3, [r7, #2]
	// shapesize is the distance to the side of a rectangle equivalent
	// bottom circle is half of size
	uint16_t half_size = shape_size / 2;
 800129a:	887b      	ldrh	r3, [r7, #2]
 800129c:	085b      	lsrs	r3, r3, #1
 800129e:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_circle(x, y + half_size, shape_size / 2, 0xffff, 1);
 80012a0:	88ba      	ldrh	r2, [r7, #4]
 80012a2:	89fb      	ldrh	r3, [r7, #14]
 80012a4:	4413      	add	r3, r2
 80012a6:	b299      	uxth	r1, r3
 80012a8:	887b      	ldrh	r3, [r7, #2]
 80012aa:	085b      	lsrs	r3, r3, #1
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	88f8      	ldrh	r0, [r7, #6]
 80012b0:	2301      	movs	r3, #1
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012b8:	f7ff fbb2 	bl	8000a20 <RA8876_draw_circle>

	RA8876_draw_circle(x, y - (half_size / 2), shape_size / 4, 0xffff, 1);
 80012bc:	89fb      	ldrh	r3, [r7, #14]
 80012be:	085b      	lsrs	r3, r3, #1
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	88ba      	ldrh	r2, [r7, #4]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	b299      	uxth	r1, r3
 80012c8:	887b      	ldrh	r3, [r7, #2]
 80012ca:	089b      	lsrs	r3, r3, #2
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	88f8      	ldrh	r0, [r7, #6]
 80012d0:	2301      	movs	r3, #1
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012d8:	f7ff fba2 	bl	8000a20 <RA8876_draw_circle>
	// the hat is the upper 1/4 we do shape_size / 5 to make the brim standout
	RA8876_draw_rectangle(x - (shape_size / 6), y - shape_size,
 80012dc:	887b      	ldrh	r3, [r7, #2]
 80012de:	4a3a      	ldr	r2, [pc, #232]	@ (80013c8 <RA8876_draw_snowman+0x140>)
 80012e0:	fba2 2303 	umull	r2, r3, r2, r3
 80012e4:	089b      	lsrs	r3, r3, #2
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	88fa      	ldrh	r2, [r7, #6]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	b298      	uxth	r0, r3
 80012ee:	88ba      	ldrh	r2, [r7, #4]
 80012f0:	887b      	ldrh	r3, [r7, #2]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	b299      	uxth	r1, r3
 80012f6:	887b      	ldrh	r3, [r7, #2]
 80012f8:	4a33      	ldr	r2, [pc, #204]	@ (80013c8 <RA8876_draw_snowman+0x140>)
 80012fa:	fba2 2303 	umull	r2, r3, r2, r3
 80012fe:	089b      	lsrs	r3, r3, #2
 8001300:	b29a      	uxth	r2, r3
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	4413      	add	r3, r2
 8001306:	b29c      	uxth	r4, r3
 8001308:	88ba      	ldrh	r2, [r7, #4]
 800130a:	89fb      	ldrh	r3, [r7, #14]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	b29b      	uxth	r3, r3
 8001310:	2201      	movs	r2, #1
 8001312:	9201      	str	r2, [sp, #4]
 8001314:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001318:	9200      	str	r2, [sp, #0]
 800131a:	4622      	mov	r2, r4
 800131c:	f7ff fc9a 	bl	8000c54 <RA8876_draw_rectangle>
			x + (shape_size / 6),
			y - half_size,
			0x28c0, 1);
	// the brim
	RA8876_draw_rectangle(x - (shape_size / 4), y - half_size,
 8001320:	887b      	ldrh	r3, [r7, #2]
 8001322:	089b      	lsrs	r3, r3, #2
 8001324:	b29b      	uxth	r3, r3
 8001326:	88fa      	ldrh	r2, [r7, #6]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	b298      	uxth	r0, r3
 800132c:	88ba      	ldrh	r2, [r7, #4]
 800132e:	89fb      	ldrh	r3, [r7, #14]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	b299      	uxth	r1, r3
 8001334:	887b      	ldrh	r3, [r7, #2]
 8001336:	089b      	lsrs	r3, r3, #2
 8001338:	b29a      	uxth	r2, r3
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	4413      	add	r3, r2
 800133e:	b29c      	uxth	r4, r3
 8001340:	887b      	ldrh	r3, [r7, #2]
 8001342:	4a21      	ldr	r2, [pc, #132]	@ (80013c8 <RA8876_draw_snowman+0x140>)
 8001344:	fba2 2303 	umull	r2, r3, r2, r3
 8001348:	085b      	lsrs	r3, r3, #1
 800134a:	b29b      	uxth	r3, r3
 800134c:	88ba      	ldrh	r2, [r7, #4]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	b29b      	uxth	r3, r3
 8001352:	2201      	movs	r2, #1
 8001354:	9201      	str	r2, [sp, #4]
 8001356:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 800135a:	9200      	str	r2, [sp, #0]
 800135c:	4622      	mov	r2, r4
 800135e:	f7ff fc79 	bl	8000c54 <RA8876_draw_rectangle>
			x + (shape_size / 4), y - (shape_size / 3), 0x28c0, 1);

	// last the nose, he doesnt need eyes
	// starting point is the center of the head
	uint16_t head_y = y - (shape_size / 4);
 8001362:	887b      	ldrh	r3, [r7, #2]
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	b29b      	uxth	r3, r3
 8001368:	88ba      	ldrh	r2, [r7, #4]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	81bb      	strh	r3, [r7, #12]
	RA8876_draw_triangle(x, head_y, x + half_size, head_y + (shape_size / 10),
 800136e:	88fa      	ldrh	r2, [r7, #6]
 8001370:	89fb      	ldrh	r3, [r7, #14]
 8001372:	4413      	add	r3, r2
 8001374:	b29c      	uxth	r4, r3
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	4a14      	ldr	r2, [pc, #80]	@ (80013cc <RA8876_draw_snowman+0x144>)
 800137a:	fba2 2303 	umull	r2, r3, r2, r3
 800137e:	08db      	lsrs	r3, r3, #3
 8001380:	b29a      	uxth	r2, r3
 8001382:	89bb      	ldrh	r3, [r7, #12]
 8001384:	4413      	add	r3, r2
 8001386:	b29d      	uxth	r5, r3
 8001388:	887b      	ldrh	r3, [r7, #2]
 800138a:	4a10      	ldr	r2, [pc, #64]	@ (80013cc <RA8876_draw_snowman+0x144>)
 800138c:	fba2 2303 	umull	r2, r3, r2, r3
 8001390:	08db      	lsrs	r3, r3, #3
 8001392:	b29b      	uxth	r3, r3
 8001394:	88fa      	ldrh	r2, [r7, #6]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	b29b      	uxth	r3, r3
 800139a:	887a      	ldrh	r2, [r7, #2]
 800139c:	08d2      	lsrs	r2, r2, #3
 800139e:	b291      	uxth	r1, r2
 80013a0:	89ba      	ldrh	r2, [r7, #12]
 80013a2:	440a      	add	r2, r1
 80013a4:	b292      	uxth	r2, r2
 80013a6:	89b9      	ldrh	r1, [r7, #12]
 80013a8:	88f8      	ldrh	r0, [r7, #6]
 80013aa:	2601      	movs	r6, #1
 80013ac:	9603      	str	r6, [sp, #12]
 80013ae:	f64f 46a0 	movw	r6, #64672	@ 0xfca0
 80013b2:	9602      	str	r6, [sp, #8]
 80013b4:	9201      	str	r2, [sp, #4]
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	462b      	mov	r3, r5
 80013ba:	4622      	mov	r2, r4
 80013bc:	f7ff fbee 	bl	8000b9c <RA8876_draw_triangle>
			x - (shape_size / 10), head_y + (shape_size / 8), 0xfca0, 1);
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c8:	aaaaaaab 	.word	0xaaaaaaab
 80013cc:	cccccccd 	.word	0xcccccccd

080013d0 <RA8876_SLOT_draw_symbol>:


}

void RA8876_SLOT_draw_symbol(uint16_t x, uint16_t y, uint16_t shape_size,
		uint8_t symbol, uint16_t color, uint8_t filled, uint8_t clear) {
 80013d0:	b590      	push	{r4, r7, lr}
 80013d2:	b089      	sub	sp, #36	@ 0x24
 80013d4:	af04      	add	r7, sp, #16
 80013d6:	4604      	mov	r4, r0
 80013d8:	4608      	mov	r0, r1
 80013da:	4611      	mov	r1, r2
 80013dc:	461a      	mov	r2, r3
 80013de:	4623      	mov	r3, r4
 80013e0:	80fb      	strh	r3, [r7, #6]
 80013e2:	4603      	mov	r3, r0
 80013e4:	80bb      	strh	r3, [r7, #4]
 80013e6:	460b      	mov	r3, r1
 80013e8:	807b      	strh	r3, [r7, #2]
 80013ea:	4613      	mov	r3, r2
 80013ec:	707b      	strb	r3, [r7, #1]
	// symbol helper, draw any of the symbols at starting x and y

	// just to clear
	if (clear) {
 80013ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d010      	beq.n	8001418 <RA8876_SLOT_draw_symbol+0x48>
	RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size,
 80013f6:	88fa      	ldrh	r2, [r7, #6]
 80013f8:	887b      	ldrh	r3, [r7, #2]
 80013fa:	4413      	add	r3, r2
 80013fc:	b29c      	uxth	r4, r3
 80013fe:	88ba      	ldrh	r2, [r7, #4]
 8001400:	887b      	ldrh	r3, [r7, #2]
 8001402:	4413      	add	r3, r2
 8001404:	b29b      	uxth	r3, r3
 8001406:	88b9      	ldrh	r1, [r7, #4]
 8001408:	88f8      	ldrh	r0, [r7, #6]
 800140a:	2201      	movs	r2, #1
 800140c:	9201      	str	r2, [sp, #4]
 800140e:	2203      	movs	r2, #3
 8001410:	9200      	str	r2, [sp, #0]
 8001412:	4622      	mov	r2, r4
 8001414:	f7ff fc1e 	bl	8000c54 <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
	}
	switch (symbol) {
 8001418:	787b      	ldrb	r3, [r7, #1]
 800141a:	3b01      	subs	r3, #1
 800141c:	2b07      	cmp	r3, #7
 800141e:	f200 80c1 	bhi.w	80015a4 <RA8876_SLOT_draw_symbol+0x1d4>
 8001422:	a201      	add	r2, pc, #4	@ (adr r2, 8001428 <RA8876_SLOT_draw_symbol+0x58>)
 8001424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001428:	08001449 	.word	0x08001449
 800142c:	0800147b 	.word	0x0800147b
 8001430:	080014d1 	.word	0x080014d1
 8001434:	08001505 	.word	0x08001505
 8001438:	080015a5 	.word	0x080015a5
 800143c:	0800152f 	.word	0x0800152f
 8001440:	08001559 	.word	0x08001559
 8001444:	0800157f 	.word	0x0800157f
	case CIRCLE:

		y = y + shape_size / 2;
 8001448:	887b      	ldrh	r3, [r7, #2]
 800144a:	085b      	lsrs	r3, r3, #1
 800144c:	b29a      	uxth	r2, r3
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	4413      	add	r3, r2
 8001452:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001454:	887b      	ldrh	r3, [r7, #2]
 8001456:	085b      	lsrs	r3, r3, #1
 8001458:	b29a      	uxth	r2, r3
 800145a:	88fb      	ldrh	r3, [r7, #6]
 800145c:	4413      	add	r3, r2
 800145e:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_circle(x, y, shape_size / 2, color, filled);
 8001460:	887b      	ldrh	r3, [r7, #2]
 8001462:	085b      	lsrs	r3, r3, #1
 8001464:	b29a      	uxth	r2, r3
 8001466:	8c3c      	ldrh	r4, [r7, #32]
 8001468:	88b9      	ldrh	r1, [r7, #4]
 800146a:	88f8      	ldrh	r0, [r7, #6]
 800146c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	4623      	mov	r3, r4
 8001474:	f7ff fad4 	bl	8000a20 <RA8876_draw_circle>
		break;
 8001478:	e0a8      	b.n	80015cc <RA8876_SLOT_draw_symbol+0x1fc>
	case TRIANGLE:
		x = x + shape_size / 2;
 800147a:	887b      	ldrh	r3, [r7, #2]
 800147c:	085b      	lsrs	r3, r3, #1
 800147e:	b29a      	uxth	r2, r3
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	4413      	add	r3, r2
 8001484:	80fb      	strh	r3, [r7, #6]

		uint16_t x_2 = x - shape_size / 2;
 8001486:	887b      	ldrh	r3, [r7, #2]
 8001488:	085b      	lsrs	r3, r3, #1
 800148a:	b29b      	uxth	r3, r3
 800148c:	88fa      	ldrh	r2, [r7, #6]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	81fb      	strh	r3, [r7, #14]
		uint16_t y_2 = y + shape_size;
 8001492:	88ba      	ldrh	r2, [r7, #4]
 8001494:	887b      	ldrh	r3, [r7, #2]
 8001496:	4413      	add	r3, r2
 8001498:	81bb      	strh	r3, [r7, #12]
		uint16_t x_3 = x + shape_size / 2;
 800149a:	887b      	ldrh	r3, [r7, #2]
 800149c:	085b      	lsrs	r3, r3, #1
 800149e:	b29a      	uxth	r2, r3
 80014a0:	88fb      	ldrh	r3, [r7, #6]
 80014a2:	4413      	add	r3, r2
 80014a4:	817b      	strh	r3, [r7, #10]
		uint16_t y_3 = y + shape_size;
 80014a6:	88ba      	ldrh	r2, [r7, #4]
 80014a8:	887b      	ldrh	r3, [r7, #2]
 80014aa:	4413      	add	r3, r2
 80014ac:	813b      	strh	r3, [r7, #8]

		RA8876_draw_triangle(x, y, x_2, y_2, x_3, y_3, color, filled);
 80014ae:	89bc      	ldrh	r4, [r7, #12]
 80014b0:	89fa      	ldrh	r2, [r7, #14]
 80014b2:	88b9      	ldrh	r1, [r7, #4]
 80014b4:	88f8      	ldrh	r0, [r7, #6]
 80014b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014ba:	9303      	str	r3, [sp, #12]
 80014bc:	8c3b      	ldrh	r3, [r7, #32]
 80014be:	9302      	str	r3, [sp, #8]
 80014c0:	893b      	ldrh	r3, [r7, #8]
 80014c2:	9301      	str	r3, [sp, #4]
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	4623      	mov	r3, r4
 80014ca:	f7ff fb67 	bl	8000b9c <RA8876_draw_triangle>
		break;
 80014ce:	e07d      	b.n	80015cc <RA8876_SLOT_draw_symbol+0x1fc>
	case DIAMOND:
		x = x + shape_size / 2;
 80014d0:	887b      	ldrh	r3, [r7, #2]
 80014d2:	085b      	lsrs	r3, r3, #1
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	88fb      	ldrh	r3, [r7, #6]
 80014d8:	4413      	add	r3, r2
 80014da:	80fb      	strh	r3, [r7, #6]
		y = y + shape_size / 2;
 80014dc:	887b      	ldrh	r3, [r7, #2]
 80014de:	085b      	lsrs	r3, r3, #1
 80014e0:	b29a      	uxth	r2, r3
 80014e2:	88bb      	ldrh	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	80bb      	strh	r3, [r7, #4]

		RA8876_draw_diamond(x, y, shape_size, shape_size, color, filled);
 80014e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	887c      	ldrh	r4, [r7, #2]
 80014f0:	887a      	ldrh	r2, [r7, #2]
 80014f2:	88b9      	ldrh	r1, [r7, #4]
 80014f4:	88f8      	ldrh	r0, [r7, #6]
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	8c3b      	ldrh	r3, [r7, #32]
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	4623      	mov	r3, r4
 80014fe:	f7ff fb01 	bl	8000b04 <RA8876_draw_diamond>
		break;
 8001502:	e063      	b.n	80015cc <RA8876_SLOT_draw_symbol+0x1fc>
	case PACMAN:
		y = y + shape_size / 2;
 8001504:	887b      	ldrh	r3, [r7, #2]
 8001506:	085b      	lsrs	r3, r3, #1
 8001508:	b29a      	uxth	r2, r3
 800150a:	88bb      	ldrh	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001510:	887b      	ldrh	r3, [r7, #2]
 8001512:	085b      	lsrs	r3, r3, #1
 8001514:	b29a      	uxth	r2, r3
 8001516:	88fb      	ldrh	r3, [r7, #6]
 8001518:	4413      	add	r3, r2
 800151a:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_pacman(x, y, shape_size / 2);
 800151c:	887b      	ldrh	r3, [r7, #2]
 800151e:	085b      	lsrs	r3, r3, #1
 8001520:	b29a      	uxth	r2, r3
 8001522:	88b9      	ldrh	r1, [r7, #4]
 8001524:	88fb      	ldrh	r3, [r7, #6]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff fd84 	bl	8001034 <RA8876_draw_pacman>
		break;
 800152c:	e04e      	b.n	80015cc <RA8876_SLOT_draw_symbol+0x1fc>
	case SNOWMAN:
		y = y + shape_size / 2;
 800152e:	887b      	ldrh	r3, [r7, #2]
 8001530:	085b      	lsrs	r3, r3, #1
 8001532:	b29a      	uxth	r2, r3
 8001534:	88bb      	ldrh	r3, [r7, #4]
 8001536:	4413      	add	r3, r2
 8001538:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 800153a:	887b      	ldrh	r3, [r7, #2]
 800153c:	085b      	lsrs	r3, r3, #1
 800153e:	b29a      	uxth	r2, r3
 8001540:	88fb      	ldrh	r3, [r7, #6]
 8001542:	4413      	add	r3, r2
 8001544:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_snowman(x, y, shape_size / 2);
 8001546:	887b      	ldrh	r3, [r7, #2]
 8001548:	085b      	lsrs	r3, r3, #1
 800154a:	b29a      	uxth	r2, r3
 800154c:	88b9      	ldrh	r1, [r7, #4]
 800154e:	88fb      	ldrh	r3, [r7, #6]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fe99 	bl	8001288 <RA8876_draw_snowman>
		break;
 8001556:	e039      	b.n	80015cc <RA8876_SLOT_draw_symbol+0x1fc>
	case PRESENT:
		y = y + shape_size / 2;
 8001558:	887b      	ldrh	r3, [r7, #2]
 800155a:	085b      	lsrs	r3, r3, #1
 800155c:	b29a      	uxth	r2, r3
 800155e:	88bb      	ldrh	r3, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001564:	887b      	ldrh	r3, [r7, #2]
 8001566:	085b      	lsrs	r3, r3, #1
 8001568:	b29a      	uxth	r2, r3
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	4413      	add	r3, r2
 800156e:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_present(x, y, shape_size);
 8001570:	887a      	ldrh	r2, [r7, #2]
 8001572:	88b9      	ldrh	r1, [r7, #4]
 8001574:	88fb      	ldrh	r3, [r7, #6]
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fe16 	bl	80011a8 <RA8876_draw_present>
		break;
 800157c:	e026      	b.n	80015cc <RA8876_SLOT_draw_symbol+0x1fc>
	case TREE:
		y = y + shape_size / 2;
 800157e:	887b      	ldrh	r3, [r7, #2]
 8001580:	085b      	lsrs	r3, r3, #1
 8001582:	b29a      	uxth	r2, r3
 8001584:	88bb      	ldrh	r3, [r7, #4]
 8001586:	4413      	add	r3, r2
 8001588:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 800158a:	887b      	ldrh	r3, [r7, #2]
 800158c:	085b      	lsrs	r3, r3, #1
 800158e:	b29a      	uxth	r2, r3
 8001590:	88fb      	ldrh	r3, [r7, #6]
 8001592:	4413      	add	r3, r2
 8001594:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_tree(x, y, shape_size);
 8001596:	887a      	ldrh	r2, [r7, #2]
 8001598:	88b9      	ldrh	r1, [r7, #4]
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fda3 	bl	80010e8 <RA8876_draw_tree>
		break;
 80015a2:	e013      	b.n	80015cc <RA8876_SLOT_draw_symbol+0x1fc>
	default:
		RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size, color,
 80015a4:	88fa      	ldrh	r2, [r7, #6]
 80015a6:	887b      	ldrh	r3, [r7, #2]
 80015a8:	4413      	add	r3, r2
 80015aa:	b29c      	uxth	r4, r3
 80015ac:	88ba      	ldrh	r2, [r7, #4]
 80015ae:	887b      	ldrh	r3, [r7, #2]
 80015b0:	4413      	add	r3, r2
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	88b9      	ldrh	r1, [r7, #4]
 80015b6:	88f8      	ldrh	r0, [r7, #6]
 80015b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015bc:	9301      	str	r3, [sp, #4]
 80015be:	8c3b      	ldrh	r3, [r7, #32]
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	4613      	mov	r3, r2
 80015c4:	4622      	mov	r2, r4
 80015c6:	f7ff fb45 	bl	8000c54 <RA8876_draw_rectangle>
				filled);

	}
}
 80015ca:	bf00      	nop
 80015cc:	bf00      	nop
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd90      	pop	{r4, r7, pc}

080015d4 <RA8876_fill_gradient_128x128>:
void RA8876_fill_gradient_128x128(uint16_t *arr, uint16_t c1, uint16_t c2) {
 80015d4:	b480      	push	{r7}
 80015d6:	b093      	sub	sp, #76	@ 0x4c
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	807b      	strh	r3, [r7, #2]
 80015e0:	4613      	mov	r3, r2
 80015e2:	803b      	strh	r3, [r7, #0]
	static const int8_t map[4] = { -2, 1, 2, -1 };

	int r1 = (c1 & 0xF800) >> 8;
 80015e4:	887b      	ldrh	r3, [r7, #2]
 80015e6:	121b      	asrs	r3, r3, #8
 80015e8:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80015ec:	633b      	str	r3, [r7, #48]	@ 0x30
	int g1 = (c1 & 0x07E0) >> 3;
 80015ee:	887b      	ldrh	r3, [r7, #2]
 80015f0:	10db      	asrs	r3, r3, #3
 80015f2:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 80015f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int b1 = (c1 & 0x001F) << 3;
 80015f8:	887b      	ldrh	r3, [r7, #2]
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	62bb      	str	r3, [r7, #40]	@ 0x28

	int r2 = (c2 & 0xF800) >> 8;
 8001600:	883b      	ldrh	r3, [r7, #0]
 8001602:	121b      	asrs	r3, r3, #8
 8001604:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001608:	627b      	str	r3, [r7, #36]	@ 0x24
	int g2 = (c2 & 0x07E0) >> 3;
 800160a:	883b      	ldrh	r3, [r7, #0]
 800160c:	10db      	asrs	r3, r3, #3
 800160e:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001612:	623b      	str	r3, [r7, #32]
	int b2 = (c2 & 0x001F) << 3;
 8001614:	883b      	ldrh	r3, [r7, #0]
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	b2db      	uxtb	r3, r3
 800161a:	61fb      	str	r3, [r7, #28]

	for (int y = 0; y < 128; y++) {
 800161c:	2300      	movs	r3, #0
 800161e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001620:	e093      	b.n	800174a <RA8876_fill_gradient_128x128+0x176>
		int ry = r1 + ((r2 - r1) * y) / 127;
 8001622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	4a4c      	ldr	r2, [pc, #304]	@ (8001760 <RA8876_fill_gradient_128x128+0x18c>)
 8001630:	fb82 1203 	smull	r1, r2, r2, r3
 8001634:	441a      	add	r2, r3
 8001636:	1192      	asrs	r2, r2, #6
 8001638:	17db      	asrs	r3, r3, #31
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800163e:	4413      	add	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
		int gy = g1 + ((g2 - g1) * y) / 127;
 8001642:	6a3a      	ldr	r2, [r7, #32]
 8001644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800164a:	fb02 f303 	mul.w	r3, r2, r3
 800164e:	4a44      	ldr	r2, [pc, #272]	@ (8001760 <RA8876_fill_gradient_128x128+0x18c>)
 8001650:	fb82 1203 	smull	r1, r2, r2, r3
 8001654:	441a      	add	r2, r3
 8001656:	1192      	asrs	r2, r2, #6
 8001658:	17db      	asrs	r3, r3, #31
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800165e:	4413      	add	r3, r2
 8001660:	617b      	str	r3, [r7, #20]
		int by = b1 + ((b2 - b1) * y) / 127;
 8001662:	69fa      	ldr	r2, [r7, #28]
 8001664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800166a:	fb02 f303 	mul.w	r3, r2, r3
 800166e:	4a3c      	ldr	r2, [pc, #240]	@ (8001760 <RA8876_fill_gradient_128x128+0x18c>)
 8001670:	fb82 1203 	smull	r1, r2, r2, r3
 8001674:	441a      	add	r2, r3
 8001676:	1192      	asrs	r2, r2, #6
 8001678:	17db      	asrs	r3, r3, #31
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800167e:	4413      	add	r3, r2
 8001680:	613b      	str	r3, [r7, #16]

		for (int x = 0; x < 128; x++) {
 8001682:	2300      	movs	r3, #0
 8001684:	643b      	str	r3, [r7, #64]	@ 0x40
 8001686:	e05a      	b.n	800173e <RA8876_fill_gradient_128x128+0x16a>
			int d = map[((y & 1) << 1) | (x & 1)];
 8001688:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	f003 0202 	and.w	r2, r3, #2
 8001690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	4313      	orrs	r3, r2
 8001698:	4a32      	ldr	r2, [pc, #200]	@ (8001764 <RA8876_fill_gradient_128x128+0x190>)
 800169a:	56d3      	ldrsb	r3, [r2, r3]
 800169c:	60fb      	str	r3, [r7, #12]

			int r = ry + d;
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	4413      	add	r3, r2
 80016a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
			int g = gy + d;
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	4413      	add	r3, r2
 80016ac:	63bb      	str	r3, [r7, #56]	@ 0x38
			int b = by + d;
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	637b      	str	r3, [r7, #52]	@ 0x34

			if (r < 0)
 80016b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	da02      	bge.n	80016c2 <RA8876_fill_gradient_128x128+0xee>
				r = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016c0:	e004      	b.n	80016cc <RA8876_fill_gradient_128x128+0xf8>
			else if (r > 255)
 80016c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016c4:	2bff      	cmp	r3, #255	@ 0xff
 80016c6:	dd01      	ble.n	80016cc <RA8876_fill_gradient_128x128+0xf8>
				r = 255;
 80016c8:	23ff      	movs	r3, #255	@ 0xff
 80016ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (g < 0)
 80016cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	da02      	bge.n	80016d8 <RA8876_fill_gradient_128x128+0x104>
				g = 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80016d6:	e004      	b.n	80016e2 <RA8876_fill_gradient_128x128+0x10e>
			else if (g > 255)
 80016d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016da:	2bff      	cmp	r3, #255	@ 0xff
 80016dc:	dd01      	ble.n	80016e2 <RA8876_fill_gradient_128x128+0x10e>
				g = 255;
 80016de:	23ff      	movs	r3, #255	@ 0xff
 80016e0:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (b < 0)
 80016e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	da02      	bge.n	80016ee <RA8876_fill_gradient_128x128+0x11a>
				b = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ec:	e004      	b.n	80016f8 <RA8876_fill_gradient_128x128+0x124>
			else if (b > 255)
 80016ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016f0:	2bff      	cmp	r3, #255	@ 0xff
 80016f2:	dd01      	ble.n	80016f8 <RA8876_fill_gradient_128x128+0x124>
				b = 255;
 80016f4:	23ff      	movs	r3, #255	@ 0xff
 80016f6:	637b      	str	r3, [r7, #52]	@ 0x34

			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 80016f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016fa:	b21b      	sxth	r3, r3
 80016fc:	021b      	lsls	r3, r3, #8
 80016fe:	b21b      	sxth	r3, r3
 8001700:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001704:	f023 0307 	bic.w	r3, r3, #7
 8001708:	b21a      	sxth	r2, r3
 800170a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800170c:	b21b      	sxth	r3, r3
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	b21b      	sxth	r3, r3
 8001712:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001716:	b21b      	sxth	r3, r3
 8001718:	4313      	orrs	r3, r2
 800171a:	b21a      	sxth	r2, r3
					| (b >> 3));
 800171c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800171e:	10db      	asrs	r3, r3, #3
 8001720:	b21b      	sxth	r3, r3
 8001722:	4313      	orrs	r3, r2
 8001724:	b219      	sxth	r1, r3
			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001726:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001728:	01da      	lsls	r2, r3, #7
 800172a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800172c:	4413      	add	r3, r2
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	4413      	add	r3, r2
 8001734:	b28a      	uxth	r2, r1
 8001736:	801a      	strh	r2, [r3, #0]
		for (int x = 0; x < 128; x++) {
 8001738:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800173a:	3301      	adds	r3, #1
 800173c:	643b      	str	r3, [r7, #64]	@ 0x40
 800173e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001740:	2b7f      	cmp	r3, #127	@ 0x7f
 8001742:	dda1      	ble.n	8001688 <RA8876_fill_gradient_128x128+0xb4>
	for (int y = 0; y < 128; y++) {
 8001744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001746:	3301      	adds	r3, #1
 8001748:	647b      	str	r3, [r7, #68]	@ 0x44
 800174a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800174c:	2b7f      	cmp	r3, #127	@ 0x7f
 800174e:	f77f af68 	ble.w	8001622 <RA8876_fill_gradient_128x128+0x4e>
		}
	}
}
 8001752:	bf00      	nop
 8001754:	bf00      	nop
 8001756:	374c      	adds	r7, #76	@ 0x4c
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	81020409 	.word	0x81020409
 8001764:	08007044 	.word	0x08007044

08001768 <RA8876_fill_bottom_gradient>:
void RA8876_fill_bottom_gradient() {
 8001768:	b5b0      	push	{r4, r5, r7, lr}
 800176a:	b08c      	sub	sp, #48	@ 0x30
 800176c:	af04      	add	r7, sp, #16
	static uint16_t animBuffer[128 * 128];

	// first gradient is the top and bottom
	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_PRIMARY_COLOR,
 800176e:	f645 020f 	movw	r2, #22543	@ 0x580f
 8001772:	2103      	movs	r1, #3
 8001774:	4858      	ldr	r0, [pc, #352]	@ (80018d8 <RA8876_fill_bottom_gradient+0x170>)
 8001776:	f7ff ff2d 	bl	80015d4 <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_SECONDARY_COLOR);
	for (int i = 0; i < 8; i++) {
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]
 800177e:	e00f      	b.n	80017a0 <RA8876_fill_bottom_gradient+0x38>
		RA8876_draw_image_BTE((i * 128), 600 - 128, 128, 128, animBuffer);
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	b29b      	uxth	r3, r3
 8001784:	01db      	lsls	r3, r3, #7
 8001786:	b29b      	uxth	r3, r3
 8001788:	b218      	sxth	r0, r3
 800178a:	4b53      	ldr	r3, [pc, #332]	@ (80018d8 <RA8876_fill_bottom_gradient+0x170>)
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2380      	movs	r3, #128	@ 0x80
 8001790:	2280      	movs	r2, #128	@ 0x80
 8001792:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8001796:	f7ff fad7 	bl	8000d48 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3301      	adds	r3, #1
 800179e:	61fb      	str	r3, [r7, #28]
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	2b07      	cmp	r3, #7
 80017a4:	ddec      	ble.n	8001780 <RA8876_fill_bottom_gradient+0x18>


	}

	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_SECONDARY_COLOR,
 80017a6:	2203      	movs	r2, #3
 80017a8:	f645 010f 	movw	r1, #22543	@ 0x580f
 80017ac:	484a      	ldr	r0, [pc, #296]	@ (80018d8 <RA8876_fill_bottom_gradient+0x170>)
 80017ae:	f7ff ff11 	bl	80015d4 <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_PRIMARY_COLOR);
	for (int i = 0; i < 8; i++) {
 80017b2:	2300      	movs	r3, #0
 80017b4:	61bb      	str	r3, [r7, #24]
 80017b6:	e00e      	b.n	80017d6 <RA8876_fill_bottom_gradient+0x6e>
		RA8876_draw_image_BTE(i * 128, 0, 128, 128, animBuffer
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	01db      	lsls	r3, r3, #7
 80017be:	b29b      	uxth	r3, r3
 80017c0:	b218      	sxth	r0, r3
 80017c2:	4b45      	ldr	r3, [pc, #276]	@ (80018d8 <RA8876_fill_bottom_gradient+0x170>)
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	2380      	movs	r3, #128	@ 0x80
 80017c8:	2280      	movs	r2, #128	@ 0x80
 80017ca:	2100      	movs	r1, #0
 80017cc:	f7ff fabc 	bl	8000d48 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	3301      	adds	r3, #1
 80017d4:	61bb      	str	r3, [r7, #24]
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	2b07      	cmp	r3, #7
 80017da:	dded      	ble.n	80017b8 <RA8876_fill_bottom_gradient+0x50>
);

	}
	int size = 32;
 80017dc:	2320      	movs	r3, #32
 80017de:	60fb      	str	r3, [r7, #12]
	uint8_t symbols[4] = { PRESENT, SNOWMAN, DIAMOND, TREE, };
 80017e0:	4b3e      	ldr	r3, [pc, #248]	@ (80018dc <RA8876_fill_bottom_gradient+0x174>)
 80017e2:	60bb      	str	r3, [r7, #8]
	uint16_t symbol = symbols[0];
 80017e4:	7a3b      	ldrb	r3, [r7, #8]
 80017e6:	82fb      	strh	r3, [r7, #22]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 80017e8:	4a3d      	ldr	r2, [pc, #244]	@ (80018e0 <RA8876_fill_bottom_gradient+0x178>)
 80017ea:	463b      	mov	r3, r7
 80017ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017f0:	6018      	str	r0, [r3, #0]
 80017f2:	3304      	adds	r3, #4
 80017f4:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	uint16_t color = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	e063      	b.n	80018c8 <RA8876_fill_bottom_gradient+0x160>
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 600 - 64 - (size / 2),
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	b29b      	uxth	r3, r3
 8001804:	019b      	lsls	r3, r3, #6
 8001806:	b29a      	uxth	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	0fd9      	lsrs	r1, r3, #31
 800180c:	440b      	add	r3, r1
 800180e:	105b      	asrs	r3, r3, #1
 8001810:	b29b      	uxth	r3, r3
 8001812:	4413      	add	r3, r2
 8001814:	b298      	uxth	r0, r3
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	0fda      	lsrs	r2, r3, #31
 800181a:	4413      	add	r3, r2
 800181c:	105b      	asrs	r3, r3, #1
 800181e:	425b      	negs	r3, r3
 8001820:	b29b      	uxth	r3, r3
 8001822:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001826:	b299      	uxth	r1, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	b29a      	uxth	r2, r3
 800182c:	8afb      	ldrh	r3, [r7, #22]
 800182e:	3320      	adds	r3, #32
 8001830:	443b      	add	r3, r7
 8001832:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8001836:	8abb      	ldrh	r3, [r7, #20]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	3320      	adds	r3, #32
 800183c:	443b      	add	r3, r7
 800183e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001842:	2500      	movs	r5, #0
 8001844:	9502      	str	r5, [sp, #8]
 8001846:	2501      	movs	r5, #1
 8001848:	9501      	str	r5, [sp, #4]
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	4623      	mov	r3, r4
 800184e:	f7ff fdbf 	bl	80013d0 <RA8876_SLOT_draw_symbol>
				size, symbols[symbol], colors[color], 1, 0);
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 64 - (size / 2),
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	b29b      	uxth	r3, r3
 8001856:	019b      	lsls	r3, r3, #6
 8001858:	b29a      	uxth	r2, r3
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	0fd9      	lsrs	r1, r3, #31
 800185e:	440b      	add	r3, r1
 8001860:	105b      	asrs	r3, r3, #1
 8001862:	b29b      	uxth	r3, r3
 8001864:	4413      	add	r3, r2
 8001866:	b298      	uxth	r0, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	0fda      	lsrs	r2, r3, #31
 800186c:	4413      	add	r3, r2
 800186e:	105b      	asrs	r3, r3, #1
 8001870:	425b      	negs	r3, r3
 8001872:	b29b      	uxth	r3, r3
 8001874:	3340      	adds	r3, #64	@ 0x40
 8001876:	b299      	uxth	r1, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	b29a      	uxth	r2, r3
 800187c:	8afb      	ldrh	r3, [r7, #22]
 800187e:	3320      	adds	r3, #32
 8001880:	443b      	add	r3, r7
 8001882:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8001886:	8abb      	ldrh	r3, [r7, #20]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	3320      	adds	r3, #32
 800188c:	443b      	add	r3, r7
 800188e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001892:	2500      	movs	r5, #0
 8001894:	9502      	str	r5, [sp, #8]
 8001896:	2501      	movs	r5, #1
 8001898:	9501      	str	r5, [sp, #4]
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	4623      	mov	r3, r4
 800189e:	f7ff fd97 	bl	80013d0 <RA8876_SLOT_draw_symbol>
				size,
				symbols[symbol], colors[color], 1, 0);
		symbol++;
 80018a2:	8afb      	ldrh	r3, [r7, #22]
 80018a4:	3301      	adds	r3, #1
 80018a6:	82fb      	strh	r3, [r7, #22]
		if (symbol > 3) {
 80018a8:	8afb      	ldrh	r3, [r7, #22]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	d901      	bls.n	80018b2 <RA8876_fill_bottom_gradient+0x14a>
			symbol = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	82fb      	strh	r3, [r7, #22]
		}
		color++;
 80018b2:	8abb      	ldrh	r3, [r7, #20]
 80018b4:	3301      	adds	r3, #1
 80018b6:	82bb      	strh	r3, [r7, #20]
		if (color > 2) {
 80018b8:	8abb      	ldrh	r3, [r7, #20]
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <RA8876_fill_bottom_gradient+0x15a>
			color = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	3301      	adds	r3, #1
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	2b0f      	cmp	r3, #15
 80018cc:	dd98      	ble.n	8001800 <RA8876_fill_bottom_gradient+0x98>
		}
	}
}
 80018ce:	bf00      	nop
 80018d0:	bf00      	nop
 80018d2:	3720      	adds	r7, #32
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bdb0      	pop	{r4, r5, r7, pc}
 80018d8:	20000080 	.word	0x20000080
 80018dc:	08030607 	.word	0x08030607
 80018e0:	08006e08 	.word	0x08006e08

080018e4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80018e8:	4a08      	ldr	r2, [pc, #32]	@ (800190c <MX_FREERTOS_Init+0x28>)
 80018ea:	2100      	movs	r1, #0
 80018ec:	4808      	ldr	r0, [pc, #32]	@ (8001910 <MX_FREERTOS_Init+0x2c>)
 80018ee:	f002 fc25 	bl	800413c <osThreadNew>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4a07      	ldr	r2, [pc, #28]	@ (8001914 <MX_FREERTOS_Init+0x30>)
 80018f6:	6013      	str	r3, [r2, #0]

  /* creation of main_display */
  main_displayHandle = osThreadNew(main_display_task, NULL, &main_display_attributes);
 80018f8:	4a07      	ldr	r2, [pc, #28]	@ (8001918 <MX_FREERTOS_Init+0x34>)
 80018fa:	2100      	movs	r1, #0
 80018fc:	4807      	ldr	r0, [pc, #28]	@ (800191c <MX_FREERTOS_Init+0x38>)
 80018fe:	f002 fc1d 	bl	800413c <osThreadNew>
 8001902:	4603      	mov	r3, r0
 8001904:	4a06      	ldr	r2, [pc, #24]	@ (8001920 <MX_FREERTOS_Init+0x3c>)
 8001906:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	08007048 	.word	0x08007048
 8001910:	08001925 	.word	0x08001925
 8001914:	20008080 	.word	0x20008080
 8001918:	0800706c 	.word	0x0800706c
 800191c:	08001939 	.word	0x08001939
 8001920:	20008084 	.word	0x20008084

08001924 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]


	for (;;)
  {

		osDelay(1000);
 800192c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001930:	f002 fc96 	bl	8004260 <osDelay>
 8001934:	e7fa      	b.n	800192c <StartDefaultTask+0x8>
	...

08001938 <main_display_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main_display_task */
void main_display_task(void *argument)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main_display_task */
  /* Infinite loop */
	// first reset stuff
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin,
 8001940:	2200      	movs	r2, #0
 8001942:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001946:	484e      	ldr	r0, [pc, #312]	@ (8001a80 <main_display_task+0x148>)
 8001948:	f000 ffc0 	bl	80028cc <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	osDelay(50);
 800194c:	2032      	movs	r0, #50	@ 0x32
 800194e:	f002 fc87 	bl	8004260 <osDelay>
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin, GPIO_PIN_SET);
 8001952:	2201      	movs	r2, #1
 8001954:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001958:	4849      	ldr	r0, [pc, #292]	@ (8001a80 <main_display_task+0x148>)
 800195a:	f000 ffb7 	bl	80028cc <HAL_GPIO_WritePin>
	osDelay(200);
 800195e:	20c8      	movs	r0, #200	@ 0xc8
 8001960:	f002 fc7e 	bl	8004260 <osDelay>

	uint8_t initialised = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	77fb      	strb	r3, [r7, #31]
	uint16_t color = 0xF0D0;
 8001968:	f24f 03d0 	movw	r3, #61648	@ 0xf0d0
 800196c:	827b      	strh	r3, [r7, #18]
	uint8_t x = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	747b      	strb	r3, [r7, #17]
	uint8_t step = 5;
 8001972:	2305      	movs	r3, #5
 8001974:	743b      	strb	r3, [r7, #16]
	int frame = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	61bb      	str	r3, [r7, #24]
	int ran_symbol = 1;
 800197a:	2301      	movs	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
	osDelay(10);
 800197e:	200a      	movs	r0, #10
 8001980:	f002 fc6e 	bl	8004260 <osDelay>

  for(;;)
  {
		if (initialised == 0
 8001984:	7ffb      	ldrb	r3, [r7, #31]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d14d      	bne.n	8001a26 <main_display_task+0xee>
				&& HAL_GPIO_ReadPin(display_wait_GPIO_Port, display_wait_Pin)
 800198a:	2108      	movs	r1, #8
 800198c:	483d      	ldr	r0, [pc, #244]	@ (8001a84 <main_display_task+0x14c>)
 800198e:	f000 ff85 	bl	800289c <HAL_GPIO_ReadPin>
 8001992:	4603      	mov	r3, r0
 8001994:	2b01      	cmp	r3, #1
 8001996:	d146      	bne.n	8001a26 <main_display_task+0xee>
						== GPIO_PIN_SET) {
			RA8876_PLL_init();
 8001998:	f7fe ff1c 	bl	80007d4 <RA8876_PLL_init>
			uint8_t config_register = RA8876_read_register(0x01);
 800199c:	2001      	movs	r0, #1
 800199e:	f7fe ff61 	bl	8000864 <RA8876_read_register>
 80019a2:	4603      	mov	r3, r0
 80019a4:	73fb      	strb	r3, [r7, #15]
			if ((config_register & 0x80) != 0x80) {
 80019a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	db05      	blt.n	80019ba <main_display_task+0x82>
				//PLL init error
				HAL_GPIO_WritePin(LD5_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019b4:	4833      	ldr	r0, [pc, #204]	@ (8001a84 <main_display_task+0x14c>)
 80019b6:	f000 ff89 	bl	80028cc <HAL_GPIO_WritePin>

			}

			RA8876_SDRAM_init();
 80019ba:	f7fe fdc1 	bl	8000540 <RA8876_SDRAM_init>
			osDelay(5);
 80019be:	2005      	movs	r0, #5
 80019c0:	f002 fc4e 	bl	8004260 <osDelay>

			// Wait for SDRAM to finish check bit 6 of Register 0xE4
			while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 80019c4:	e007      	b.n	80019d6 <main_display_task+0x9e>
				HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
 80019c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019ca:	482e      	ldr	r0, [pc, #184]	@ (8001a84 <main_display_task+0x14c>)
 80019cc:	f000 ff97 	bl	80028fe <HAL_GPIO_TogglePin>
				osDelay(50);
 80019d0:	2032      	movs	r0, #50	@ 0x32
 80019d2:	f002 fc45 	bl	8004260 <osDelay>
			while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 80019d6:	20e4      	movs	r0, #228	@ 0xe4
 80019d8:	f7fe ff44 	bl	8000864 <RA8876_read_register>
 80019dc:	4603      	mov	r3, r0
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d1ef      	bne.n	80019c6 <main_display_task+0x8e>
			}

			RA8876_display_init();
 80019e6:	f7fe fde1 	bl	80005ac <RA8876_display_init>

			// turn display on test mode
			// RA8876_color_bar_test_on();

			RA8876_display_on();
 80019ea:	f7fe ff9f 	bl	800092c <RA8876_display_on>
			HAL_Delay(20);
 80019ee:	2014      	movs	r0, #20
 80019f0:	f000 fcca 	bl	8002388 <HAL_Delay>
			RA8876_clear_screen();
 80019f4:	f7ff f802 	bl	80009fc <RA8876_clear_screen>
			HAL_GPIO_WritePin(display_backlight_control_GPIO_Port,
 80019f8:	2201      	movs	r2, #1
 80019fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019fe:	4822      	ldr	r0, [pc, #136]	@ (8001a88 <main_display_task+0x150>)
 8001a00:	f000 ff64 	bl	80028cc <HAL_GPIO_WritePin>
			display_backlight_control_Pin, GPIO_PIN_SET);

			RA8876_draw_mario(25, 25);
 8001a04:	2119      	movs	r1, #25
 8001a06:	2019      	movs	r0, #25
 8001a08:	f7ff f988 	bl	8000d1c <RA8876_draw_mario>
			osDelay(20);
 8001a0c:	2014      	movs	r0, #20
 8001a0e:	f002 fc27 	bl	8004260 <osDelay>
			HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8001a12:	2201      	movs	r2, #1
 8001a14:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a18:	481a      	ldr	r0, [pc, #104]	@ (8001a84 <main_display_task+0x14c>)
 8001a1a:	f000 ff57 	bl	80028cc <HAL_GPIO_WritePin>
			initialised = 1;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	77fb      	strb	r3, [r7, #31]
			RA8876_fill_bottom_gradient();
 8001a22:	f7ff fea1 	bl	8001768 <RA8876_fill_bottom_gradient>
			//RA8876_draw_tree(512, 300, 100);
		}
		// only send something over SPI if wait is HIGH, wich means ready
		if (initialised
 8001a26:	7ffb      	ldrb	r3, [r7, #31]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d024      	beq.n	8001a76 <main_display_task+0x13e>
				&& HAL_GPIO_ReadPin(display_wait_GPIO_Port, display_wait_Pin)
 8001a2c:	2108      	movs	r1, #8
 8001a2e:	4815      	ldr	r0, [pc, #84]	@ (8001a84 <main_display_task+0x14c>)
 8001a30:	f000 ff34 	bl	800289c <HAL_GPIO_ReadPin>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d11d      	bne.n	8001a76 <main_display_task+0x13e>
						== GPIO_PIN_SET) {

			ran_symbol = !ran_symbol;
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	bf0c      	ite	eq
 8001a40:	2301      	moveq	r3, #1
 8001a42:	2300      	movne	r3, #0
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	617b      	str	r3, [r7, #20]
//			RA8876_SLOT_draw_roll(0, ran_symbol);
//
			RA8876_SLOT_draw_roll(1, !ran_symbol);
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	bf0c      	ite	eq
 8001a4e:	2301      	moveq	r3, #1
 8001a50:	2300      	movne	r3, #0
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	4619      	mov	r1, r3
 8001a56:	2001      	movs	r0, #1
 8001a58:	f7ff fa78 	bl	8000f4c <RA8876_SLOT_draw_roll>
//
//			RA8876_SLOT_draw_roll(2, ran_symbol);

			frame += 1;
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	61bb      	str	r3, [r7, #24]

			if (frame > 0xFE) {
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	2bfe      	cmp	r3, #254	@ 0xfe
 8001a66:	dd01      	ble.n	8001a6c <main_display_task+0x134>
				frame = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61bb      	str	r3, [r7, #24]
			}
			HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
 8001a6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a70:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <main_display_task+0x14c>)
 8001a72:	f000 ff44 	bl	80028fe <HAL_GPIO_TogglePin>
		}
		osDelay(1000);
 8001a76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a7a:	f002 fbf1 	bl	8004260 <osDelay>
		if (initialised == 0
 8001a7e:	e781      	b.n	8001984 <main_display_task+0x4c>
 8001a80:	40020000 	.word	0x40020000
 8001a84:	40020c00 	.word	0x40020c00
 8001a88:	40020400 	.word	0x40020400

08001a8c <MX_GPIO_Init>:
     PC10   ------> I2S3_CK
     PB6   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08c      	sub	sp, #48	@ 0x30
 8001a90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a92:	f107 031c 	add.w	r3, r7, #28
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
 8001aa0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61bb      	str	r3, [r7, #24]
 8001aa6:	4bb5      	ldr	r3, [pc, #724]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	4ab4      	ldr	r2, [pc, #720]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001aac:	f043 0310 	orr.w	r3, r3, #16
 8001ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab2:	4bb2      	ldr	r3, [pc, #712]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab6:	f003 0310 	and.w	r3, r3, #16
 8001aba:	61bb      	str	r3, [r7, #24]
 8001abc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	4bae      	ldr	r3, [pc, #696]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	4aad      	ldr	r2, [pc, #692]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001ac8:	f043 0304 	orr.w	r3, r3, #4
 8001acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ace:	4bab      	ldr	r3, [pc, #684]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	f003 0304 	and.w	r3, r3, #4
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	4ba7      	ldr	r3, [pc, #668]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	4aa6      	ldr	r2, [pc, #664]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aea:	4ba4      	ldr	r3, [pc, #656]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	4ba0      	ldr	r3, [pc, #640]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	4a9f      	ldr	r2, [pc, #636]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b06:	4b9d      	ldr	r3, [pc, #628]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	4b99      	ldr	r3, [pc, #612]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1a:	4a98      	ldr	r2, [pc, #608]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b22:	4b96      	ldr	r3, [pc, #600]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	4b92      	ldr	r3, [pc, #584]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a91      	ldr	r2, [pc, #580]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b38:	f043 0308 	orr.w	r3, r3, #8
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b8f      	ldr	r3, [pc, #572]	@ (8001d7c <MX_GPIO_Init+0x2f0>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2140      	movs	r1, #64	@ 0x40
 8001b4e:	488c      	ldr	r0, [pc, #560]	@ (8001d80 <MX_GPIO_Init+0x2f4>)
 8001b50:	f000 febc 	bl	80028cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	2101      	movs	r1, #1
 8001b58:	488a      	ldr	r0, [pc, #552]	@ (8001d84 <MX_GPIO_Init+0x2f8>)
 8001b5a:	f000 feb7 	bl	80028cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, stop_led_0_Pin|display_reset_Pin, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f248 0101 	movw	r1, #32769	@ 0x8001
 8001b64:	4888      	ldr	r0, [pc, #544]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001b66:	f000 feb1 	bl	80028cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001b70:	4886      	ldr	r0, [pc, #536]	@ (8001d8c <MX_GPIO_Init+0x300>)
 8001b72:	f000 feab 	bl	80028cc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_backlight_control_GPIO_Port, display_backlight_control_Pin, GPIO_PIN_RESET);
 8001b76:	2200      	movs	r2, #0
 8001b78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b7c:	4884      	ldr	r0, [pc, #528]	@ (8001d90 <MX_GPIO_Init+0x304>)
 8001b7e:	f000 fea5 	bl	80028cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : display_CS_Pin */
  GPIO_InitStruct.Pin = display_CS_Pin;
 8001b82:	2340      	movs	r3, #64	@ 0x40
 8001b84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b86:	2301      	movs	r3, #1
 8001b88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_CS_GPIO_Port, &GPIO_InitStruct);
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	4619      	mov	r1, r3
 8001b98:	4879      	ldr	r0, [pc, #484]	@ (8001d80 <MX_GPIO_Init+0x2f4>)
 8001b9a:	f000 fcfb 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001baa:	2300      	movs	r3, #0
 8001bac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001bae:	f107 031c 	add.w	r3, r7, #28
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4873      	ldr	r0, [pc, #460]	@ (8001d84 <MX_GPIO_Init+0x2f8>)
 8001bb6:	f000 fced 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001bba:	2308      	movs	r3, #8
 8001bbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bca:	2305      	movs	r3, #5
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	486b      	ldr	r0, [pc, #428]	@ (8001d84 <MX_GPIO_Init+0x2f8>)
 8001bd6:	f000 fcdd 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : stop_led_0_Pin */
  GPIO_InitStruct.Pin = stop_led_0_Pin;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bde:	2301      	movs	r3, #1
 8001be0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be6:	2300      	movs	r3, #0
 8001be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(stop_led_0_GPIO_Port, &GPIO_InitStruct);
 8001bea:	f107 031c 	add.w	r3, r7, #28
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4865      	ldr	r0, [pc, #404]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001bf2:	f000 fccf 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : stop_btn_0_Pin */
  GPIO_InitStruct.Pin = stop_btn_0_Pin;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(stop_btn_0_GPIO_Port, &GPIO_InitStruct);
 8001c02:	f107 031c 	add.w	r3, r7, #28
 8001c06:	4619      	mov	r1, r3
 8001c08:	485f      	ldr	r0, [pc, #380]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001c0a:	f000 fcc3 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001c0e:	2310      	movs	r3, #16
 8001c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c12:	2302      	movs	r3, #2
 8001c14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c1e:	2306      	movs	r3, #6
 8001c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001c22:	f107 031c 	add.w	r3, r7, #28
 8001c26:	4619      	mov	r1, r3
 8001c28:	4857      	ldr	r0, [pc, #348]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001c2a:	f000 fcb3 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001c2e:	23e0      	movs	r3, #224	@ 0xe0
 8001c30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c32:	2302      	movs	r3, #2
 8001c34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c3e:	2305      	movs	r3, #5
 8001c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c42:	f107 031c 	add.w	r3, r7, #28
 8001c46:	4619      	mov	r1, r3
 8001c48:	484f      	ldr	r0, [pc, #316]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001c4a:	f000 fca3 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001c4e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c54:	2302      	movs	r3, #2
 8001c56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c60:	2305      	movs	r3, #5
 8001c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4849      	ldr	r0, [pc, #292]	@ (8001d90 <MX_GPIO_Init+0x304>)
 8001c6c:	f000 fc92 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c70:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001c74:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c76:	2301      	movs	r3, #1
 8001c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c82:	f107 031c 	add.w	r3, r7, #28
 8001c86:	4619      	mov	r1, r3
 8001c88:	4840      	ldr	r0, [pc, #256]	@ (8001d8c <MX_GPIO_Init+0x300>)
 8001c8a:	f000 fc83 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001c8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c94:	2300      	movs	r3, #0
 8001c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	f107 031c 	add.w	r3, r7, #28
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4839      	ldr	r0, [pc, #228]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001ca4:	f000 fc76 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin;
 8001ca8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cba:	230a      	movs	r3, #10
 8001cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 031c 	add.w	r3, r7, #28
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4830      	ldr	r0, [pc, #192]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001cc6:	f000 fc65 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_reset_Pin */
  GPIO_InitStruct.Pin = display_reset_Pin;
 8001cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001cd0:	2311      	movs	r3, #17
 8001cd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_reset_GPIO_Port, &GPIO_InitStruct);
 8001cdc:	f107 031c 	add.w	r3, r7, #28
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4829      	ldr	r0, [pc, #164]	@ (8001d88 <MX_GPIO_Init+0x2fc>)
 8001ce4:	f000 fc56 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 8001ce8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cfa:	2306      	movs	r3, #6
 8001cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 8001cfe:	f107 031c 	add.w	r3, r7, #28
 8001d02:	4619      	mov	r1, r3
 8001d04:	481f      	ldr	r0, [pc, #124]	@ (8001d84 <MX_GPIO_Init+0x2f8>)
 8001d06:	f000 fc45 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pins : display_wait_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = display_wait_Pin|OTG_FS_OverCurrent_Pin;
 8001d0a:	2328      	movs	r3, #40	@ 0x28
 8001d0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d16:	f107 031c 	add.w	r3, r7, #28
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	481b      	ldr	r0, [pc, #108]	@ (8001d8c <MX_GPIO_Init+0x300>)
 8001d1e:	f000 fc39 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001d22:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001d26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d28:	2312      	movs	r3, #18
 8001d2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d30:	2300      	movs	r3, #0
 8001d32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d34:	2304      	movs	r3, #4
 8001d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d38:	f107 031c 	add.w	r3, r7, #28
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4814      	ldr	r0, [pc, #80]	@ (8001d90 <MX_GPIO_Init+0x304>)
 8001d40:	f000 fc28 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_backlight_control_Pin */
  GPIO_InitStruct.Pin = display_backlight_control_Pin;
 8001d44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d52:	2300      	movs	r3, #0
 8001d54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_backlight_control_GPIO_Port, &GPIO_InitStruct);
 8001d56:	f107 031c 	add.w	r3, r7, #28
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	480c      	ldr	r0, [pc, #48]	@ (8001d90 <MX_GPIO_Init+0x304>)
 8001d5e:	f000 fc19 	bl	8002594 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_interrupt_Pin */
  GPIO_InitStruct.Pin = display_interrupt_Pin;
 8001d62:	2301      	movs	r3, #1
 8001d64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(display_interrupt_GPIO_Port, &GPIO_InitStruct);
 8001d6e:	f107 031c 	add.w	r3, r7, #28
 8001d72:	4619      	mov	r1, r3
 8001d74:	4802      	ldr	r0, [pc, #8]	@ (8001d80 <MX_GPIO_Init+0x2f4>)
 8001d76:	f000 fc0d 	bl	8002594 <HAL_GPIO_Init>
 8001d7a:	e00b      	b.n	8001d94 <MX_GPIO_Init+0x308>
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40021000 	.word	0x40021000
 8001d84:	40020800 	.word	0x40020800
 8001d88:	40020000 	.word	0x40020000
 8001d8c:	40020c00 	.word	0x40020c00
 8001d90:	40020400 	.word	0x40020400

}
 8001d94:	bf00      	nop
 8001d96:	3730      	adds	r7, #48	@ 0x30
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001da0:	f000 fab0 	bl	8002304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001da4:	f000 f80e 	bl	8001dc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001da8:	f7ff fe70 	bl	8001a8c <MX_GPIO_Init>
  MX_SPI2_Init();
 8001dac:	f000 f88c 	bl	8001ec8 <MX_SPI2_Init>
  MX_SPI5_Init();
 8001db0:	f000 f8c0 	bl	8001f34 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001db4:	f002 f978 	bl	80040a8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001db8:	f7ff fd94 	bl	80018e4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001dbc:	f002 f998 	bl	80040f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <main+0x24>

08001dc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b094      	sub	sp, #80	@ 0x50
 8001dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dca:	f107 0320 	add.w	r3, r7, #32
 8001dce:	2230      	movs	r2, #48	@ 0x30
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f004 ff18 	bl	8006c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	4b28      	ldr	r3, [pc, #160]	@ (8001e90 <SystemClock_Config+0xcc>)
 8001dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df0:	4a27      	ldr	r2, [pc, #156]	@ (8001e90 <SystemClock_Config+0xcc>)
 8001df2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001df8:	4b25      	ldr	r3, [pc, #148]	@ (8001e90 <SystemClock_Config+0xcc>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e04:	2300      	movs	r3, #0
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	4b22      	ldr	r3, [pc, #136]	@ (8001e94 <SystemClock_Config+0xd0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a21      	ldr	r2, [pc, #132]	@ (8001e94 <SystemClock_Config+0xd0>)
 8001e0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4b1f      	ldr	r3, [pc, #124]	@ (8001e94 <SystemClock_Config+0xd0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e20:	2302      	movs	r3, #2
 8001e22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e24:	2301      	movs	r3, #1
 8001e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e28:	2310      	movs	r3, #16
 8001e2a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e30:	2300      	movs	r3, #0
 8001e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e34:	2308      	movs	r3, #8
 8001e36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001e38:	2364      	movs	r3, #100	@ 0x64
 8001e3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001e40:	2308      	movs	r3, #8
 8001e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e44:	f107 0320 	add.w	r3, r7, #32
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f000 fd73 	bl	8002934 <HAL_RCC_OscConfig>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e54:	f000 f832 	bl	8001ebc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e58:	230f      	movs	r3, #15
 8001e5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	2103      	movs	r1, #3
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 ffd4 	bl	8002e24 <HAL_RCC_ClockConfig>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e82:	f000 f81b 	bl	8001ebc <Error_Handler>
  }
}
 8001e86:	bf00      	nop
 8001e88:	3750      	adds	r7, #80	@ 0x50
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40007000 	.word	0x40007000

08001e98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a04      	ldr	r2, [pc, #16]	@ (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d101      	bne.n	8001eae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001eaa:	f000 fa4d 	bl	8002348 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40010000 	.word	0x40010000

08001ebc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ec0:	b672      	cpsid	i
}
 8001ec2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ec4:	bf00      	nop
 8001ec6:	e7fd      	b.n	8001ec4 <Error_Handler+0x8>

08001ec8 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001ecc:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001ece:	4a18      	ldr	r2, [pc, #96]	@ (8001f30 <MX_SPI2_Init+0x68>)
 8001ed0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ed2:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001ed4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ed8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001eda:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ee0:	4b12      	ldr	r3, [pc, #72]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001ee6:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001ee8:	2202      	movs	r2, #2
 8001eea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001eec:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001ef4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ef8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001efa:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001efc:	2210      	movs	r2, #16
 8001efe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f00:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f0c:	4b07      	ldr	r3, [pc, #28]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001f14:	220a      	movs	r2, #10
 8001f16:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f18:	4804      	ldr	r0, [pc, #16]	@ (8001f2c <MX_SPI2_Init+0x64>)
 8001f1a:	f001 f9c1 	bl	80032a0 <HAL_SPI_Init>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001f24:	f7ff ffca 	bl	8001ebc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20008088 	.word	0x20008088
 8001f30:	40003800 	.word	0x40003800

08001f34 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001f38:	4b17      	ldr	r3, [pc, #92]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f3a:	4a18      	ldr	r2, [pc, #96]	@ (8001f9c <MX_SPI5_Init+0x68>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f3e:	4b16      	ldr	r3, [pc, #88]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f44:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f46:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f4c:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001f52:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f54:	2202      	movs	r2, #2
 8001f56:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001f58:	4b0f      	ldr	r3, [pc, #60]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f64:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001f66:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f68:	2218      	movs	r2, #24
 8001f6a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f78:	4b07      	ldr	r3, [pc, #28]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f80:	220a      	movs	r2, #10
 8001f82:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f84:	4804      	ldr	r0, [pc, #16]	@ (8001f98 <MX_SPI5_Init+0x64>)
 8001f86:	f001 f98b 	bl	80032a0 <HAL_SPI_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001f90:	f7ff ff94 	bl	8001ebc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	200080e0 	.word	0x200080e0
 8001f9c:	40015000 	.word	0x40015000

08001fa0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08c      	sub	sp, #48	@ 0x30
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	f107 031c 	add.w	r3, r7, #28
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a4a      	ldr	r2, [pc, #296]	@ (80020e8 <HAL_SPI_MspInit+0x148>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d14b      	bne.n	800205a <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61bb      	str	r3, [r7, #24]
 8001fc6:	4b49      	ldr	r3, [pc, #292]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	4a48      	ldr	r2, [pc, #288]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8001fcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd2:	4b46      	ldr	r3, [pc, #280]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fda:	61bb      	str	r3, [r7, #24]
 8001fdc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	4b42      	ldr	r3, [pc, #264]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	4a41      	ldr	r2, [pc, #260]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8001fe8:	f043 0304 	orr.w	r3, r3, #4
 8001fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fee:	4b3f      	ldr	r3, [pc, #252]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a3a      	ldr	r2, [pc, #232]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8002004:	f043 0302 	orr.w	r3, r3, #2
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b38      	ldr	r3, [pc, #224]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	613b      	str	r3, [r7, #16]
 8002014:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002016:	2304      	movs	r3, #4
 8002018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	2302      	movs	r3, #2
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002022:	2303      	movs	r3, #3
 8002024:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002026:	2305      	movs	r3, #5
 8002028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800202a:	f107 031c 	add.w	r3, r7, #28
 800202e:	4619      	mov	r1, r3
 8002030:	482f      	ldr	r0, [pc, #188]	@ (80020f0 <HAL_SPI_MspInit+0x150>)
 8002032:	f000 faaf 	bl	8002594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002036:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800203a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203c:	2302      	movs	r3, #2
 800203e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002044:	2303      	movs	r3, #3
 8002046:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002048:	2305      	movs	r3, #5
 800204a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204c:	f107 031c 	add.w	r3, r7, #28
 8002050:	4619      	mov	r1, r3
 8002052:	4828      	ldr	r0, [pc, #160]	@ (80020f4 <HAL_SPI_MspInit+0x154>)
 8002054:	f000 fa9e 	bl	8002594 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8002058:	e042      	b.n	80020e0 <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI5)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a26      	ldr	r2, [pc, #152]	@ (80020f8 <HAL_SPI_MspInit+0x158>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d13d      	bne.n	80020e0 <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	4b20      	ldr	r3, [pc, #128]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 800206a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206c:	4a1f      	ldr	r2, [pc, #124]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 800206e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002072:	6453      	str	r3, [r2, #68]	@ 0x44
 8002074:	4b1d      	ldr	r3, [pc, #116]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8002076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002078:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	4b19      	ldr	r3, [pc, #100]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8002086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002088:	4a18      	ldr	r2, [pc, #96]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 800208a:	f043 0310 	orr.w	r3, r3, #16
 800208e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002090:	4b16      	ldr	r3, [pc, #88]	@ (80020ec <HAL_SPI_MspInit+0x14c>)
 8002092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002094:	f003 0310 	and.w	r3, r3, #16
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800209c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80020a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020aa:	2303      	movs	r3, #3
 80020ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80020ae:	2306      	movs	r3, #6
 80020b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020b2:	f107 031c 	add.w	r3, r7, #28
 80020b6:	4619      	mov	r1, r3
 80020b8:	4810      	ldr	r0, [pc, #64]	@ (80020fc <HAL_SPI_MspInit+0x15c>)
 80020ba:	f000 fa6b 	bl	8002594 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80020be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c4:	2302      	movs	r3, #2
 80020c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020c8:	2301      	movs	r3, #1
 80020ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020cc:	2303      	movs	r3, #3
 80020ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80020d0:	2306      	movs	r3, #6
 80020d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020d4:	f107 031c 	add.w	r3, r7, #28
 80020d8:	4619      	mov	r1, r3
 80020da:	4808      	ldr	r0, [pc, #32]	@ (80020fc <HAL_SPI_MspInit+0x15c>)
 80020dc:	f000 fa5a 	bl	8002594 <HAL_GPIO_Init>
}
 80020e0:	bf00      	nop
 80020e2:	3730      	adds	r7, #48	@ 0x30
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40003800 	.word	0x40003800
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020800 	.word	0x40020800
 80020f4:	40020400 	.word	0x40020400
 80020f8:	40015000 	.word	0x40015000
 80020fc:	40021000 	.word	0x40021000

08002100 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	607b      	str	r3, [r7, #4]
 800210a:	4b12      	ldr	r3, [pc, #72]	@ (8002154 <HAL_MspInit+0x54>)
 800210c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210e:	4a11      	ldr	r2, [pc, #68]	@ (8002154 <HAL_MspInit+0x54>)
 8002110:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002114:	6453      	str	r3, [r2, #68]	@ 0x44
 8002116:	4b0f      	ldr	r3, [pc, #60]	@ (8002154 <HAL_MspInit+0x54>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	603b      	str	r3, [r7, #0]
 8002126:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <HAL_MspInit+0x54>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <HAL_MspInit+0x54>)
 800212c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002130:	6413      	str	r3, [r2, #64]	@ 0x40
 8002132:	4b08      	ldr	r3, [pc, #32]	@ (8002154 <HAL_MspInit+0x54>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800213a:	603b      	str	r3, [r7, #0]
 800213c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800213e:	2200      	movs	r2, #0
 8002140:	210f      	movs	r1, #15
 8002142:	f06f 0001 	mvn.w	r0, #1
 8002146:	f000 f9fb 	bl	8002540 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800214a:	bf00      	nop
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40023800 	.word	0x40023800

08002158 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08c      	sub	sp, #48	@ 0x30
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002164:	2300      	movs	r3, #0
 8002166:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002168:	2300      	movs	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	4b2f      	ldr	r3, [pc, #188]	@ (800222c <HAL_InitTick+0xd4>)
 800216e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002170:	4a2e      	ldr	r2, [pc, #184]	@ (800222c <HAL_InitTick+0xd4>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	6453      	str	r3, [r2, #68]	@ 0x44
 8002178:	4b2c      	ldr	r3, [pc, #176]	@ (800222c <HAL_InitTick+0xd4>)
 800217a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002184:	f107 020c 	add.w	r2, r7, #12
 8002188:	f107 0310 	add.w	r3, r7, #16
 800218c:	4611      	mov	r1, r2
 800218e:	4618      	mov	r0, r3
 8002190:	f001 f854 	bl	800323c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002194:	f001 f83e 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 8002198:	4603      	mov	r3, r0
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800219e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021a0:	4a23      	ldr	r2, [pc, #140]	@ (8002230 <HAL_InitTick+0xd8>)
 80021a2:	fba2 2303 	umull	r2, r3, r2, r3
 80021a6:	0c9b      	lsrs	r3, r3, #18
 80021a8:	3b01      	subs	r3, #1
 80021aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80021ac:	4b21      	ldr	r3, [pc, #132]	@ (8002234 <HAL_InitTick+0xdc>)
 80021ae:	4a22      	ldr	r2, [pc, #136]	@ (8002238 <HAL_InitTick+0xe0>)
 80021b0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80021b2:	4b20      	ldr	r3, [pc, #128]	@ (8002234 <HAL_InitTick+0xdc>)
 80021b4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021b8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80021ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002234 <HAL_InitTick+0xdc>)
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80021c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002234 <HAL_InitTick+0xdc>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002234 <HAL_InitTick+0xdc>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021cc:	4b19      	ldr	r3, [pc, #100]	@ (8002234 <HAL_InitTick+0xdc>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80021d2:	4818      	ldr	r0, [pc, #96]	@ (8002234 <HAL_InitTick+0xdc>)
 80021d4:	f001 fcb6 	bl	8003b44 <HAL_TIM_Base_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80021de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d11b      	bne.n	800221e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80021e6:	4813      	ldr	r0, [pc, #76]	@ (8002234 <HAL_InitTick+0xdc>)
 80021e8:	f001 fd06 	bl	8003bf8 <HAL_TIM_Base_Start_IT>
 80021ec:	4603      	mov	r3, r0
 80021ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80021f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d111      	bne.n	800221e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021fa:	2019      	movs	r0, #25
 80021fc:	f000 f9bc 	bl	8002578 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b0f      	cmp	r3, #15
 8002204:	d808      	bhi.n	8002218 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002206:	2200      	movs	r2, #0
 8002208:	6879      	ldr	r1, [r7, #4]
 800220a:	2019      	movs	r0, #25
 800220c:	f000 f998 	bl	8002540 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002210:	4a0a      	ldr	r2, [pc, #40]	@ (800223c <HAL_InitTick+0xe4>)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e002      	b.n	800221e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800221e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002222:	4618      	mov	r0, r3
 8002224:	3730      	adds	r7, #48	@ 0x30
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40023800 	.word	0x40023800
 8002230:	431bde83 	.word	0x431bde83
 8002234:	20008138 	.word	0x20008138
 8002238:	40010000 	.word	0x40010000
 800223c:	20000004 	.word	0x20000004

08002240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <NMI_Handler+0x4>

08002248 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <HardFault_Handler+0x4>

08002250 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <MemManage_Handler+0x4>

08002258 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <BusFault_Handler+0x4>

08002260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002264:	bf00      	nop
 8002266:	e7fd      	b.n	8002264 <UsageFault_Handler+0x4>

08002268 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
	...

08002278 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800227c:	4802      	ldr	r0, [pc, #8]	@ (8002288 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800227e:	f001 fd1d 	bl	8003cbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20008138 	.word	0x20008138

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002290:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <SystemInit+0x20>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002296:	4a05      	ldr	r2, [pc, #20]	@ (80022ac <SystemInit+0x20>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80022b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022b4:	f7ff ffea 	bl	800228c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022b8:	480c      	ldr	r0, [pc, #48]	@ (80022ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ba:	490d      	ldr	r1, [pc, #52]	@ (80022f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022bc:	4a0d      	ldr	r2, [pc, #52]	@ (80022f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c0:	e002      	b.n	80022c8 <LoopCopyDataInit>

080022c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022c6:	3304      	adds	r3, #4

080022c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022cc:	d3f9      	bcc.n	80022c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ce:	4a0a      	ldr	r2, [pc, #40]	@ (80022f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022d0:	4c0a      	ldr	r4, [pc, #40]	@ (80022fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d4:	e001      	b.n	80022da <LoopFillZerobss>

080022d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d8:	3204      	adds	r2, #4

080022da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022dc:	d3fb      	bcc.n	80022d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022de:	f004 fcf9 	bl	8006cd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022e2:	f7ff fd5b 	bl	8001d9c <main>
  bx  lr    
 80022e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80022f4:	080070b8 	.word	0x080070b8
  ldr r2, =_sbss
 80022f8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80022fc:	2000ccac 	.word	0x2000ccac

08002300 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002300:	e7fe      	b.n	8002300 <ADC_IRQHandler>
	...

08002304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002308:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0d      	ldr	r2, [pc, #52]	@ (8002344 <HAL_Init+0x40>)
 800230e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002312:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002314:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <HAL_Init+0x40>)
 800231a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800231e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002320:	4b08      	ldr	r3, [pc, #32]	@ (8002344 <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a07      	ldr	r2, [pc, #28]	@ (8002344 <HAL_Init+0x40>)
 8002326:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800232c:	2003      	movs	r0, #3
 800232e:	f000 f8fc 	bl	800252a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002332:	200f      	movs	r0, #15
 8002334:	f7ff ff10 	bl	8002158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002338:	f7ff fee2 	bl	8002100 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40023c00 	.word	0x40023c00

08002348 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <HAL_IncTick+0x20>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_IncTick+0x24>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4413      	add	r3, r2
 8002358:	4a04      	ldr	r2, [pc, #16]	@ (800236c <HAL_IncTick+0x24>)
 800235a:	6013      	str	r3, [r2, #0]
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	20000008 	.word	0x20000008
 800236c:	20008180 	.word	0x20008180

08002370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return uwTick;
 8002374:	4b03      	ldr	r3, [pc, #12]	@ (8002384 <HAL_GetTick+0x14>)
 8002376:	681b      	ldr	r3, [r3, #0]
}
 8002378:	4618      	mov	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	20008180 	.word	0x20008180

08002388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002390:	f7ff ffee 	bl	8002370 <HAL_GetTick>
 8002394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d005      	beq.n	80023ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023a2:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <HAL_Delay+0x44>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4413      	add	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ae:	bf00      	nop
 80023b0:	f7ff ffde 	bl	8002370 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d8f7      	bhi.n	80023b0 <HAL_Delay+0x28>
  {
  }
}
 80023c0:	bf00      	nop
 80023c2:	bf00      	nop
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000008 	.word	0x20000008

080023d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <__NVIC_SetPriorityGrouping+0x44>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023e6:	68ba      	ldr	r2, [r7, #8]
 80023e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023ec:	4013      	ands	r3, r2
 80023ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002402:	4a04      	ldr	r2, [pc, #16]	@ (8002414 <__NVIC_SetPriorityGrouping+0x44>)
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	60d3      	str	r3, [r2, #12]
}
 8002408:	bf00      	nop
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000ed00 	.word	0xe000ed00

08002418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800241c:	4b04      	ldr	r3, [pc, #16]	@ (8002430 <__NVIC_GetPriorityGrouping+0x18>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	0a1b      	lsrs	r3, r3, #8
 8002422:	f003 0307 	and.w	r3, r3, #7
}
 8002426:	4618      	mov	r0, r3
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	2b00      	cmp	r3, #0
 8002444:	db0b      	blt.n	800245e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002446:	79fb      	ldrb	r3, [r7, #7]
 8002448:	f003 021f 	and.w	r2, r3, #31
 800244c:	4907      	ldr	r1, [pc, #28]	@ (800246c <__NVIC_EnableIRQ+0x38>)
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	095b      	lsrs	r3, r3, #5
 8002454:	2001      	movs	r0, #1
 8002456:	fa00 f202 	lsl.w	r2, r0, r2
 800245a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000e100 	.word	0xe000e100

08002470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	6039      	str	r1, [r7, #0]
 800247a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002480:	2b00      	cmp	r3, #0
 8002482:	db0a      	blt.n	800249a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	b2da      	uxtb	r2, r3
 8002488:	490c      	ldr	r1, [pc, #48]	@ (80024bc <__NVIC_SetPriority+0x4c>)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	0112      	lsls	r2, r2, #4
 8002490:	b2d2      	uxtb	r2, r2
 8002492:	440b      	add	r3, r1
 8002494:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002498:	e00a      	b.n	80024b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	b2da      	uxtb	r2, r3
 800249e:	4908      	ldr	r1, [pc, #32]	@ (80024c0 <__NVIC_SetPriority+0x50>)
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	3b04      	subs	r3, #4
 80024a8:	0112      	lsls	r2, r2, #4
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	440b      	add	r3, r1
 80024ae:	761a      	strb	r2, [r3, #24]
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000e100 	.word	0xe000e100
 80024c0:	e000ed00 	.word	0xe000ed00

080024c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b089      	sub	sp, #36	@ 0x24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	f1c3 0307 	rsb	r3, r3, #7
 80024de:	2b04      	cmp	r3, #4
 80024e0:	bf28      	it	cs
 80024e2:	2304      	movcs	r3, #4
 80024e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	3304      	adds	r3, #4
 80024ea:	2b06      	cmp	r3, #6
 80024ec:	d902      	bls.n	80024f4 <NVIC_EncodePriority+0x30>
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	3b03      	subs	r3, #3
 80024f2:	e000      	b.n	80024f6 <NVIC_EncodePriority+0x32>
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f8:	f04f 32ff 	mov.w	r2, #4294967295
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	401a      	ands	r2, r3
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800250c:	f04f 31ff 	mov.w	r1, #4294967295
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	fa01 f303 	lsl.w	r3, r1, r3
 8002516:	43d9      	mvns	r1, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800251c:	4313      	orrs	r3, r2
         );
}
 800251e:	4618      	mov	r0, r3
 8002520:	3724      	adds	r7, #36	@ 0x24
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b082      	sub	sp, #8
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7ff ff4c 	bl	80023d0 <__NVIC_SetPriorityGrouping>
}
 8002538:	bf00      	nop
 800253a:	3708      	adds	r7, #8
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002552:	f7ff ff61 	bl	8002418 <__NVIC_GetPriorityGrouping>
 8002556:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	68b9      	ldr	r1, [r7, #8]
 800255c:	6978      	ldr	r0, [r7, #20]
 800255e:	f7ff ffb1 	bl	80024c4 <NVIC_EncodePriority>
 8002562:	4602      	mov	r2, r0
 8002564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff ff80 	bl	8002470 <__NVIC_SetPriority>
}
 8002570:	bf00      	nop
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff ff54 	bl	8002434 <__NVIC_EnableIRQ>
}
 800258c:	bf00      	nop
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002594:	b480      	push	{r7}
 8002596:	b089      	sub	sp, #36	@ 0x24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025a2:	2300      	movs	r3, #0
 80025a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025a6:	2300      	movs	r3, #0
 80025a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025aa:	2300      	movs	r3, #0
 80025ac:	61fb      	str	r3, [r7, #28]
 80025ae:	e159      	b.n	8002864 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025b0:	2201      	movs	r2, #1
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	4013      	ands	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	f040 8148 	bne.w	800285e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f003 0303 	and.w	r3, r3, #3
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d005      	beq.n	80025e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d130      	bne.n	8002648 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	2203      	movs	r2, #3
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43db      	mvns	r3, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4013      	ands	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	68da      	ldr	r2, [r3, #12]
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	4313      	orrs	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800261c:	2201      	movs	r2, #1
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	43db      	mvns	r3, r3
 8002626:	69ba      	ldr	r2, [r7, #24]
 8002628:	4013      	ands	r3, r2
 800262a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	091b      	lsrs	r3, r3, #4
 8002632:	f003 0201 	and.w	r2, r3, #1
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	4313      	orrs	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	2b03      	cmp	r3, #3
 8002652:	d017      	beq.n	8002684 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	2203      	movs	r2, #3
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	43db      	mvns	r3, r3
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	4013      	ands	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	4313      	orrs	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 0303 	and.w	r3, r3, #3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d123      	bne.n	80026d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	08da      	lsrs	r2, r3, #3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3208      	adds	r2, #8
 8002698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800269c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	220f      	movs	r2, #15
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	691a      	ldr	r2, [r3, #16]
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	08da      	lsrs	r2, r3, #3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3208      	adds	r2, #8
 80026d2:	69b9      	ldr	r1, [r7, #24]
 80026d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	2203      	movs	r2, #3
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 0203 	and.w	r2, r3, #3
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4313      	orrs	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 80a2 	beq.w	800285e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	4b57      	ldr	r3, [pc, #348]	@ (800287c <HAL_GPIO_Init+0x2e8>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	4a56      	ldr	r2, [pc, #344]	@ (800287c <HAL_GPIO_Init+0x2e8>)
 8002724:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002728:	6453      	str	r3, [r2, #68]	@ 0x44
 800272a:	4b54      	ldr	r3, [pc, #336]	@ (800287c <HAL_GPIO_Init+0x2e8>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002736:	4a52      	ldr	r2, [pc, #328]	@ (8002880 <HAL_GPIO_Init+0x2ec>)
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	089b      	lsrs	r3, r3, #2
 800273c:	3302      	adds	r3, #2
 800273e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002742:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	220f      	movs	r2, #15
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a49      	ldr	r2, [pc, #292]	@ (8002884 <HAL_GPIO_Init+0x2f0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d019      	beq.n	8002796 <HAL_GPIO_Init+0x202>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a48      	ldr	r2, [pc, #288]	@ (8002888 <HAL_GPIO_Init+0x2f4>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d013      	beq.n	8002792 <HAL_GPIO_Init+0x1fe>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a47      	ldr	r2, [pc, #284]	@ (800288c <HAL_GPIO_Init+0x2f8>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00d      	beq.n	800278e <HAL_GPIO_Init+0x1fa>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a46      	ldr	r2, [pc, #280]	@ (8002890 <HAL_GPIO_Init+0x2fc>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d007      	beq.n	800278a <HAL_GPIO_Init+0x1f6>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a45      	ldr	r2, [pc, #276]	@ (8002894 <HAL_GPIO_Init+0x300>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d101      	bne.n	8002786 <HAL_GPIO_Init+0x1f2>
 8002782:	2304      	movs	r3, #4
 8002784:	e008      	b.n	8002798 <HAL_GPIO_Init+0x204>
 8002786:	2307      	movs	r3, #7
 8002788:	e006      	b.n	8002798 <HAL_GPIO_Init+0x204>
 800278a:	2303      	movs	r3, #3
 800278c:	e004      	b.n	8002798 <HAL_GPIO_Init+0x204>
 800278e:	2302      	movs	r3, #2
 8002790:	e002      	b.n	8002798 <HAL_GPIO_Init+0x204>
 8002792:	2301      	movs	r3, #1
 8002794:	e000      	b.n	8002798 <HAL_GPIO_Init+0x204>
 8002796:	2300      	movs	r3, #0
 8002798:	69fa      	ldr	r2, [r7, #28]
 800279a:	f002 0203 	and.w	r2, r2, #3
 800279e:	0092      	lsls	r2, r2, #2
 80027a0:	4093      	lsls	r3, r2
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027a8:	4935      	ldr	r1, [pc, #212]	@ (8002880 <HAL_GPIO_Init+0x2ec>)
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	089b      	lsrs	r3, r3, #2
 80027ae:	3302      	adds	r3, #2
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027b6:	4b38      	ldr	r3, [pc, #224]	@ (8002898 <HAL_GPIO_Init+0x304>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	43db      	mvns	r3, r3
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	4013      	ands	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d003      	beq.n	80027da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027da:	4a2f      	ldr	r2, [pc, #188]	@ (8002898 <HAL_GPIO_Init+0x304>)
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002898 <HAL_GPIO_Init+0x304>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d003      	beq.n	8002804 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	4313      	orrs	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002804:	4a24      	ldr	r2, [pc, #144]	@ (8002898 <HAL_GPIO_Init+0x304>)
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800280a:	4b23      	ldr	r3, [pc, #140]	@ (8002898 <HAL_GPIO_Init+0x304>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	43db      	mvns	r3, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4013      	ands	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800282e:	4a1a      	ldr	r2, [pc, #104]	@ (8002898 <HAL_GPIO_Init+0x304>)
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002834:	4b18      	ldr	r3, [pc, #96]	@ (8002898 <HAL_GPIO_Init+0x304>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	43db      	mvns	r3, r3
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	4013      	ands	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	4313      	orrs	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002858:	4a0f      	ldr	r2, [pc, #60]	@ (8002898 <HAL_GPIO_Init+0x304>)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	3301      	adds	r3, #1
 8002862:	61fb      	str	r3, [r7, #28]
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	2b0f      	cmp	r3, #15
 8002868:	f67f aea2 	bls.w	80025b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	3724      	adds	r7, #36	@ 0x24
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800
 8002880:	40013800 	.word	0x40013800
 8002884:	40020000 	.word	0x40020000
 8002888:	40020400 	.word	0x40020400
 800288c:	40020800 	.word	0x40020800
 8002890:	40020c00 	.word	0x40020c00
 8002894:	40021000 	.word	0x40021000
 8002898:	40013c00 	.word	0x40013c00

0800289c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	460b      	mov	r3, r1
 80028a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691a      	ldr	r2, [r3, #16]
 80028ac:	887b      	ldrh	r3, [r7, #2]
 80028ae:	4013      	ands	r3, r2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d002      	beq.n	80028ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73fb      	strb	r3, [r7, #15]
 80028b8:	e001      	b.n	80028be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028ba:	2300      	movs	r3, #0
 80028bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028be:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	807b      	strh	r3, [r7, #2]
 80028d8:	4613      	mov	r3, r2
 80028da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028dc:	787b      	ldrb	r3, [r7, #1]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028e2:	887a      	ldrh	r2, [r7, #2]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028e8:	e003      	b.n	80028f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028ea:	887b      	ldrh	r3, [r7, #2]
 80028ec:	041a      	lsls	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	619a      	str	r2, [r3, #24]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028fe:	b480      	push	{r7}
 8002900:	b085      	sub	sp, #20
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	460b      	mov	r3, r1
 8002908:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002910:	887a      	ldrh	r2, [r7, #2]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4013      	ands	r3, r2
 8002916:	041a      	lsls	r2, r3, #16
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	43d9      	mvns	r1, r3
 800291c:	887b      	ldrh	r3, [r7, #2]
 800291e:	400b      	ands	r3, r1
 8002920:	431a      	orrs	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	619a      	str	r2, [r3, #24]
}
 8002926:	bf00      	nop
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
	...

08002934 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e267      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d075      	beq.n	8002a3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002952:	4b88      	ldr	r3, [pc, #544]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	2b04      	cmp	r3, #4
 800295c:	d00c      	beq.n	8002978 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800295e:	4b85      	ldr	r3, [pc, #532]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002966:	2b08      	cmp	r3, #8
 8002968:	d112      	bne.n	8002990 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800296a:	4b82      	ldr	r3, [pc, #520]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002972:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002976:	d10b      	bne.n	8002990 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002978:	4b7e      	ldr	r3, [pc, #504]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d05b      	beq.n	8002a3c <HAL_RCC_OscConfig+0x108>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d157      	bne.n	8002a3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e242      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002998:	d106      	bne.n	80029a8 <HAL_RCC_OscConfig+0x74>
 800299a:	4b76      	ldr	r3, [pc, #472]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a75      	ldr	r2, [pc, #468]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	e01d      	b.n	80029e4 <HAL_RCC_OscConfig+0xb0>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029b0:	d10c      	bne.n	80029cc <HAL_RCC_OscConfig+0x98>
 80029b2:	4b70      	ldr	r3, [pc, #448]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a6f      	ldr	r2, [pc, #444]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	4b6d      	ldr	r3, [pc, #436]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a6c      	ldr	r2, [pc, #432]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	e00b      	b.n	80029e4 <HAL_RCC_OscConfig+0xb0>
 80029cc:	4b69      	ldr	r3, [pc, #420]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a68      	ldr	r2, [pc, #416]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	4b66      	ldr	r3, [pc, #408]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a65      	ldr	r2, [pc, #404]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 80029de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d013      	beq.n	8002a14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ec:	f7ff fcc0 	bl	8002370 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f4:	f7ff fcbc 	bl	8002370 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b64      	cmp	r3, #100	@ 0x64
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e207      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a06:	4b5b      	ldr	r3, [pc, #364]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d0f0      	beq.n	80029f4 <HAL_RCC_OscConfig+0xc0>
 8002a12:	e014      	b.n	8002a3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a14:	f7ff fcac 	bl	8002370 <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a1c:	f7ff fca8 	bl	8002370 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b64      	cmp	r3, #100	@ 0x64
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e1f3      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a2e:	4b51      	ldr	r3, [pc, #324]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0xe8>
 8002a3a:	e000      	b.n	8002a3e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d063      	beq.n	8002b12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a4a:	4b4a      	ldr	r3, [pc, #296]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 030c 	and.w	r3, r3, #12
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00b      	beq.n	8002a6e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a56:	4b47      	ldr	r3, [pc, #284]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a5e:	2b08      	cmp	r3, #8
 8002a60:	d11c      	bne.n	8002a9c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a62:	4b44      	ldr	r3, [pc, #272]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d116      	bne.n	8002a9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a6e:	4b41      	ldr	r3, [pc, #260]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d005      	beq.n	8002a86 <HAL_RCC_OscConfig+0x152>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d001      	beq.n	8002a86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e1c7      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a86:	4b3b      	ldr	r3, [pc, #236]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	4937      	ldr	r1, [pc, #220]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a9a:	e03a      	b.n	8002b12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d020      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aa4:	4b34      	ldr	r3, [pc, #208]	@ (8002b78 <HAL_RCC_OscConfig+0x244>)
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aaa:	f7ff fc61 	bl	8002370 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ab2:	f7ff fc5d 	bl	8002370 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e1a8      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0f0      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad0:	4b28      	ldr	r3, [pc, #160]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	4925      	ldr	r1, [pc, #148]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	600b      	str	r3, [r1, #0]
 8002ae4:	e015      	b.n	8002b12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ae6:	4b24      	ldr	r3, [pc, #144]	@ (8002b78 <HAL_RCC_OscConfig+0x244>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aec:	f7ff fc40 	bl	8002370 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af4:	f7ff fc3c 	bl	8002370 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e187      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b06:	4b1b      	ldr	r3, [pc, #108]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0308 	and.w	r3, r3, #8
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d036      	beq.n	8002b8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d016      	beq.n	8002b54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b26:	4b15      	ldr	r3, [pc, #84]	@ (8002b7c <HAL_RCC_OscConfig+0x248>)
 8002b28:	2201      	movs	r2, #1
 8002b2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2c:	f7ff fc20 	bl	8002370 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b34:	f7ff fc1c 	bl	8002370 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e167      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b46:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <HAL_RCC_OscConfig+0x240>)
 8002b48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0x200>
 8002b52:	e01b      	b.n	8002b8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b54:	4b09      	ldr	r3, [pc, #36]	@ (8002b7c <HAL_RCC_OscConfig+0x248>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5a:	f7ff fc09 	bl	8002370 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b60:	e00e      	b.n	8002b80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b62:	f7ff fc05 	bl	8002370 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d907      	bls.n	8002b80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e150      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
 8002b74:	40023800 	.word	0x40023800
 8002b78:	42470000 	.word	0x42470000
 8002b7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b80:	4b88      	ldr	r3, [pc, #544]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002b82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1ea      	bne.n	8002b62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	f000 8097 	beq.w	8002cc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b9e:	4b81      	ldr	r3, [pc, #516]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10f      	bne.n	8002bca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	4b7d      	ldr	r3, [pc, #500]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	4a7c      	ldr	r2, [pc, #496]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bba:	4b7a      	ldr	r3, [pc, #488]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bc2:	60bb      	str	r3, [r7, #8]
 8002bc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bca:	4b77      	ldr	r3, [pc, #476]	@ (8002da8 <HAL_RCC_OscConfig+0x474>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d118      	bne.n	8002c08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bd6:	4b74      	ldr	r3, [pc, #464]	@ (8002da8 <HAL_RCC_OscConfig+0x474>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a73      	ldr	r2, [pc, #460]	@ (8002da8 <HAL_RCC_OscConfig+0x474>)
 8002bdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002be0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002be2:	f7ff fbc5 	bl	8002370 <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be8:	e008      	b.n	8002bfc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bea:	f7ff fbc1 	bl	8002370 <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e10c      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bfc:	4b6a      	ldr	r3, [pc, #424]	@ (8002da8 <HAL_RCC_OscConfig+0x474>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0f0      	beq.n	8002bea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d106      	bne.n	8002c1e <HAL_RCC_OscConfig+0x2ea>
 8002c10:	4b64      	ldr	r3, [pc, #400]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c14:	4a63      	ldr	r2, [pc, #396]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c16:	f043 0301 	orr.w	r3, r3, #1
 8002c1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c1c:	e01c      	b.n	8002c58 <HAL_RCC_OscConfig+0x324>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2b05      	cmp	r3, #5
 8002c24:	d10c      	bne.n	8002c40 <HAL_RCC_OscConfig+0x30c>
 8002c26:	4b5f      	ldr	r3, [pc, #380]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c2a:	4a5e      	ldr	r2, [pc, #376]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c2c:	f043 0304 	orr.w	r3, r3, #4
 8002c30:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c32:	4b5c      	ldr	r3, [pc, #368]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c36:	4a5b      	ldr	r2, [pc, #364]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c38:	f043 0301 	orr.w	r3, r3, #1
 8002c3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c3e:	e00b      	b.n	8002c58 <HAL_RCC_OscConfig+0x324>
 8002c40:	4b58      	ldr	r3, [pc, #352]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c44:	4a57      	ldr	r2, [pc, #348]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c46:	f023 0301 	bic.w	r3, r3, #1
 8002c4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c4c:	4b55      	ldr	r3, [pc, #340]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c50:	4a54      	ldr	r2, [pc, #336]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c52:	f023 0304 	bic.w	r3, r3, #4
 8002c56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d015      	beq.n	8002c8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c60:	f7ff fb86 	bl	8002370 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c66:	e00a      	b.n	8002c7e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c68:	f7ff fb82 	bl	8002370 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e0cb      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c7e:	4b49      	ldr	r3, [pc, #292]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0ee      	beq.n	8002c68 <HAL_RCC_OscConfig+0x334>
 8002c8a:	e014      	b.n	8002cb6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c8c:	f7ff fb70 	bl	8002370 <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c92:	e00a      	b.n	8002caa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c94:	f7ff fb6c 	bl	8002370 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e0b5      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002caa:	4b3e      	ldr	r3, [pc, #248]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1ee      	bne.n	8002c94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cb6:	7dfb      	ldrb	r3, [r7, #23]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d105      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cbc:	4b39      	ldr	r3, [pc, #228]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc0:	4a38      	ldr	r2, [pc, #224]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002cc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 80a1 	beq.w	8002e14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cd2:	4b34      	ldr	r3, [pc, #208]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 030c 	and.w	r3, r3, #12
 8002cda:	2b08      	cmp	r3, #8
 8002cdc:	d05c      	beq.n	8002d98 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d141      	bne.n	8002d6a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ce6:	4b31      	ldr	r3, [pc, #196]	@ (8002dac <HAL_RCC_OscConfig+0x478>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cec:	f7ff fb40 	bl	8002370 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf4:	f7ff fb3c 	bl	8002370 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e087      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d06:	4b27      	ldr	r3, [pc, #156]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1f0      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69da      	ldr	r2, [r3, #28]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d20:	019b      	lsls	r3, r3, #6
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d28:	085b      	lsrs	r3, r3, #1
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	041b      	lsls	r3, r3, #16
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d34:	061b      	lsls	r3, r3, #24
 8002d36:	491b      	ldr	r1, [pc, #108]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dac <HAL_RCC_OscConfig+0x478>)
 8002d3e:	2201      	movs	r2, #1
 8002d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d42:	f7ff fb15 	bl	8002370 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4a:	f7ff fb11 	bl	8002370 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e05c      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d5c:	4b11      	ldr	r3, [pc, #68]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0f0      	beq.n	8002d4a <HAL_RCC_OscConfig+0x416>
 8002d68:	e054      	b.n	8002e14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6a:	4b10      	ldr	r3, [pc, #64]	@ (8002dac <HAL_RCC_OscConfig+0x478>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d70:	f7ff fafe 	bl	8002370 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d78:	f7ff fafa 	bl	8002370 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e045      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d8a:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <HAL_RCC_OscConfig+0x470>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1f0      	bne.n	8002d78 <HAL_RCC_OscConfig+0x444>
 8002d96:	e03d      	b.n	8002e14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d107      	bne.n	8002db0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e038      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
 8002da4:	40023800 	.word	0x40023800
 8002da8:	40007000 	.word	0x40007000
 8002dac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002db0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e20 <HAL_RCC_OscConfig+0x4ec>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d028      	beq.n	8002e10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d121      	bne.n	8002e10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d11a      	bne.n	8002e10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002de0:	4013      	ands	r3, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002de6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d111      	bne.n	8002e10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df6:	085b      	lsrs	r3, r3, #1
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d107      	bne.n	8002e10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d001      	beq.n	8002e14 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e000      	b.n	8002e16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40023800 	.word	0x40023800

08002e24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e0cc      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e38:	4b68      	ldr	r3, [pc, #416]	@ (8002fdc <HAL_RCC_ClockConfig+0x1b8>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0307 	and.w	r3, r3, #7
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d90c      	bls.n	8002e60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e46:	4b65      	ldr	r3, [pc, #404]	@ (8002fdc <HAL_RCC_ClockConfig+0x1b8>)
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	b2d2      	uxtb	r2, r2
 8002e4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e4e:	4b63      	ldr	r3, [pc, #396]	@ (8002fdc <HAL_RCC_ClockConfig+0x1b8>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d001      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e0b8      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d020      	beq.n	8002eae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0304 	and.w	r3, r3, #4
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d005      	beq.n	8002e84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e78:	4b59      	ldr	r3, [pc, #356]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	4a58      	ldr	r2, [pc, #352]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0308 	and.w	r3, r3, #8
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d005      	beq.n	8002e9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e90:	4b53      	ldr	r3, [pc, #332]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	4a52      	ldr	r2, [pc, #328]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e9c:	4b50      	ldr	r3, [pc, #320]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	494d      	ldr	r1, [pc, #308]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d044      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d107      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec2:	4b47      	ldr	r3, [pc, #284]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d119      	bne.n	8002f02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e07f      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d003      	beq.n	8002ee2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d107      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee2:	4b3f      	ldr	r3, [pc, #252]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d109      	bne.n	8002f02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e06f      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e067      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f02:	4b37      	ldr	r3, [pc, #220]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f023 0203 	bic.w	r2, r3, #3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	4934      	ldr	r1, [pc, #208]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f14:	f7ff fa2c 	bl	8002370 <HAL_GetTick>
 8002f18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f1a:	e00a      	b.n	8002f32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f1c:	f7ff fa28 	bl	8002370 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e04f      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f32:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 020c 	and.w	r2, r3, #12
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d1eb      	bne.n	8002f1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f44:	4b25      	ldr	r3, [pc, #148]	@ (8002fdc <HAL_RCC_ClockConfig+0x1b8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d20c      	bcs.n	8002f6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f52:	4b22      	ldr	r3, [pc, #136]	@ (8002fdc <HAL_RCC_ClockConfig+0x1b8>)
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f5a:	4b20      	ldr	r3, [pc, #128]	@ (8002fdc <HAL_RCC_ClockConfig+0x1b8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d001      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e032      	b.n	8002fd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f78:	4b19      	ldr	r3, [pc, #100]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	4916      	ldr	r1, [pc, #88]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f96:	4b12      	ldr	r3, [pc, #72]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	490e      	ldr	r1, [pc, #56]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002faa:	f000 f821 	bl	8002ff0 <HAL_RCC_GetSysClockFreq>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	091b      	lsrs	r3, r3, #4
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	490a      	ldr	r1, [pc, #40]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1c0>)
 8002fbc:	5ccb      	ldrb	r3, [r1, r3]
 8002fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc2:	4a09      	ldr	r2, [pc, #36]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002fc6:	4b09      	ldr	r3, [pc, #36]	@ (8002fec <HAL_RCC_ClockConfig+0x1c8>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff f8c4 	bl	8002158 <HAL_InitTick>

  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40023c00 	.word	0x40023c00
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	08007090 	.word	0x08007090
 8002fe8:	20000000 	.word	0x20000000
 8002fec:	20000004 	.word	0x20000004

08002ff0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ff0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ff4:	b094      	sub	sp, #80	@ 0x50
 8002ff6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003004:	2300      	movs	r3, #0
 8003006:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003008:	4b79      	ldr	r3, [pc, #484]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f003 030c 	and.w	r3, r3, #12
 8003010:	2b08      	cmp	r3, #8
 8003012:	d00d      	beq.n	8003030 <HAL_RCC_GetSysClockFreq+0x40>
 8003014:	2b08      	cmp	r3, #8
 8003016:	f200 80e1 	bhi.w	80031dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800301a:	2b00      	cmp	r3, #0
 800301c:	d002      	beq.n	8003024 <HAL_RCC_GetSysClockFreq+0x34>
 800301e:	2b04      	cmp	r3, #4
 8003020:	d003      	beq.n	800302a <HAL_RCC_GetSysClockFreq+0x3a>
 8003022:	e0db      	b.n	80031dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003024:	4b73      	ldr	r3, [pc, #460]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003026:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003028:	e0db      	b.n	80031e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800302a:	4b73      	ldr	r3, [pc, #460]	@ (80031f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800302c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800302e:	e0d8      	b.n	80031e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003030:	4b6f      	ldr	r3, [pc, #444]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003038:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800303a:	4b6d      	ldr	r3, [pc, #436]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d063      	beq.n	800310e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003046:	4b6a      	ldr	r3, [pc, #424]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	099b      	lsrs	r3, r3, #6
 800304c:	2200      	movs	r2, #0
 800304e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003050:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003054:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003058:	633b      	str	r3, [r7, #48]	@ 0x30
 800305a:	2300      	movs	r3, #0
 800305c:	637b      	str	r3, [r7, #52]	@ 0x34
 800305e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003062:	4622      	mov	r2, r4
 8003064:	462b      	mov	r3, r5
 8003066:	f04f 0000 	mov.w	r0, #0
 800306a:	f04f 0100 	mov.w	r1, #0
 800306e:	0159      	lsls	r1, r3, #5
 8003070:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003074:	0150      	lsls	r0, r2, #5
 8003076:	4602      	mov	r2, r0
 8003078:	460b      	mov	r3, r1
 800307a:	4621      	mov	r1, r4
 800307c:	1a51      	subs	r1, r2, r1
 800307e:	6139      	str	r1, [r7, #16]
 8003080:	4629      	mov	r1, r5
 8003082:	eb63 0301 	sbc.w	r3, r3, r1
 8003086:	617b      	str	r3, [r7, #20]
 8003088:	f04f 0200 	mov.w	r2, #0
 800308c:	f04f 0300 	mov.w	r3, #0
 8003090:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003094:	4659      	mov	r1, fp
 8003096:	018b      	lsls	r3, r1, #6
 8003098:	4651      	mov	r1, sl
 800309a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800309e:	4651      	mov	r1, sl
 80030a0:	018a      	lsls	r2, r1, #6
 80030a2:	4651      	mov	r1, sl
 80030a4:	ebb2 0801 	subs.w	r8, r2, r1
 80030a8:	4659      	mov	r1, fp
 80030aa:	eb63 0901 	sbc.w	r9, r3, r1
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	f04f 0300 	mov.w	r3, #0
 80030b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030c2:	4690      	mov	r8, r2
 80030c4:	4699      	mov	r9, r3
 80030c6:	4623      	mov	r3, r4
 80030c8:	eb18 0303 	adds.w	r3, r8, r3
 80030cc:	60bb      	str	r3, [r7, #8]
 80030ce:	462b      	mov	r3, r5
 80030d0:	eb49 0303 	adc.w	r3, r9, r3
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	f04f 0200 	mov.w	r2, #0
 80030da:	f04f 0300 	mov.w	r3, #0
 80030de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030e2:	4629      	mov	r1, r5
 80030e4:	024b      	lsls	r3, r1, #9
 80030e6:	4621      	mov	r1, r4
 80030e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030ec:	4621      	mov	r1, r4
 80030ee:	024a      	lsls	r2, r1, #9
 80030f0:	4610      	mov	r0, r2
 80030f2:	4619      	mov	r1, r3
 80030f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030f6:	2200      	movs	r2, #0
 80030f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003100:	f7fd f86e 	bl	80001e0 <__aeabi_uldivmod>
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	4613      	mov	r3, r2
 800310a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800310c:	e058      	b.n	80031c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800310e:	4b38      	ldr	r3, [pc, #224]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	099b      	lsrs	r3, r3, #6
 8003114:	2200      	movs	r2, #0
 8003116:	4618      	mov	r0, r3
 8003118:	4611      	mov	r1, r2
 800311a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800311e:	623b      	str	r3, [r7, #32]
 8003120:	2300      	movs	r3, #0
 8003122:	627b      	str	r3, [r7, #36]	@ 0x24
 8003124:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003128:	4642      	mov	r2, r8
 800312a:	464b      	mov	r3, r9
 800312c:	f04f 0000 	mov.w	r0, #0
 8003130:	f04f 0100 	mov.w	r1, #0
 8003134:	0159      	lsls	r1, r3, #5
 8003136:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800313a:	0150      	lsls	r0, r2, #5
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	4641      	mov	r1, r8
 8003142:	ebb2 0a01 	subs.w	sl, r2, r1
 8003146:	4649      	mov	r1, r9
 8003148:	eb63 0b01 	sbc.w	fp, r3, r1
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	f04f 0300 	mov.w	r3, #0
 8003154:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003158:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800315c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003160:	ebb2 040a 	subs.w	r4, r2, sl
 8003164:	eb63 050b 	sbc.w	r5, r3, fp
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	00eb      	lsls	r3, r5, #3
 8003172:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003176:	00e2      	lsls	r2, r4, #3
 8003178:	4614      	mov	r4, r2
 800317a:	461d      	mov	r5, r3
 800317c:	4643      	mov	r3, r8
 800317e:	18e3      	adds	r3, r4, r3
 8003180:	603b      	str	r3, [r7, #0]
 8003182:	464b      	mov	r3, r9
 8003184:	eb45 0303 	adc.w	r3, r5, r3
 8003188:	607b      	str	r3, [r7, #4]
 800318a:	f04f 0200 	mov.w	r2, #0
 800318e:	f04f 0300 	mov.w	r3, #0
 8003192:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003196:	4629      	mov	r1, r5
 8003198:	028b      	lsls	r3, r1, #10
 800319a:	4621      	mov	r1, r4
 800319c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031a0:	4621      	mov	r1, r4
 80031a2:	028a      	lsls	r2, r1, #10
 80031a4:	4610      	mov	r0, r2
 80031a6:	4619      	mov	r1, r3
 80031a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031aa:	2200      	movs	r2, #0
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	61fa      	str	r2, [r7, #28]
 80031b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031b4:	f7fd f814 	bl	80001e0 <__aeabi_uldivmod>
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	4613      	mov	r3, r2
 80031be:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80031c0:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	0c1b      	lsrs	r3, r3, #16
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	3301      	adds	r3, #1
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80031d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031da:	e002      	b.n	80031e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031dc:	4b05      	ldr	r3, [pc, #20]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80031de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3750      	adds	r7, #80	@ 0x50
 80031e8:	46bd      	mov	sp, r7
 80031ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ee:	bf00      	nop
 80031f0:	40023800 	.word	0x40023800
 80031f4:	00f42400 	.word	0x00f42400
 80031f8:	007a1200 	.word	0x007a1200

080031fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003200:	4b03      	ldr	r3, [pc, #12]	@ (8003210 <HAL_RCC_GetHCLKFreq+0x14>)
 8003202:	681b      	ldr	r3, [r3, #0]
}
 8003204:	4618      	mov	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	20000000 	.word	0x20000000

08003214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003218:	f7ff fff0 	bl	80031fc <HAL_RCC_GetHCLKFreq>
 800321c:	4602      	mov	r2, r0
 800321e:	4b05      	ldr	r3, [pc, #20]	@ (8003234 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	0b5b      	lsrs	r3, r3, #13
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	4903      	ldr	r1, [pc, #12]	@ (8003238 <HAL_RCC_GetPCLK2Freq+0x24>)
 800322a:	5ccb      	ldrb	r3, [r1, r3]
 800322c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003230:	4618      	mov	r0, r3
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40023800 	.word	0x40023800
 8003238:	080070a0 	.word	0x080070a0

0800323c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	220f      	movs	r2, #15
 800324a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800324c:	4b12      	ldr	r3, [pc, #72]	@ (8003298 <HAL_RCC_GetClockConfig+0x5c>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 0203 	and.w	r2, r3, #3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003258:	4b0f      	ldr	r3, [pc, #60]	@ (8003298 <HAL_RCC_GetClockConfig+0x5c>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003264:	4b0c      	ldr	r3, [pc, #48]	@ (8003298 <HAL_RCC_GetClockConfig+0x5c>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003270:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <HAL_RCC_GetClockConfig+0x5c>)
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	08db      	lsrs	r3, r3, #3
 8003276:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800327e:	4b07      	ldr	r3, [pc, #28]	@ (800329c <HAL_RCC_GetClockConfig+0x60>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0207 	and.w	r2, r3, #7
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	601a      	str	r2, [r3, #0]
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	40023800 	.word	0x40023800
 800329c:	40023c00 	.word	0x40023c00

080032a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e07b      	b.n	80033aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d108      	bne.n	80032cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032c2:	d009      	beq.n	80032d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	61da      	str	r2, [r3, #28]
 80032ca:	e005      	b.n	80032d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d106      	bne.n	80032f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7fe fe54 	bl	8001fa0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800330e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003320:	431a      	orrs	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	431a      	orrs	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	431a      	orrs	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	699b      	ldr	r3, [r3, #24]
 8003344:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800335c:	ea42 0103 	orr.w	r1, r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003364:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	0c1b      	lsrs	r3, r3, #16
 8003376:	f003 0104 	and.w	r1, r3, #4
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337e:	f003 0210 	and.w	r2, r3, #16
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	69da      	ldr	r2, [r3, #28]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003398:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b088      	sub	sp, #32
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	60f8      	str	r0, [r7, #12]
 80033ba:	60b9      	str	r1, [r7, #8]
 80033bc:	603b      	str	r3, [r7, #0]
 80033be:	4613      	mov	r3, r2
 80033c0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033c2:	f7fe ffd5 	bl	8002370 <HAL_GetTick>
 80033c6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80033c8:	88fb      	ldrh	r3, [r7, #6]
 80033ca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d001      	beq.n	80033dc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80033d8:	2302      	movs	r3, #2
 80033da:	e12a      	b.n	8003632 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d002      	beq.n	80033e8 <HAL_SPI_Transmit+0x36>
 80033e2:	88fb      	ldrh	r3, [r7, #6]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e122      	b.n	8003632 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <HAL_SPI_Transmit+0x48>
 80033f6:	2302      	movs	r3, #2
 80033f8:	e11b      	b.n	8003632 <HAL_SPI_Transmit+0x280>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2203      	movs	r2, #3
 8003406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	88fa      	ldrh	r2, [r7, #6]
 800341a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	88fa      	ldrh	r2, [r7, #6]
 8003420:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003448:	d10f      	bne.n	800346a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003458:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003468:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003474:	2b40      	cmp	r3, #64	@ 0x40
 8003476:	d007      	beq.n	8003488 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003486:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003490:	d152      	bne.n	8003538 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d002      	beq.n	80034a0 <HAL_SPI_Transmit+0xee>
 800349a:	8b7b      	ldrh	r3, [r7, #26]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d145      	bne.n	800352c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a4:	881a      	ldrh	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b0:	1c9a      	adds	r2, r3, #2
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	3b01      	subs	r3, #1
 80034be:	b29a      	uxth	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034c4:	e032      	b.n	800352c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d112      	bne.n	80034fa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d8:	881a      	ldrh	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e4:	1c9a      	adds	r2, r3, #2
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80034f8:	e018      	b.n	800352c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034fa:	f7fe ff39 	bl	8002370 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	429a      	cmp	r2, r3
 8003508:	d803      	bhi.n	8003512 <HAL_SPI_Transmit+0x160>
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003510:	d102      	bne.n	8003518 <HAL_SPI_Transmit+0x166>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d109      	bne.n	800352c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e082      	b.n	8003632 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1c7      	bne.n	80034c6 <HAL_SPI_Transmit+0x114>
 8003536:	e053      	b.n	80035e0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <HAL_SPI_Transmit+0x194>
 8003540:	8b7b      	ldrh	r3, [r7, #26]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d147      	bne.n	80035d6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	330c      	adds	r3, #12
 8003550:	7812      	ldrb	r2, [r2, #0]
 8003552:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003558:	1c5a      	adds	r2, r3, #1
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800356c:	e033      	b.n	80035d6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b02      	cmp	r3, #2
 800357a:	d113      	bne.n	80035a4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	330c      	adds	r3, #12
 8003586:	7812      	ldrb	r2, [r2, #0]
 8003588:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003598:	b29b      	uxth	r3, r3
 800359a:	3b01      	subs	r3, #1
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80035a2:	e018      	b.n	80035d6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035a4:	f7fe fee4 	bl	8002370 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d803      	bhi.n	80035bc <HAL_SPI_Transmit+0x20a>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ba:	d102      	bne.n	80035c2 <HAL_SPI_Transmit+0x210>
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d109      	bne.n	80035d6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e02d      	b.n	8003632 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035da:	b29b      	uxth	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1c6      	bne.n	800356e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035e0:	69fa      	ldr	r2, [r7, #28]
 80035e2:	6839      	ldr	r1, [r7, #0]
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 fa59 	bl	8003a9c <SPI_EndRxTxTransaction>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d002      	beq.n	80035f6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2220      	movs	r2, #32
 80035f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10a      	bne.n	8003614 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035fe:	2300      	movs	r3, #0
 8003600:	617b      	str	r3, [r7, #20]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	617b      	str	r3, [r7, #20]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	617b      	str	r3, [r7, #20]
 8003612:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e000      	b.n	8003632 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003630:	2300      	movs	r3, #0
  }
}
 8003632:	4618      	mov	r0, r3
 8003634:	3720      	adds	r7, #32
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b08a      	sub	sp, #40	@ 0x28
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003648:	2301      	movs	r3, #1
 800364a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800364c:	f7fe fe90 	bl	8002370 <HAL_GetTick>
 8003650:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003658:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003660:	887b      	ldrh	r3, [r7, #2]
 8003662:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003664:	7ffb      	ldrb	r3, [r7, #31]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d00c      	beq.n	8003684 <HAL_SPI_TransmitReceive+0x4a>
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003670:	d106      	bne.n	8003680 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d102      	bne.n	8003680 <HAL_SPI_TransmitReceive+0x46>
 800367a:	7ffb      	ldrb	r3, [r7, #31]
 800367c:	2b04      	cmp	r3, #4
 800367e:	d001      	beq.n	8003684 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003680:	2302      	movs	r3, #2
 8003682:	e17f      	b.n	8003984 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d005      	beq.n	8003696 <HAL_SPI_TransmitReceive+0x5c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d002      	beq.n	8003696 <HAL_SPI_TransmitReceive+0x5c>
 8003690:	887b      	ldrh	r3, [r7, #2]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e174      	b.n	8003984 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d101      	bne.n	80036a8 <HAL_SPI_TransmitReceive+0x6e>
 80036a4:	2302      	movs	r3, #2
 80036a6:	e16d      	b.n	8003984 <HAL_SPI_TransmitReceive+0x34a>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b04      	cmp	r3, #4
 80036ba:	d003      	beq.n	80036c4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2205      	movs	r2, #5
 80036c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	887a      	ldrh	r2, [r7, #2]
 80036d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	887a      	ldrh	r2, [r7, #2]
 80036da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	887a      	ldrh	r2, [r7, #2]
 80036e6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003704:	2b40      	cmp	r3, #64	@ 0x40
 8003706:	d007      	beq.n	8003718 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003716:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003720:	d17e      	bne.n	8003820 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d002      	beq.n	8003730 <HAL_SPI_TransmitReceive+0xf6>
 800372a:	8afb      	ldrh	r3, [r7, #22]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d16c      	bne.n	800380a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003734:	881a      	ldrh	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003740:	1c9a      	adds	r2, r3, #2
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800374a:	b29b      	uxth	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003754:	e059      	b.n	800380a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b02      	cmp	r3, #2
 8003762:	d11b      	bne.n	800379c <HAL_SPI_TransmitReceive+0x162>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003768:	b29b      	uxth	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d016      	beq.n	800379c <HAL_SPI_TransmitReceive+0x162>
 800376e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003770:	2b01      	cmp	r3, #1
 8003772:	d113      	bne.n	800379c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003778:	881a      	ldrh	r2, [r3, #0]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003784:	1c9a      	adds	r2, r3, #2
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800378e:	b29b      	uxth	r3, r3
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d119      	bne.n	80037de <HAL_SPI_TransmitReceive+0x1a4>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d014      	beq.n	80037de <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037be:	b292      	uxth	r2, r2
 80037c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c6:	1c9a      	adds	r2, r3, #2
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	3b01      	subs	r3, #1
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037da:	2301      	movs	r3, #1
 80037dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80037de:	f7fe fdc7 	bl	8002370 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	6a3b      	ldr	r3, [r7, #32]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d80d      	bhi.n	800380a <HAL_SPI_TransmitReceive+0x1d0>
 80037ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f4:	d009      	beq.n	800380a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e0bc      	b.n	8003984 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800380e:	b29b      	uxth	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1a0      	bne.n	8003756 <HAL_SPI_TransmitReceive+0x11c>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003818:	b29b      	uxth	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d19b      	bne.n	8003756 <HAL_SPI_TransmitReceive+0x11c>
 800381e:	e082      	b.n	8003926 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d002      	beq.n	800382e <HAL_SPI_TransmitReceive+0x1f4>
 8003828:	8afb      	ldrh	r3, [r7, #22]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d171      	bne.n	8003912 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	330c      	adds	r3, #12
 8003838:	7812      	ldrb	r2, [r2, #0]
 800383a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800384a:	b29b      	uxth	r3, r3
 800384c:	3b01      	subs	r3, #1
 800384e:	b29a      	uxth	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003854:	e05d      	b.n	8003912 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b02      	cmp	r3, #2
 8003862:	d11c      	bne.n	800389e <HAL_SPI_TransmitReceive+0x264>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003868:	b29b      	uxth	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d017      	beq.n	800389e <HAL_SPI_TransmitReceive+0x264>
 800386e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003870:	2b01      	cmp	r3, #1
 8003872:	d114      	bne.n	800389e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	330c      	adds	r3, #12
 800387e:	7812      	ldrb	r2, [r2, #0]
 8003880:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003886:	1c5a      	adds	r2, r3, #1
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d119      	bne.n	80038e0 <HAL_SPI_TransmitReceive+0x2a6>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d014      	beq.n	80038e0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c0:	b2d2      	uxtb	r2, r2
 80038c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80038dc:	2301      	movs	r3, #1
 80038de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80038e0:	f7fe fd46 	bl	8002370 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d803      	bhi.n	80038f8 <HAL_SPI_TransmitReceive+0x2be>
 80038f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f6:	d102      	bne.n	80038fe <HAL_SPI_TransmitReceive+0x2c4>
 80038f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d109      	bne.n	8003912 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e038      	b.n	8003984 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	d19c      	bne.n	8003856 <HAL_SPI_TransmitReceive+0x21c>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003920:	b29b      	uxth	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d197      	bne.n	8003856 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003926:	6a3a      	ldr	r2, [r7, #32]
 8003928:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 f8b6 	bl	8003a9c <SPI_EndRxTxTransaction>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d008      	beq.n	8003948 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2220      	movs	r2, #32
 800393a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e01d      	b.n	8003984 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10a      	bne.n	8003966 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003950:	2300      	movs	r3, #0
 8003952:	613b      	str	r3, [r7, #16]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	613b      	str	r3, [r7, #16]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	613b      	str	r3, [r7, #16]
 8003964:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e000      	b.n	8003984 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003982:	2300      	movs	r3, #0
  }
}
 8003984:	4618      	mov	r0, r3
 8003986:	3728      	adds	r7, #40	@ 0x28
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b088      	sub	sp, #32
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	603b      	str	r3, [r7, #0]
 8003998:	4613      	mov	r3, r2
 800399a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800399c:	f7fe fce8 	bl	8002370 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a4:	1a9b      	subs	r3, r3, r2
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	4413      	add	r3, r2
 80039aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80039ac:	f7fe fce0 	bl	8002370 <HAL_GetTick>
 80039b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80039b2:	4b39      	ldr	r3, [pc, #228]	@ (8003a98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	015b      	lsls	r3, r3, #5
 80039b8:	0d1b      	lsrs	r3, r3, #20
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	fb02 f303 	mul.w	r3, r2, r3
 80039c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039c2:	e055      	b.n	8003a70 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ca:	d051      	beq.n	8003a70 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039cc:	f7fe fcd0 	bl	8002370 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	69fa      	ldr	r2, [r7, #28]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d902      	bls.n	80039e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d13d      	bne.n	8003a5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80039f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039fa:	d111      	bne.n	8003a20 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a04:	d004      	beq.n	8003a10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a0e:	d107      	bne.n	8003a20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a28:	d10f      	bne.n	8003a4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e018      	b.n	8003a90 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d102      	bne.n	8003a6a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	e002      	b.n	8003a70 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689a      	ldr	r2, [r3, #8]
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	bf0c      	ite	eq
 8003a80:	2301      	moveq	r3, #1
 8003a82:	2300      	movne	r3, #0
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	461a      	mov	r2, r3
 8003a88:	79fb      	ldrb	r3, [r7, #7]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d19a      	bne.n	80039c4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3720      	adds	r7, #32
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	20000000 	.word	0x20000000

08003a9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	2102      	movs	r1, #2
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f7ff ff6a 	bl	800398c <SPI_WaitFlagStateUntilTimeout>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d007      	beq.n	8003ace <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ac2:	f043 0220 	orr.w	r2, r3, #32
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e032      	b.n	8003b34 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ace:	4b1b      	ldr	r3, [pc, #108]	@ (8003b3c <SPI_EndRxTxTransaction+0xa0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a1b      	ldr	r2, [pc, #108]	@ (8003b40 <SPI_EndRxTxTransaction+0xa4>)
 8003ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad8:	0d5b      	lsrs	r3, r3, #21
 8003ada:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ade:	fb02 f303 	mul.w	r3, r2, r3
 8003ae2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003aec:	d112      	bne.n	8003b14 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2200      	movs	r2, #0
 8003af6:	2180      	movs	r1, #128	@ 0x80
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f7ff ff47 	bl	800398c <SPI_WaitFlagStateUntilTimeout>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d016      	beq.n	8003b32 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b08:	f043 0220 	orr.w	r2, r3, #32
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e00f      	b.n	8003b34 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00a      	beq.n	8003b30 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b2a:	2b80      	cmp	r3, #128	@ 0x80
 8003b2c:	d0f2      	beq.n	8003b14 <SPI_EndRxTxTransaction+0x78>
 8003b2e:	e000      	b.n	8003b32 <SPI_EndRxTxTransaction+0x96>
        break;
 8003b30:	bf00      	nop
  }

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000000 	.word	0x20000000
 8003b40:	165e9f81 	.word	0x165e9f81

08003b44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e041      	b.n	8003bda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d106      	bne.n	8003b70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 f839 	bl	8003be2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	3304      	adds	r3, #4
 8003b80:	4619      	mov	r1, r3
 8003b82:	4610      	mov	r0, r2
 8003b84:	f000 f9b2 	bl	8003eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
	...

08003bf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d001      	beq.n	8003c10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e044      	b.n	8003c9a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2202      	movs	r2, #2
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68da      	ldr	r2, [r3, #12]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0201 	orr.w	r2, r2, #1
 8003c26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca8 <HAL_TIM_Base_Start_IT+0xb0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d018      	beq.n	8003c64 <HAL_TIM_Base_Start_IT+0x6c>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c3a:	d013      	beq.n	8003c64 <HAL_TIM_Base_Start_IT+0x6c>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a1a      	ldr	r2, [pc, #104]	@ (8003cac <HAL_TIM_Base_Start_IT+0xb4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d00e      	beq.n	8003c64 <HAL_TIM_Base_Start_IT+0x6c>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a19      	ldr	r2, [pc, #100]	@ (8003cb0 <HAL_TIM_Base_Start_IT+0xb8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d009      	beq.n	8003c64 <HAL_TIM_Base_Start_IT+0x6c>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a17      	ldr	r2, [pc, #92]	@ (8003cb4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d004      	beq.n	8003c64 <HAL_TIM_Base_Start_IT+0x6c>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a16      	ldr	r2, [pc, #88]	@ (8003cb8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d111      	bne.n	8003c88 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 0307 	and.w	r3, r3, #7
 8003c6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2b06      	cmp	r3, #6
 8003c74:	d010      	beq.n	8003c98 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f042 0201 	orr.w	r2, r2, #1
 8003c84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c86:	e007      	b.n	8003c98 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f042 0201 	orr.w	r2, r2, #1
 8003c96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3714      	adds	r7, #20
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	40010000 	.word	0x40010000
 8003cac:	40000400 	.word	0x40000400
 8003cb0:	40000800 	.word	0x40000800
 8003cb4:	40000c00 	.word	0x40000c00
 8003cb8:	40014000 	.word	0x40014000

08003cbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d020      	beq.n	8003d20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d01b      	beq.n	8003d20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f06f 0202 	mvn.w	r2, #2
 8003cf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f8d2 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003d0c:	e005      	b.n	8003d1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f8c4 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f8d5 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d020      	beq.n	8003d6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f003 0304 	and.w	r3, r3, #4
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d01b      	beq.n	8003d6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f06f 0204 	mvn.w	r2, #4
 8003d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2202      	movs	r2, #2
 8003d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 f8ac 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003d58:	e005      	b.n	8003d66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f89e 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f000 f8af 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d020      	beq.n	8003db8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f003 0308 	and.w	r3, r3, #8
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d01b      	beq.n	8003db8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f06f 0208 	mvn.w	r2, #8
 8003d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2204      	movs	r2, #4
 8003d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	f003 0303 	and.w	r3, r3, #3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f886 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003da4:	e005      	b.n	8003db2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f878 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f889 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	f003 0310 	and.w	r3, r3, #16
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d020      	beq.n	8003e04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f003 0310 	and.w	r3, r3, #16
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01b      	beq.n	8003e04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f06f 0210 	mvn.w	r2, #16
 8003dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2208      	movs	r2, #8
 8003dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f860 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003df0:	e005      	b.n	8003dfe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 f852 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f863 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d007      	beq.n	8003e28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f06f 0201 	mvn.w	r2, #1
 8003e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7fe f838 	bl	8001e98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00c      	beq.n	8003e4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d007      	beq.n	8003e4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f8e0 	bl	800400c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00c      	beq.n	8003e70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d007      	beq.n	8003e70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f834 	bl	8003ed8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f003 0320 	and.w	r3, r3, #32
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00c      	beq.n	8003e94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f003 0320 	and.w	r3, r3, #32
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d007      	beq.n	8003e94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f06f 0220 	mvn.w	r2, #32
 8003e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 f8b2 	bl	8003ff8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e94:	bf00      	nop
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a37      	ldr	r2, [pc, #220]	@ (8003fdc <TIM_Base_SetConfig+0xf0>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d00f      	beq.n	8003f24 <TIM_Base_SetConfig+0x38>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f0a:	d00b      	beq.n	8003f24 <TIM_Base_SetConfig+0x38>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a34      	ldr	r2, [pc, #208]	@ (8003fe0 <TIM_Base_SetConfig+0xf4>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d007      	beq.n	8003f24 <TIM_Base_SetConfig+0x38>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a33      	ldr	r2, [pc, #204]	@ (8003fe4 <TIM_Base_SetConfig+0xf8>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d003      	beq.n	8003f24 <TIM_Base_SetConfig+0x38>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a32      	ldr	r2, [pc, #200]	@ (8003fe8 <TIM_Base_SetConfig+0xfc>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d108      	bne.n	8003f36 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a28      	ldr	r2, [pc, #160]	@ (8003fdc <TIM_Base_SetConfig+0xf0>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d01b      	beq.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f44:	d017      	beq.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a25      	ldr	r2, [pc, #148]	@ (8003fe0 <TIM_Base_SetConfig+0xf4>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d013      	beq.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a24      	ldr	r2, [pc, #144]	@ (8003fe4 <TIM_Base_SetConfig+0xf8>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d00f      	beq.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a23      	ldr	r2, [pc, #140]	@ (8003fe8 <TIM_Base_SetConfig+0xfc>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d00b      	beq.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a22      	ldr	r2, [pc, #136]	@ (8003fec <TIM_Base_SetConfig+0x100>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d007      	beq.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a21      	ldr	r2, [pc, #132]	@ (8003ff0 <TIM_Base_SetConfig+0x104>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d003      	beq.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a20      	ldr	r2, [pc, #128]	@ (8003ff4 <TIM_Base_SetConfig+0x108>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d108      	bne.n	8003f88 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	689a      	ldr	r2, [r3, #8]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a0c      	ldr	r2, [pc, #48]	@ (8003fdc <TIM_Base_SetConfig+0xf0>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d103      	bne.n	8003fb6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	691a      	ldr	r2, [r3, #16]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f043 0204 	orr.w	r2, r3, #4
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	601a      	str	r2, [r3, #0]
}
 8003fce:	bf00      	nop
 8003fd0:	3714      	adds	r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	40010000 	.word	0x40010000
 8003fe0:	40000400 	.word	0x40000400
 8003fe4:	40000800 	.word	0x40000800
 8003fe8:	40000c00 	.word	0x40000c00
 8003fec:	40014000 	.word	0x40014000
 8003ff0:	40014400 	.word	0x40014400
 8003ff4:	40014800 	.word	0x40014800

08003ff8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <__NVIC_SetPriority>:
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	4603      	mov	r3, r0
 8004028:	6039      	str	r1, [r7, #0]
 800402a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800402c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004030:	2b00      	cmp	r3, #0
 8004032:	db0a      	blt.n	800404a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	b2da      	uxtb	r2, r3
 8004038:	490c      	ldr	r1, [pc, #48]	@ (800406c <__NVIC_SetPriority+0x4c>)
 800403a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403e:	0112      	lsls	r2, r2, #4
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	440b      	add	r3, r1
 8004044:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004048:	e00a      	b.n	8004060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	b2da      	uxtb	r2, r3
 800404e:	4908      	ldr	r1, [pc, #32]	@ (8004070 <__NVIC_SetPriority+0x50>)
 8004050:	79fb      	ldrb	r3, [r7, #7]
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	3b04      	subs	r3, #4
 8004058:	0112      	lsls	r2, r2, #4
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	440b      	add	r3, r1
 800405e:	761a      	strb	r2, [r3, #24]
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr
 800406c:	e000e100 	.word	0xe000e100
 8004070:	e000ed00 	.word	0xe000ed00

08004074 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004078:	4b05      	ldr	r3, [pc, #20]	@ (8004090 <SysTick_Handler+0x1c>)
 800407a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800407c:	f001 fd46 	bl	8005b0c <xTaskGetSchedulerState>
 8004080:	4603      	mov	r3, r0
 8004082:	2b01      	cmp	r3, #1
 8004084:	d001      	beq.n	800408a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004086:	f002 fb3f 	bl	8006708 <xPortSysTickHandler>
  }
}
 800408a:	bf00      	nop
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	e000e010 	.word	0xe000e010

08004094 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004098:	2100      	movs	r1, #0
 800409a:	f06f 0004 	mvn.w	r0, #4
 800409e:	f7ff ffbf 	bl	8004020 <__NVIC_SetPriority>
#endif
}
 80040a2:	bf00      	nop
 80040a4:	bd80      	pop	{r7, pc}
	...

080040a8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040ae:	f3ef 8305 	mrs	r3, IPSR
 80040b2:	603b      	str	r3, [r7, #0]
  return(result);
 80040b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80040ba:	f06f 0305 	mvn.w	r3, #5
 80040be:	607b      	str	r3, [r7, #4]
 80040c0:	e00c      	b.n	80040dc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80040c2:	4b0a      	ldr	r3, [pc, #40]	@ (80040ec <osKernelInitialize+0x44>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d105      	bne.n	80040d6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80040ca:	4b08      	ldr	r3, [pc, #32]	@ (80040ec <osKernelInitialize+0x44>)
 80040cc:	2201      	movs	r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	607b      	str	r3, [r7, #4]
 80040d4:	e002      	b.n	80040dc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80040d6:	f04f 33ff 	mov.w	r3, #4294967295
 80040da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80040dc:	687b      	ldr	r3, [r7, #4]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	20008184 	.word	0x20008184

080040f0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040f6:	f3ef 8305 	mrs	r3, IPSR
 80040fa:	603b      	str	r3, [r7, #0]
  return(result);
 80040fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d003      	beq.n	800410a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004102:	f06f 0305 	mvn.w	r3, #5
 8004106:	607b      	str	r3, [r7, #4]
 8004108:	e010      	b.n	800412c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800410a:	4b0b      	ldr	r3, [pc, #44]	@ (8004138 <osKernelStart+0x48>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d109      	bne.n	8004126 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004112:	f7ff ffbf 	bl	8004094 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004116:	4b08      	ldr	r3, [pc, #32]	@ (8004138 <osKernelStart+0x48>)
 8004118:	2202      	movs	r2, #2
 800411a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800411c:	f001 f892 	bl	8005244 <vTaskStartScheduler>
      stat = osOK;
 8004120:	2300      	movs	r3, #0
 8004122:	607b      	str	r3, [r7, #4]
 8004124:	e002      	b.n	800412c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004126:	f04f 33ff 	mov.w	r3, #4294967295
 800412a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800412c:	687b      	ldr	r3, [r7, #4]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	20008184 	.word	0x20008184

0800413c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800413c:	b580      	push	{r7, lr}
 800413e:	b08e      	sub	sp, #56	@ 0x38
 8004140:	af04      	add	r7, sp, #16
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800414c:	f3ef 8305 	mrs	r3, IPSR
 8004150:	617b      	str	r3, [r7, #20]
  return(result);
 8004152:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004154:	2b00      	cmp	r3, #0
 8004156:	d17e      	bne.n	8004256 <osThreadNew+0x11a>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d07b      	beq.n	8004256 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800415e:	2380      	movs	r3, #128	@ 0x80
 8004160:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004162:	2318      	movs	r3, #24
 8004164:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004166:	2300      	movs	r3, #0
 8004168:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800416a:	f04f 33ff 	mov.w	r3, #4294967295
 800416e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d045      	beq.n	8004202 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <osThreadNew+0x48>
        name = attr->name;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d002      	beq.n	8004192 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d008      	beq.n	80041aa <osThreadNew+0x6e>
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	2b38      	cmp	r3, #56	@ 0x38
 800419c:	d805      	bhi.n	80041aa <osThreadNew+0x6e>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <osThreadNew+0x72>
        return (NULL);
 80041aa:	2300      	movs	r3, #0
 80041ac:	e054      	b.n	8004258 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	089b      	lsrs	r3, r3, #2
 80041bc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00e      	beq.n	80041e4 <osThreadNew+0xa8>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	2ba7      	cmp	r3, #167	@ 0xa7
 80041cc:	d90a      	bls.n	80041e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d006      	beq.n	80041e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d002      	beq.n	80041e4 <osThreadNew+0xa8>
        mem = 1;
 80041de:	2301      	movs	r3, #1
 80041e0:	61bb      	str	r3, [r7, #24]
 80041e2:	e010      	b.n	8004206 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10c      	bne.n	8004206 <osThreadNew+0xca>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d108      	bne.n	8004206 <osThreadNew+0xca>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d104      	bne.n	8004206 <osThreadNew+0xca>
          mem = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	61bb      	str	r3, [r7, #24]
 8004200:	e001      	b.n	8004206 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004202:	2300      	movs	r3, #0
 8004204:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d110      	bne.n	800422e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004214:	9202      	str	r2, [sp, #8]
 8004216:	9301      	str	r3, [sp, #4]
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	9300      	str	r3, [sp, #0]
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	6a3a      	ldr	r2, [r7, #32]
 8004220:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f000 fe1a 	bl	8004e5c <xTaskCreateStatic>
 8004228:	4603      	mov	r3, r0
 800422a:	613b      	str	r3, [r7, #16]
 800422c:	e013      	b.n	8004256 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d110      	bne.n	8004256 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	b29a      	uxth	r2, r3
 8004238:	f107 0310 	add.w	r3, r7, #16
 800423c:	9301      	str	r3, [sp, #4]
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 fe68 	bl	8004f1c <xTaskCreate>
 800424c:	4603      	mov	r3, r0
 800424e:	2b01      	cmp	r3, #1
 8004250:	d001      	beq.n	8004256 <osThreadNew+0x11a>
            hTask = NULL;
 8004252:	2300      	movs	r3, #0
 8004254:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004256:	693b      	ldr	r3, [r7, #16]
}
 8004258:	4618      	mov	r0, r3
 800425a:	3728      	adds	r7, #40	@ 0x28
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004268:	f3ef 8305 	mrs	r3, IPSR
 800426c:	60bb      	str	r3, [r7, #8]
  return(result);
 800426e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004270:	2b00      	cmp	r3, #0
 8004272:	d003      	beq.n	800427c <osDelay+0x1c>
    stat = osErrorISR;
 8004274:	f06f 0305 	mvn.w	r3, #5
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	e007      	b.n	800428c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800427c:	2300      	movs	r3, #0
 800427e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 ffa6 	bl	80051d8 <vTaskDelay>
    }
  }

  return (stat);
 800428c:	68fb      	ldr	r3, [r7, #12]
}
 800428e:	4618      	mov	r0, r3
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
	...

08004298 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	4a07      	ldr	r2, [pc, #28]	@ (80042c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80042a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	4a06      	ldr	r2, [pc, #24]	@ (80042c8 <vApplicationGetIdleTaskMemory+0x30>)
 80042ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2280      	movs	r2, #128	@ 0x80
 80042b4:	601a      	str	r2, [r3, #0]
}
 80042b6:	bf00      	nop
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	20008188 	.word	0x20008188
 80042c8:	20008230 	.word	0x20008230

080042cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	4a07      	ldr	r2, [pc, #28]	@ (80042f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80042dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	4a06      	ldr	r2, [pc, #24]	@ (80042fc <vApplicationGetTimerTaskMemory+0x30>)
 80042e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042ea:	601a      	str	r2, [r3, #0]
}
 80042ec:	bf00      	nop
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	20008430 	.word	0x20008430
 80042fc:	200084d8 	.word	0x200084d8

08004300 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f103 0208 	add.w	r2, r3, #8
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f04f 32ff 	mov.w	r2, #4294967295
 8004318:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f103 0208 	add.w	r2, r3, #8
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f103 0208 	add.w	r2, r3, #8
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800435a:	b480      	push	{r7}
 800435c:	b085      	sub	sp, #20
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	683a      	ldr	r2, [r7, #0]
 8004384:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	601a      	str	r2, [r3, #0]
}
 8004396:	bf00      	nop
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043a2:	b480      	push	{r7}
 80043a4:	b085      	sub	sp, #20
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
 80043aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b8:	d103      	bne.n	80043c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	60fb      	str	r3, [r7, #12]
 80043c0:	e00c      	b.n	80043dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	3308      	adds	r3, #8
 80043c6:	60fb      	str	r3, [r7, #12]
 80043c8:	e002      	b.n	80043d0 <vListInsert+0x2e>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	60fb      	str	r3, [r7, #12]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d2f6      	bcs.n	80043ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	1c5a      	adds	r2, r3, #1
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	601a      	str	r2, [r3, #0]
}
 8004408:	bf00      	nop
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6892      	ldr	r2, [r2, #8]
 800442a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6852      	ldr	r2, [r2, #4]
 8004434:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	429a      	cmp	r2, r3
 800443e:	d103      	bne.n	8004448 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	1e5a      	subs	r2, r3, #1
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
}
 800445c:	4618      	mov	r0, r3
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10b      	bne.n	8004494 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800447c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004480:	f383 8811 	msr	BASEPRI, r3
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800448e:	bf00      	nop
 8004490:	bf00      	nop
 8004492:	e7fd      	b.n	8004490 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004494:	f002 f8a8 	bl	80065e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	68f9      	ldr	r1, [r7, #12]
 80044a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044a4:	fb01 f303 	mul.w	r3, r1, r3
 80044a8:	441a      	add	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c4:	3b01      	subs	r3, #1
 80044c6:	68f9      	ldr	r1, [r7, #12]
 80044c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044ca:	fb01 f303 	mul.w	r3, r1, r3
 80044ce:	441a      	add	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	22ff      	movs	r2, #255	@ 0xff
 80044d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	22ff      	movs	r2, #255	@ 0xff
 80044e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d114      	bne.n	8004514 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d01a      	beq.n	8004528 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	3310      	adds	r3, #16
 80044f6:	4618      	mov	r0, r3
 80044f8:	f001 f942 	bl	8005780 <xTaskRemoveFromEventList>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d012      	beq.n	8004528 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <xQueueGenericReset+0xd0>)
 8004504:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	f3bf 8f4f 	dsb	sy
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	e009      	b.n	8004528 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3310      	adds	r3, #16
 8004518:	4618      	mov	r0, r3
 800451a:	f7ff fef1 	bl	8004300 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3324      	adds	r3, #36	@ 0x24
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff feec 	bl	8004300 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004528:	f002 f890 	bl	800664c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800452c:	2301      	movs	r3, #1
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	e000ed04 	.word	0xe000ed04

0800453c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08e      	sub	sp, #56	@ 0x38
 8004540:	af02      	add	r7, sp, #8
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10b      	bne.n	8004568 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004554:	f383 8811 	msr	BASEPRI, r3
 8004558:	f3bf 8f6f 	isb	sy
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004562:	bf00      	nop
 8004564:	bf00      	nop
 8004566:	e7fd      	b.n	8004564 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10b      	bne.n	8004586 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	e7fd      	b.n	8004582 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <xQueueGenericCreateStatic+0x56>
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <xQueueGenericCreateStatic+0x5a>
 8004592:	2301      	movs	r3, #1
 8004594:	e000      	b.n	8004598 <xQueueGenericCreateStatic+0x5c>
 8004596:	2300      	movs	r3, #0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10b      	bne.n	80045b4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800459c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a0:	f383 8811 	msr	BASEPRI, r3
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	f3bf 8f4f 	dsb	sy
 80045ac:	623b      	str	r3, [r7, #32]
}
 80045ae:	bf00      	nop
 80045b0:	bf00      	nop
 80045b2:	e7fd      	b.n	80045b0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d102      	bne.n	80045c0 <xQueueGenericCreateStatic+0x84>
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <xQueueGenericCreateStatic+0x88>
 80045c0:	2301      	movs	r3, #1
 80045c2:	e000      	b.n	80045c6 <xQueueGenericCreateStatic+0x8a>
 80045c4:	2300      	movs	r3, #0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10b      	bne.n	80045e2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80045ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ce:	f383 8811 	msr	BASEPRI, r3
 80045d2:	f3bf 8f6f 	isb	sy
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	61fb      	str	r3, [r7, #28]
}
 80045dc:	bf00      	nop
 80045de:	bf00      	nop
 80045e0:	e7fd      	b.n	80045de <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80045e2:	2350      	movs	r3, #80	@ 0x50
 80045e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2b50      	cmp	r3, #80	@ 0x50
 80045ea:	d00b      	beq.n	8004604 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80045ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	61bb      	str	r3, [r7, #24]
}
 80045fe:	bf00      	nop
 8004600:	bf00      	nop
 8004602:	e7fd      	b.n	8004600 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004604:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800460a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00d      	beq.n	800462c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004618:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800461c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	4613      	mov	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	68b9      	ldr	r1, [r7, #8]
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f000 f805 	bl	8004636 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800462c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800462e:	4618      	mov	r0, r3
 8004630:	3730      	adds	r7, #48	@ 0x30
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b084      	sub	sp, #16
 800463a:	af00      	add	r7, sp, #0
 800463c:	60f8      	str	r0, [r7, #12]
 800463e:	60b9      	str	r1, [r7, #8]
 8004640:	607a      	str	r2, [r7, #4]
 8004642:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d103      	bne.n	8004652 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	601a      	str	r2, [r3, #0]
 8004650:	e002      	b.n	8004658 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004664:	2101      	movs	r1, #1
 8004666:	69b8      	ldr	r0, [r7, #24]
 8004668:	f7ff fefe 	bl	8004468 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	78fa      	ldrb	r2, [r7, #3]
 8004670:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004674:	bf00      	nop
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b08e      	sub	sp, #56	@ 0x38
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
 8004688:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800468a:	2300      	movs	r3, #0
 800468c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004694:	2b00      	cmp	r3, #0
 8004696:	d10b      	bne.n	80046b0 <xQueueGenericSend+0x34>
	__asm volatile
 8004698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800469c:	f383 8811 	msr	BASEPRI, r3
 80046a0:	f3bf 8f6f 	isb	sy
 80046a4:	f3bf 8f4f 	dsb	sy
 80046a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046aa:	bf00      	nop
 80046ac:	bf00      	nop
 80046ae:	e7fd      	b.n	80046ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d103      	bne.n	80046be <xQueueGenericSend+0x42>
 80046b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <xQueueGenericSend+0x46>
 80046be:	2301      	movs	r3, #1
 80046c0:	e000      	b.n	80046c4 <xQueueGenericSend+0x48>
 80046c2:	2300      	movs	r3, #0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d10b      	bne.n	80046e0 <xQueueGenericSend+0x64>
	__asm volatile
 80046c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046cc:	f383 8811 	msr	BASEPRI, r3
 80046d0:	f3bf 8f6f 	isb	sy
 80046d4:	f3bf 8f4f 	dsb	sy
 80046d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80046da:	bf00      	nop
 80046dc:	bf00      	nop
 80046de:	e7fd      	b.n	80046dc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d103      	bne.n	80046ee <xQueueGenericSend+0x72>
 80046e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d101      	bne.n	80046f2 <xQueueGenericSend+0x76>
 80046ee:	2301      	movs	r3, #1
 80046f0:	e000      	b.n	80046f4 <xQueueGenericSend+0x78>
 80046f2:	2300      	movs	r3, #0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d10b      	bne.n	8004710 <xQueueGenericSend+0x94>
	__asm volatile
 80046f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046fc:	f383 8811 	msr	BASEPRI, r3
 8004700:	f3bf 8f6f 	isb	sy
 8004704:	f3bf 8f4f 	dsb	sy
 8004708:	623b      	str	r3, [r7, #32]
}
 800470a:	bf00      	nop
 800470c:	bf00      	nop
 800470e:	e7fd      	b.n	800470c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004710:	f001 f9fc 	bl	8005b0c <xTaskGetSchedulerState>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d102      	bne.n	8004720 <xQueueGenericSend+0xa4>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <xQueueGenericSend+0xa8>
 8004720:	2301      	movs	r3, #1
 8004722:	e000      	b.n	8004726 <xQueueGenericSend+0xaa>
 8004724:	2300      	movs	r3, #0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d10b      	bne.n	8004742 <xQueueGenericSend+0xc6>
	__asm volatile
 800472a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800472e:	f383 8811 	msr	BASEPRI, r3
 8004732:	f3bf 8f6f 	isb	sy
 8004736:	f3bf 8f4f 	dsb	sy
 800473a:	61fb      	str	r3, [r7, #28]
}
 800473c:	bf00      	nop
 800473e:	bf00      	nop
 8004740:	e7fd      	b.n	800473e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004742:	f001 ff51 	bl	80065e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800474a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800474e:	429a      	cmp	r2, r3
 8004750:	d302      	bcc.n	8004758 <xQueueGenericSend+0xdc>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b02      	cmp	r3, #2
 8004756:	d129      	bne.n	80047ac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	68b9      	ldr	r1, [r7, #8]
 800475c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800475e:	f000 fa0f 	bl	8004b80 <prvCopyDataToQueue>
 8004762:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004768:	2b00      	cmp	r3, #0
 800476a:	d010      	beq.n	800478e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800476c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476e:	3324      	adds	r3, #36	@ 0x24
 8004770:	4618      	mov	r0, r3
 8004772:	f001 f805 	bl	8005780 <xTaskRemoveFromEventList>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d013      	beq.n	80047a4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800477c:	4b3f      	ldr	r3, [pc, #252]	@ (800487c <xQueueGenericSend+0x200>)
 800477e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	f3bf 8f4f 	dsb	sy
 8004788:	f3bf 8f6f 	isb	sy
 800478c:	e00a      	b.n	80047a4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800478e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004794:	4b39      	ldr	r3, [pc, #228]	@ (800487c <xQueueGenericSend+0x200>)
 8004796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800479a:	601a      	str	r2, [r3, #0]
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80047a4:	f001 ff52 	bl	800664c <vPortExitCritical>
				return pdPASS;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e063      	b.n	8004874 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d103      	bne.n	80047ba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047b2:	f001 ff4b 	bl	800664c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80047b6:	2300      	movs	r3, #0
 80047b8:	e05c      	b.n	8004874 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80047ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d106      	bne.n	80047ce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80047c0:	f107 0314 	add.w	r3, r7, #20
 80047c4:	4618      	mov	r0, r3
 80047c6:	f001 f83f 	bl	8005848 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80047ca:	2301      	movs	r3, #1
 80047cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80047ce:	f001 ff3d 	bl	800664c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80047d2:	f000 fda7 	bl	8005324 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80047d6:	f001 ff07 	bl	80065e8 <vPortEnterCritical>
 80047da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047e0:	b25b      	sxtb	r3, r3
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e6:	d103      	bne.n	80047f0 <xQueueGenericSend+0x174>
 80047e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047f6:	b25b      	sxtb	r3, r3
 80047f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047fc:	d103      	bne.n	8004806 <xQueueGenericSend+0x18a>
 80047fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004806:	f001 ff21 	bl	800664c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800480a:	1d3a      	adds	r2, r7, #4
 800480c:	f107 0314 	add.w	r3, r7, #20
 8004810:	4611      	mov	r1, r2
 8004812:	4618      	mov	r0, r3
 8004814:	f001 f82e 	bl	8005874 <xTaskCheckForTimeOut>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d124      	bne.n	8004868 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800481e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004820:	f000 faa6 	bl	8004d70 <prvIsQueueFull>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d018      	beq.n	800485c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800482a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482c:	3310      	adds	r3, #16
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	4611      	mov	r1, r2
 8004832:	4618      	mov	r0, r3
 8004834:	f000 ff52 	bl	80056dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004838:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800483a:	f000 fa31 	bl	8004ca0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800483e:	f000 fd7f 	bl	8005340 <xTaskResumeAll>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	f47f af7c 	bne.w	8004742 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800484a:	4b0c      	ldr	r3, [pc, #48]	@ (800487c <xQueueGenericSend+0x200>)
 800484c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004850:	601a      	str	r2, [r3, #0]
 8004852:	f3bf 8f4f 	dsb	sy
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	e772      	b.n	8004742 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800485c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800485e:	f000 fa1f 	bl	8004ca0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004862:	f000 fd6d 	bl	8005340 <xTaskResumeAll>
 8004866:	e76c      	b.n	8004742 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004868:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800486a:	f000 fa19 	bl	8004ca0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800486e:	f000 fd67 	bl	8005340 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004872:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004874:	4618      	mov	r0, r3
 8004876:	3738      	adds	r7, #56	@ 0x38
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}
 800487c:	e000ed04 	.word	0xe000ed04

08004880 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b090      	sub	sp, #64	@ 0x40
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]
 800488c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10b      	bne.n	80048b0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800489c:	f383 8811 	msr	BASEPRI, r3
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048aa:	bf00      	nop
 80048ac:	bf00      	nop
 80048ae:	e7fd      	b.n	80048ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d103      	bne.n	80048be <xQueueGenericSendFromISR+0x3e>
 80048b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <xQueueGenericSendFromISR+0x42>
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <xQueueGenericSendFromISR+0x44>
 80048c2:	2300      	movs	r3, #0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80048c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048da:	bf00      	nop
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d103      	bne.n	80048ee <xQueueGenericSendFromISR+0x6e>
 80048e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d101      	bne.n	80048f2 <xQueueGenericSendFromISR+0x72>
 80048ee:	2301      	movs	r3, #1
 80048f0:	e000      	b.n	80048f4 <xQueueGenericSendFromISR+0x74>
 80048f2:	2300      	movs	r3, #0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d10b      	bne.n	8004910 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80048f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048fc:	f383 8811 	msr	BASEPRI, r3
 8004900:	f3bf 8f6f 	isb	sy
 8004904:	f3bf 8f4f 	dsb	sy
 8004908:	623b      	str	r3, [r7, #32]
}
 800490a:	bf00      	nop
 800490c:	bf00      	nop
 800490e:	e7fd      	b.n	800490c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004910:	f001 ff4a 	bl	80067a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004914:	f3ef 8211 	mrs	r2, BASEPRI
 8004918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800491c:	f383 8811 	msr	BASEPRI, r3
 8004920:	f3bf 8f6f 	isb	sy
 8004924:	f3bf 8f4f 	dsb	sy
 8004928:	61fa      	str	r2, [r7, #28]
 800492a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800492c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800492e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004932:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004938:	429a      	cmp	r2, r3
 800493a:	d302      	bcc.n	8004942 <xQueueGenericSendFromISR+0xc2>
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	2b02      	cmp	r3, #2
 8004940:	d12f      	bne.n	80049a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004944:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004948:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800494c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800494e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004950:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004952:	683a      	ldr	r2, [r7, #0]
 8004954:	68b9      	ldr	r1, [r7, #8]
 8004956:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004958:	f000 f912 	bl	8004b80 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800495c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004964:	d112      	bne.n	800498c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	2b00      	cmp	r3, #0
 800496c:	d016      	beq.n	800499c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800496e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004970:	3324      	adds	r3, #36	@ 0x24
 8004972:	4618      	mov	r0, r3
 8004974:	f000 ff04 	bl	8005780 <xTaskRemoveFromEventList>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00e      	beq.n	800499c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00b      	beq.n	800499c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	e007      	b.n	800499c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800498c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004990:	3301      	adds	r3, #1
 8004992:	b2db      	uxtb	r3, r3
 8004994:	b25a      	sxtb	r2, r3
 8004996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800499c:	2301      	movs	r3, #1
 800499e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80049a0:	e001      	b.n	80049a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80049a2:	2300      	movs	r3, #0
 80049a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3740      	adds	r7, #64	@ 0x40
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b08c      	sub	sp, #48	@ 0x30
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80049c8:	2300      	movs	r3, #0
 80049ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80049d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10b      	bne.n	80049ee <xQueueReceive+0x32>
	__asm volatile
 80049d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049da:	f383 8811 	msr	BASEPRI, r3
 80049de:	f3bf 8f6f 	isb	sy
 80049e2:	f3bf 8f4f 	dsb	sy
 80049e6:	623b      	str	r3, [r7, #32]
}
 80049e8:	bf00      	nop
 80049ea:	bf00      	nop
 80049ec:	e7fd      	b.n	80049ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d103      	bne.n	80049fc <xQueueReceive+0x40>
 80049f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d101      	bne.n	8004a00 <xQueueReceive+0x44>
 80049fc:	2301      	movs	r3, #1
 80049fe:	e000      	b.n	8004a02 <xQueueReceive+0x46>
 8004a00:	2300      	movs	r3, #0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d10b      	bne.n	8004a1e <xQueueReceive+0x62>
	__asm volatile
 8004a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a0a:	f383 8811 	msr	BASEPRI, r3
 8004a0e:	f3bf 8f6f 	isb	sy
 8004a12:	f3bf 8f4f 	dsb	sy
 8004a16:	61fb      	str	r3, [r7, #28]
}
 8004a18:	bf00      	nop
 8004a1a:	bf00      	nop
 8004a1c:	e7fd      	b.n	8004a1a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a1e:	f001 f875 	bl	8005b0c <xTaskGetSchedulerState>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d102      	bne.n	8004a2e <xQueueReceive+0x72>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <xQueueReceive+0x76>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e000      	b.n	8004a34 <xQueueReceive+0x78>
 8004a32:	2300      	movs	r3, #0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10b      	bne.n	8004a50 <xQueueReceive+0x94>
	__asm volatile
 8004a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a3c:	f383 8811 	msr	BASEPRI, r3
 8004a40:	f3bf 8f6f 	isb	sy
 8004a44:	f3bf 8f4f 	dsb	sy
 8004a48:	61bb      	str	r3, [r7, #24]
}
 8004a4a:	bf00      	nop
 8004a4c:	bf00      	nop
 8004a4e:	e7fd      	b.n	8004a4c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a50:	f001 fdca 	bl	80065e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a58:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d01f      	beq.n	8004aa0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a60:	68b9      	ldr	r1, [r7, #8]
 8004a62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a64:	f000 f8f6 	bl	8004c54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6a:	1e5a      	subs	r2, r3, #1
 8004a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00f      	beq.n	8004a98 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a7a:	3310      	adds	r3, #16
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f000 fe7f 	bl	8005780 <xTaskRemoveFromEventList>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d007      	beq.n	8004a98 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004a88:	4b3c      	ldr	r3, [pc, #240]	@ (8004b7c <xQueueReceive+0x1c0>)
 8004a8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	f3bf 8f4f 	dsb	sy
 8004a94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a98:	f001 fdd8 	bl	800664c <vPortExitCritical>
				return pdPASS;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e069      	b.n	8004b74 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d103      	bne.n	8004aae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004aa6:	f001 fdd1 	bl	800664c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	e062      	b.n	8004b74 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d106      	bne.n	8004ac2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ab4:	f107 0310 	add.w	r3, r7, #16
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f000 fec5 	bl	8005848 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ac2:	f001 fdc3 	bl	800664c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ac6:	f000 fc2d 	bl	8005324 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004aca:	f001 fd8d 	bl	80065e8 <vPortEnterCritical>
 8004ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ad4:	b25b      	sxtb	r3, r3
 8004ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ada:	d103      	bne.n	8004ae4 <xQueueReceive+0x128>
 8004adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004aea:	b25b      	sxtb	r3, r3
 8004aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af0:	d103      	bne.n	8004afa <xQueueReceive+0x13e>
 8004af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004afa:	f001 fda7 	bl	800664c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004afe:	1d3a      	adds	r2, r7, #4
 8004b00:	f107 0310 	add.w	r3, r7, #16
 8004b04:	4611      	mov	r1, r2
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 feb4 	bl	8005874 <xTaskCheckForTimeOut>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d123      	bne.n	8004b5a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b14:	f000 f916 	bl	8004d44 <prvIsQueueEmpty>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d017      	beq.n	8004b4e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	3324      	adds	r3, #36	@ 0x24
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	4611      	mov	r1, r2
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 fdd8 	bl	80056dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b2e:	f000 f8b7 	bl	8004ca0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b32:	f000 fc05 	bl	8005340 <xTaskResumeAll>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d189      	bne.n	8004a50 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b7c <xQueueReceive+0x1c0>)
 8004b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	f3bf 8f4f 	dsb	sy
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	e780      	b.n	8004a50 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b50:	f000 f8a6 	bl	8004ca0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b54:	f000 fbf4 	bl	8005340 <xTaskResumeAll>
 8004b58:	e77a      	b.n	8004a50 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b5c:	f000 f8a0 	bl	8004ca0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b60:	f000 fbee 	bl	8005340 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b66:	f000 f8ed 	bl	8004d44 <prvIsQueueEmpty>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f43f af6f 	beq.w	8004a50 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b72:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3730      	adds	r7, #48	@ 0x30
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	e000ed04 	.word	0xe000ed04

08004b80 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b086      	sub	sp, #24
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b94:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10d      	bne.n	8004bba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d14d      	bne.n	8004c42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 ffcc 	bl	8005b48 <xTaskPriorityDisinherit>
 8004bb0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	609a      	str	r2, [r3, #8]
 8004bb8:	e043      	b.n	8004c42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d119      	bne.n	8004bf4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6858      	ldr	r0, [r3, #4]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc8:	461a      	mov	r2, r3
 8004bca:	68b9      	ldr	r1, [r7, #8]
 8004bcc:	f002 f8a8 	bl	8006d20 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd8:	441a      	add	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d32b      	bcc.n	8004c42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	e026      	b.n	8004c42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	68d8      	ldr	r0, [r3, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	68b9      	ldr	r1, [r7, #8]
 8004c00:	f002 f88e 	bl	8006d20 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	68da      	ldr	r2, [r3, #12]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0c:	425b      	negs	r3, r3
 8004c0e:	441a      	add	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	68da      	ldr	r2, [r3, #12]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d207      	bcs.n	8004c30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c28:	425b      	negs	r3, r3
 8004c2a:	441a      	add	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d105      	bne.n	8004c42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1c5a      	adds	r2, r3, #1
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004c4a:	697b      	ldr	r3, [r7, #20]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3718      	adds	r7, #24
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d018      	beq.n	8004c98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68da      	ldr	r2, [r3, #12]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	441a      	add	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d303      	bcc.n	8004c88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68d9      	ldr	r1, [r3, #12]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c90:	461a      	mov	r2, r3
 8004c92:	6838      	ldr	r0, [r7, #0]
 8004c94:	f002 f844 	bl	8006d20 <memcpy>
	}
}
 8004c98:	bf00      	nop
 8004c9a:	3708      	adds	r7, #8
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ca8:	f001 fc9e 	bl	80065e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cb2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cb4:	e011      	b.n	8004cda <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d012      	beq.n	8004ce4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	3324      	adds	r3, #36	@ 0x24
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f000 fd5c 	bl	8005780 <xTaskRemoveFromEventList>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004cce:	f000 fe35 	bl	800593c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004cd2:	7bfb      	ldrb	r3, [r7, #15]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	dce9      	bgt.n	8004cb6 <prvUnlockQueue+0x16>
 8004ce2:	e000      	b.n	8004ce6 <prvUnlockQueue+0x46>
					break;
 8004ce4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	22ff      	movs	r2, #255	@ 0xff
 8004cea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004cee:	f001 fcad 	bl	800664c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004cf2:	f001 fc79 	bl	80065e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cfc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004cfe:	e011      	b.n	8004d24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d012      	beq.n	8004d2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3310      	adds	r3, #16
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 fd37 	bl	8005780 <xTaskRemoveFromEventList>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d18:	f000 fe10 	bl	800593c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d1c:	7bbb      	ldrb	r3, [r7, #14]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	dce9      	bgt.n	8004d00 <prvUnlockQueue+0x60>
 8004d2c:	e000      	b.n	8004d30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	22ff      	movs	r2, #255	@ 0xff
 8004d34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004d38:	f001 fc88 	bl	800664c <vPortExitCritical>
}
 8004d3c:	bf00      	nop
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d4c:	f001 fc4c 	bl	80065e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d102      	bne.n	8004d5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	e001      	b.n	8004d62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d62:	f001 fc73 	bl	800664c <vPortExitCritical>

	return xReturn;
 8004d66:	68fb      	ldr	r3, [r7, #12]
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d78:	f001 fc36 	bl	80065e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d102      	bne.n	8004d8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	e001      	b.n	8004d92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d92:	f001 fc5b 	bl	800664c <vPortExitCritical>

	return xReturn;
 8004d96:	68fb      	ldr	r3, [r7, #12]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004daa:	2300      	movs	r3, #0
 8004dac:	60fb      	str	r3, [r7, #12]
 8004dae:	e014      	b.n	8004dda <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004db0:	4a0f      	ldr	r2, [pc, #60]	@ (8004df0 <vQueueAddToRegistry+0x50>)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10b      	bne.n	8004dd4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004dbc:	490c      	ldr	r1, [pc, #48]	@ (8004df0 <vQueueAddToRegistry+0x50>)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8004df0 <vQueueAddToRegistry+0x50>)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	4413      	add	r3, r2
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004dd2:	e006      	b.n	8004de2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	60fb      	str	r3, [r7, #12]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2b07      	cmp	r3, #7
 8004dde:	d9e7      	bls.n	8004db0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004de0:	bf00      	nop
 8004de2:	bf00      	nop
 8004de4:	3714      	adds	r7, #20
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	200088d8 	.word	0x200088d8

08004df4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e04:	f001 fbf0 	bl	80065e8 <vPortEnterCritical>
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e0e:	b25b      	sxtb	r3, r3
 8004e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e14:	d103      	bne.n	8004e1e <vQueueWaitForMessageRestricted+0x2a>
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e24:	b25b      	sxtb	r3, r3
 8004e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e2a:	d103      	bne.n	8004e34 <vQueueWaitForMessageRestricted+0x40>
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e34:	f001 fc0a 	bl	800664c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d106      	bne.n	8004e4e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	3324      	adds	r3, #36	@ 0x24
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	68b9      	ldr	r1, [r7, #8]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 fc6d 	bl	8005728 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004e4e:	6978      	ldr	r0, [r7, #20]
 8004e50:	f7ff ff26 	bl	8004ca0 <prvUnlockQueue>
	}
 8004e54:	bf00      	nop
 8004e56:	3718      	adds	r7, #24
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b08e      	sub	sp, #56	@ 0x38
 8004e60:	af04      	add	r7, sp, #16
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
 8004e68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10b      	bne.n	8004e88 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	623b      	str	r3, [r7, #32]
}
 8004e82:	bf00      	nop
 8004e84:	bf00      	nop
 8004e86:	e7fd      	b.n	8004e84 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10b      	bne.n	8004ea6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e92:	f383 8811 	msr	BASEPRI, r3
 8004e96:	f3bf 8f6f 	isb	sy
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	61fb      	str	r3, [r7, #28]
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	e7fd      	b.n	8004ea2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ea6:	23a8      	movs	r3, #168	@ 0xa8
 8004ea8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2ba8      	cmp	r3, #168	@ 0xa8
 8004eae:	d00b      	beq.n	8004ec8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	61bb      	str	r3, [r7, #24]
}
 8004ec2:	bf00      	nop
 8004ec4:	bf00      	nop
 8004ec6:	e7fd      	b.n	8004ec4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004ec8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d01e      	beq.n	8004f0e <xTaskCreateStatic+0xb2>
 8004ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d01b      	beq.n	8004f0e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004edc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ede:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee2:	2202      	movs	r2, #2
 8004ee4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ee8:	2300      	movs	r3, #0
 8004eea:	9303      	str	r3, [sp, #12]
 8004eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eee:	9302      	str	r3, [sp, #8]
 8004ef0:	f107 0314 	add.w	r3, r7, #20
 8004ef4:	9301      	str	r3, [sp, #4]
 8004ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 f851 	bl	8004fa8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f08:	f000 f8f6 	bl	80050f8 <prvAddNewTaskToReadyList>
 8004f0c:	e001      	b.n	8004f12 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f12:	697b      	ldr	r3, [r7, #20]
	}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3728      	adds	r7, #40	@ 0x28
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08c      	sub	sp, #48	@ 0x30
 8004f20:	af04      	add	r7, sp, #16
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	603b      	str	r3, [r7, #0]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f2c:	88fb      	ldrh	r3, [r7, #6]
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	4618      	mov	r0, r3
 8004f32:	f001 fc7b 	bl	800682c <pvPortMalloc>
 8004f36:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00e      	beq.n	8004f5c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004f3e:	20a8      	movs	r0, #168	@ 0xa8
 8004f40:	f001 fc74 	bl	800682c <pvPortMalloc>
 8004f44:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f52:	e005      	b.n	8004f60 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f54:	6978      	ldr	r0, [r7, #20]
 8004f56:	f001 fd37 	bl	80069c8 <vPortFree>
 8004f5a:	e001      	b.n	8004f60 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d017      	beq.n	8004f96 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f6e:	88fa      	ldrh	r2, [r7, #6]
 8004f70:	2300      	movs	r3, #0
 8004f72:	9303      	str	r3, [sp, #12]
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	9302      	str	r3, [sp, #8]
 8004f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f7a:	9301      	str	r3, [sp, #4]
 8004f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	68b9      	ldr	r1, [r7, #8]
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f000 f80f 	bl	8004fa8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f8a:	69f8      	ldr	r0, [r7, #28]
 8004f8c:	f000 f8b4 	bl	80050f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f90:	2301      	movs	r3, #1
 8004f92:	61bb      	str	r3, [r7, #24]
 8004f94:	e002      	b.n	8004f9c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f96:	f04f 33ff 	mov.w	r3, #4294967295
 8004f9a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f9c:	69bb      	ldr	r3, [r7, #24]
	}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3720      	adds	r7, #32
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b088      	sub	sp, #32
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	21a5      	movs	r1, #165	@ 0xa5
 8004fc2:	f001 fe21 	bl	8006c08 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4413      	add	r3, r2
 8004fd6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	f023 0307 	bic.w	r3, r3, #7
 8004fde:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	f003 0307 	and.w	r3, r3, #7
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00b      	beq.n	8005002 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fee:	f383 8811 	msr	BASEPRI, r3
 8004ff2:	f3bf 8f6f 	isb	sy
 8004ff6:	f3bf 8f4f 	dsb	sy
 8004ffa:	617b      	str	r3, [r7, #20]
}
 8004ffc:	bf00      	nop
 8004ffe:	bf00      	nop
 8005000:	e7fd      	b.n	8004ffe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d01f      	beq.n	8005048 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005008:	2300      	movs	r3, #0
 800500a:	61fb      	str	r3, [r7, #28]
 800500c:	e012      	b.n	8005034 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	4413      	add	r3, r2
 8005014:	7819      	ldrb	r1, [r3, #0]
 8005016:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	4413      	add	r3, r2
 800501c:	3334      	adds	r3, #52	@ 0x34
 800501e:	460a      	mov	r2, r1
 8005020:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	4413      	add	r3, r2
 8005028:	781b      	ldrb	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d006      	beq.n	800503c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	3301      	adds	r3, #1
 8005032:	61fb      	str	r3, [r7, #28]
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	2b0f      	cmp	r3, #15
 8005038:	d9e9      	bls.n	800500e <prvInitialiseNewTask+0x66>
 800503a:	e000      	b.n	800503e <prvInitialiseNewTask+0x96>
			{
				break;
 800503c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800503e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005040:	2200      	movs	r2, #0
 8005042:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005046:	e003      	b.n	8005050 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005052:	2b37      	cmp	r3, #55	@ 0x37
 8005054:	d901      	bls.n	800505a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005056:	2337      	movs	r3, #55	@ 0x37
 8005058:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800505a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800505e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005062:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005064:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005068:	2200      	movs	r2, #0
 800506a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800506c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506e:	3304      	adds	r3, #4
 8005070:	4618      	mov	r0, r3
 8005072:	f7ff f965 	bl	8004340 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005078:	3318      	adds	r3, #24
 800507a:	4618      	mov	r0, r3
 800507c:	f7ff f960 	bl	8004340 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005084:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005088:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800508c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005094:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005098:	2200      	movs	r2, #0
 800509a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800509e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80050a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a8:	3354      	adds	r3, #84	@ 0x54
 80050aa:	224c      	movs	r2, #76	@ 0x4c
 80050ac:	2100      	movs	r1, #0
 80050ae:	4618      	mov	r0, r3
 80050b0:	f001 fdaa 	bl	8006c08 <memset>
 80050b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b6:	4a0d      	ldr	r2, [pc, #52]	@ (80050ec <prvInitialiseNewTask+0x144>)
 80050b8:	659a      	str	r2, [r3, #88]	@ 0x58
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	4a0c      	ldr	r2, [pc, #48]	@ (80050f0 <prvInitialiseNewTask+0x148>)
 80050be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80050c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c2:	4a0c      	ldr	r2, [pc, #48]	@ (80050f4 <prvInitialiseNewTask+0x14c>)
 80050c4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	68f9      	ldr	r1, [r7, #12]
 80050ca:	69b8      	ldr	r0, [r7, #24]
 80050cc:	f001 f95a 	bl	8006384 <pxPortInitialiseStack>
 80050d0:	4602      	mov	r2, r0
 80050d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80050d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80050dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050e2:	bf00      	nop
 80050e4:	3720      	adds	r7, #32
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	2000cb6c 	.word	0x2000cb6c
 80050f0:	2000cbd4 	.word	0x2000cbd4
 80050f4:	2000cc3c 	.word	0x2000cc3c

080050f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005100:	f001 fa72 	bl	80065e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005104:	4b2d      	ldr	r3, [pc, #180]	@ (80051bc <prvAddNewTaskToReadyList+0xc4>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	3301      	adds	r3, #1
 800510a:	4a2c      	ldr	r2, [pc, #176]	@ (80051bc <prvAddNewTaskToReadyList+0xc4>)
 800510c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800510e:	4b2c      	ldr	r3, [pc, #176]	@ (80051c0 <prvAddNewTaskToReadyList+0xc8>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d109      	bne.n	800512a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005116:	4a2a      	ldr	r2, [pc, #168]	@ (80051c0 <prvAddNewTaskToReadyList+0xc8>)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800511c:	4b27      	ldr	r3, [pc, #156]	@ (80051bc <prvAddNewTaskToReadyList+0xc4>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d110      	bne.n	8005146 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005124:	f000 fc2e 	bl	8005984 <prvInitialiseTaskLists>
 8005128:	e00d      	b.n	8005146 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800512a:	4b26      	ldr	r3, [pc, #152]	@ (80051c4 <prvAddNewTaskToReadyList+0xcc>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d109      	bne.n	8005146 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005132:	4b23      	ldr	r3, [pc, #140]	@ (80051c0 <prvAddNewTaskToReadyList+0xc8>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513c:	429a      	cmp	r2, r3
 800513e:	d802      	bhi.n	8005146 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005140:	4a1f      	ldr	r2, [pc, #124]	@ (80051c0 <prvAddNewTaskToReadyList+0xc8>)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005146:	4b20      	ldr	r3, [pc, #128]	@ (80051c8 <prvAddNewTaskToReadyList+0xd0>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	3301      	adds	r3, #1
 800514c:	4a1e      	ldr	r2, [pc, #120]	@ (80051c8 <prvAddNewTaskToReadyList+0xd0>)
 800514e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005150:	4b1d      	ldr	r3, [pc, #116]	@ (80051c8 <prvAddNewTaskToReadyList+0xd0>)
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515c:	4b1b      	ldr	r3, [pc, #108]	@ (80051cc <prvAddNewTaskToReadyList+0xd4>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	429a      	cmp	r2, r3
 8005162:	d903      	bls.n	800516c <prvAddNewTaskToReadyList+0x74>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005168:	4a18      	ldr	r2, [pc, #96]	@ (80051cc <prvAddNewTaskToReadyList+0xd4>)
 800516a:	6013      	str	r3, [r2, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005170:	4613      	mov	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	4413      	add	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4a15      	ldr	r2, [pc, #84]	@ (80051d0 <prvAddNewTaskToReadyList+0xd8>)
 800517a:	441a      	add	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	3304      	adds	r3, #4
 8005180:	4619      	mov	r1, r3
 8005182:	4610      	mov	r0, r2
 8005184:	f7ff f8e9 	bl	800435a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005188:	f001 fa60 	bl	800664c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800518c:	4b0d      	ldr	r3, [pc, #52]	@ (80051c4 <prvAddNewTaskToReadyList+0xcc>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00e      	beq.n	80051b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005194:	4b0a      	ldr	r3, [pc, #40]	@ (80051c0 <prvAddNewTaskToReadyList+0xc8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519e:	429a      	cmp	r2, r3
 80051a0:	d207      	bcs.n	80051b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051a2:	4b0c      	ldr	r3, [pc, #48]	@ (80051d4 <prvAddNewTaskToReadyList+0xdc>)
 80051a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051a8:	601a      	str	r2, [r3, #0]
 80051aa:	f3bf 8f4f 	dsb	sy
 80051ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051b2:	bf00      	nop
 80051b4:	3708      	adds	r7, #8
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	20008dec 	.word	0x20008dec
 80051c0:	20008918 	.word	0x20008918
 80051c4:	20008df8 	.word	0x20008df8
 80051c8:	20008e08 	.word	0x20008e08
 80051cc:	20008df4 	.word	0x20008df4
 80051d0:	2000891c 	.word	0x2000891c
 80051d4:	e000ed04 	.word	0xe000ed04

080051d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80051e0:	2300      	movs	r3, #0
 80051e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d018      	beq.n	800521c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80051ea:	4b14      	ldr	r3, [pc, #80]	@ (800523c <vTaskDelay+0x64>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00b      	beq.n	800520a <vTaskDelay+0x32>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	60bb      	str	r3, [r7, #8]
}
 8005204:	bf00      	nop
 8005206:	bf00      	nop
 8005208:	e7fd      	b.n	8005206 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800520a:	f000 f88b 	bl	8005324 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800520e:	2100      	movs	r1, #0
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 fd09 	bl	8005c28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005216:	f000 f893 	bl	8005340 <xTaskResumeAll>
 800521a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d107      	bne.n	8005232 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005222:	4b07      	ldr	r3, [pc, #28]	@ (8005240 <vTaskDelay+0x68>)
 8005224:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	f3bf 8f4f 	dsb	sy
 800522e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005232:	bf00      	nop
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	20008e14 	.word	0x20008e14
 8005240:	e000ed04 	.word	0xe000ed04

08005244 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b08a      	sub	sp, #40	@ 0x28
 8005248:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800524a:	2300      	movs	r3, #0
 800524c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800524e:	2300      	movs	r3, #0
 8005250:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005252:	463a      	mov	r2, r7
 8005254:	1d39      	adds	r1, r7, #4
 8005256:	f107 0308 	add.w	r3, r7, #8
 800525a:	4618      	mov	r0, r3
 800525c:	f7ff f81c 	bl	8004298 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005260:	6839      	ldr	r1, [r7, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	9202      	str	r2, [sp, #8]
 8005268:	9301      	str	r3, [sp, #4]
 800526a:	2300      	movs	r3, #0
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	2300      	movs	r3, #0
 8005270:	460a      	mov	r2, r1
 8005272:	4924      	ldr	r1, [pc, #144]	@ (8005304 <vTaskStartScheduler+0xc0>)
 8005274:	4824      	ldr	r0, [pc, #144]	@ (8005308 <vTaskStartScheduler+0xc4>)
 8005276:	f7ff fdf1 	bl	8004e5c <xTaskCreateStatic>
 800527a:	4603      	mov	r3, r0
 800527c:	4a23      	ldr	r2, [pc, #140]	@ (800530c <vTaskStartScheduler+0xc8>)
 800527e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005280:	4b22      	ldr	r3, [pc, #136]	@ (800530c <vTaskStartScheduler+0xc8>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d002      	beq.n	800528e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005288:	2301      	movs	r3, #1
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	e001      	b.n	8005292 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800528e:	2300      	movs	r3, #0
 8005290:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d102      	bne.n	800529e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005298:	f000 fd1a 	bl	8005cd0 <xTimerCreateTimerTask>
 800529c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d11b      	bne.n	80052dc <vTaskStartScheduler+0x98>
	__asm volatile
 80052a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a8:	f383 8811 	msr	BASEPRI, r3
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	613b      	str	r3, [r7, #16]
}
 80052b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80052b8:	4b15      	ldr	r3, [pc, #84]	@ (8005310 <vTaskStartScheduler+0xcc>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3354      	adds	r3, #84	@ 0x54
 80052be:	4a15      	ldr	r2, [pc, #84]	@ (8005314 <vTaskStartScheduler+0xd0>)
 80052c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80052c2:	4b15      	ldr	r3, [pc, #84]	@ (8005318 <vTaskStartScheduler+0xd4>)
 80052c4:	f04f 32ff 	mov.w	r2, #4294967295
 80052c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80052ca:	4b14      	ldr	r3, [pc, #80]	@ (800531c <vTaskStartScheduler+0xd8>)
 80052cc:	2201      	movs	r2, #1
 80052ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80052d0:	4b13      	ldr	r3, [pc, #76]	@ (8005320 <vTaskStartScheduler+0xdc>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80052d6:	f001 f8e3 	bl	80064a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80052da:	e00f      	b.n	80052fc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e2:	d10b      	bne.n	80052fc <vTaskStartScheduler+0xb8>
	__asm volatile
 80052e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e8:	f383 8811 	msr	BASEPRI, r3
 80052ec:	f3bf 8f6f 	isb	sy
 80052f0:	f3bf 8f4f 	dsb	sy
 80052f4:	60fb      	str	r3, [r7, #12]
}
 80052f6:	bf00      	nop
 80052f8:	bf00      	nop
 80052fa:	e7fd      	b.n	80052f8 <vTaskStartScheduler+0xb4>
}
 80052fc:	bf00      	nop
 80052fe:	3718      	adds	r7, #24
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	08006e2c 	.word	0x08006e2c
 8005308:	08005955 	.word	0x08005955
 800530c:	20008e10 	.word	0x20008e10
 8005310:	20008918 	.word	0x20008918
 8005314:	20000010 	.word	0x20000010
 8005318:	20008e0c 	.word	0x20008e0c
 800531c:	20008df8 	.word	0x20008df8
 8005320:	20008df0 	.word	0x20008df0

08005324 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005324:	b480      	push	{r7}
 8005326:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005328:	4b04      	ldr	r3, [pc, #16]	@ (800533c <vTaskSuspendAll+0x18>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3301      	adds	r3, #1
 800532e:	4a03      	ldr	r2, [pc, #12]	@ (800533c <vTaskSuspendAll+0x18>)
 8005330:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005332:	bf00      	nop
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr
 800533c:	20008e14 	.word	0x20008e14

08005340 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800534a:	2300      	movs	r3, #0
 800534c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800534e:	4b42      	ldr	r3, [pc, #264]	@ (8005458 <xTaskResumeAll+0x118>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10b      	bne.n	800536e <xTaskResumeAll+0x2e>
	__asm volatile
 8005356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535a:	f383 8811 	msr	BASEPRI, r3
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	603b      	str	r3, [r7, #0]
}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	e7fd      	b.n	800536a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800536e:	f001 f93b 	bl	80065e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005372:	4b39      	ldr	r3, [pc, #228]	@ (8005458 <xTaskResumeAll+0x118>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3b01      	subs	r3, #1
 8005378:	4a37      	ldr	r2, [pc, #220]	@ (8005458 <xTaskResumeAll+0x118>)
 800537a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800537c:	4b36      	ldr	r3, [pc, #216]	@ (8005458 <xTaskResumeAll+0x118>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d162      	bne.n	800544a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005384:	4b35      	ldr	r3, [pc, #212]	@ (800545c <xTaskResumeAll+0x11c>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d05e      	beq.n	800544a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800538c:	e02f      	b.n	80053ee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800538e:	4b34      	ldr	r3, [pc, #208]	@ (8005460 <xTaskResumeAll+0x120>)
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	3318      	adds	r3, #24
 800539a:	4618      	mov	r0, r3
 800539c:	f7ff f83a 	bl	8004414 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	3304      	adds	r3, #4
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7ff f835 	bl	8004414 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ae:	4b2d      	ldr	r3, [pc, #180]	@ (8005464 <xTaskResumeAll+0x124>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d903      	bls.n	80053be <xTaskResumeAll+0x7e>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005464 <xTaskResumeAll+0x124>)
 80053bc:	6013      	str	r3, [r2, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c2:	4613      	mov	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4a27      	ldr	r2, [pc, #156]	@ (8005468 <xTaskResumeAll+0x128>)
 80053cc:	441a      	add	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	3304      	adds	r3, #4
 80053d2:	4619      	mov	r1, r3
 80053d4:	4610      	mov	r0, r2
 80053d6:	f7fe ffc0 	bl	800435a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053de:	4b23      	ldr	r3, [pc, #140]	@ (800546c <xTaskResumeAll+0x12c>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d302      	bcc.n	80053ee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80053e8:	4b21      	ldr	r3, [pc, #132]	@ (8005470 <xTaskResumeAll+0x130>)
 80053ea:	2201      	movs	r2, #1
 80053ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053ee:	4b1c      	ldr	r3, [pc, #112]	@ (8005460 <xTaskResumeAll+0x120>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1cb      	bne.n	800538e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d001      	beq.n	8005400 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053fc:	f000 fb66 	bl	8005acc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005400:	4b1c      	ldr	r3, [pc, #112]	@ (8005474 <xTaskResumeAll+0x134>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d010      	beq.n	800542e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800540c:	f000 f846 	bl	800549c <xTaskIncrementTick>
 8005410:	4603      	mov	r3, r0
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005416:	4b16      	ldr	r3, [pc, #88]	@ (8005470 <xTaskResumeAll+0x130>)
 8005418:	2201      	movs	r2, #1
 800541a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	3b01      	subs	r3, #1
 8005420:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1f1      	bne.n	800540c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005428:	4b12      	ldr	r3, [pc, #72]	@ (8005474 <xTaskResumeAll+0x134>)
 800542a:	2200      	movs	r2, #0
 800542c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800542e:	4b10      	ldr	r3, [pc, #64]	@ (8005470 <xTaskResumeAll+0x130>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d009      	beq.n	800544a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005436:	2301      	movs	r3, #1
 8005438:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800543a:	4b0f      	ldr	r3, [pc, #60]	@ (8005478 <xTaskResumeAll+0x138>)
 800543c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005440:	601a      	str	r2, [r3, #0]
 8005442:	f3bf 8f4f 	dsb	sy
 8005446:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800544a:	f001 f8ff 	bl	800664c <vPortExitCritical>

	return xAlreadyYielded;
 800544e:	68bb      	ldr	r3, [r7, #8]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3710      	adds	r7, #16
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	20008e14 	.word	0x20008e14
 800545c:	20008dec 	.word	0x20008dec
 8005460:	20008dac 	.word	0x20008dac
 8005464:	20008df4 	.word	0x20008df4
 8005468:	2000891c 	.word	0x2000891c
 800546c:	20008918 	.word	0x20008918
 8005470:	20008e00 	.word	0x20008e00
 8005474:	20008dfc 	.word	0x20008dfc
 8005478:	e000ed04 	.word	0xe000ed04

0800547c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005482:	4b05      	ldr	r3, [pc, #20]	@ (8005498 <xTaskGetTickCount+0x1c>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005488:	687b      	ldr	r3, [r7, #4]
}
 800548a:	4618      	mov	r0, r3
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	20008df0 	.word	0x20008df0

0800549c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054a2:	2300      	movs	r3, #0
 80054a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054a6:	4b4f      	ldr	r3, [pc, #316]	@ (80055e4 <xTaskIncrementTick+0x148>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f040 8090 	bne.w	80055d0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054b0:	4b4d      	ldr	r3, [pc, #308]	@ (80055e8 <xTaskIncrementTick+0x14c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	3301      	adds	r3, #1
 80054b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054b8:	4a4b      	ldr	r2, [pc, #300]	@ (80055e8 <xTaskIncrementTick+0x14c>)
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d121      	bne.n	8005508 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80054c4:	4b49      	ldr	r3, [pc, #292]	@ (80055ec <xTaskIncrementTick+0x150>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00b      	beq.n	80054e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80054ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	603b      	str	r3, [r7, #0]
}
 80054e0:	bf00      	nop
 80054e2:	bf00      	nop
 80054e4:	e7fd      	b.n	80054e2 <xTaskIncrementTick+0x46>
 80054e6:	4b41      	ldr	r3, [pc, #260]	@ (80055ec <xTaskIncrementTick+0x150>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60fb      	str	r3, [r7, #12]
 80054ec:	4b40      	ldr	r3, [pc, #256]	@ (80055f0 <xTaskIncrementTick+0x154>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a3e      	ldr	r2, [pc, #248]	@ (80055ec <xTaskIncrementTick+0x150>)
 80054f2:	6013      	str	r3, [r2, #0]
 80054f4:	4a3e      	ldr	r2, [pc, #248]	@ (80055f0 <xTaskIncrementTick+0x154>)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6013      	str	r3, [r2, #0]
 80054fa:	4b3e      	ldr	r3, [pc, #248]	@ (80055f4 <xTaskIncrementTick+0x158>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3301      	adds	r3, #1
 8005500:	4a3c      	ldr	r2, [pc, #240]	@ (80055f4 <xTaskIncrementTick+0x158>)
 8005502:	6013      	str	r3, [r2, #0]
 8005504:	f000 fae2 	bl	8005acc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005508:	4b3b      	ldr	r3, [pc, #236]	@ (80055f8 <xTaskIncrementTick+0x15c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	693a      	ldr	r2, [r7, #16]
 800550e:	429a      	cmp	r2, r3
 8005510:	d349      	bcc.n	80055a6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005512:	4b36      	ldr	r3, [pc, #216]	@ (80055ec <xTaskIncrementTick+0x150>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d104      	bne.n	8005526 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800551c:	4b36      	ldr	r3, [pc, #216]	@ (80055f8 <xTaskIncrementTick+0x15c>)
 800551e:	f04f 32ff 	mov.w	r2, #4294967295
 8005522:	601a      	str	r2, [r3, #0]
					break;
 8005524:	e03f      	b.n	80055a6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005526:	4b31      	ldr	r3, [pc, #196]	@ (80055ec <xTaskIncrementTick+0x150>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	429a      	cmp	r2, r3
 800553c:	d203      	bcs.n	8005546 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800553e:	4a2e      	ldr	r2, [pc, #184]	@ (80055f8 <xTaskIncrementTick+0x15c>)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005544:	e02f      	b.n	80055a6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	3304      	adds	r3, #4
 800554a:	4618      	mov	r0, r3
 800554c:	f7fe ff62 	bl	8004414 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005554:	2b00      	cmp	r3, #0
 8005556:	d004      	beq.n	8005562 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	3318      	adds	r3, #24
 800555c:	4618      	mov	r0, r3
 800555e:	f7fe ff59 	bl	8004414 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005566:	4b25      	ldr	r3, [pc, #148]	@ (80055fc <xTaskIncrementTick+0x160>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d903      	bls.n	8005576 <xTaskIncrementTick+0xda>
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005572:	4a22      	ldr	r2, [pc, #136]	@ (80055fc <xTaskIncrementTick+0x160>)
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800557a:	4613      	mov	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4a1f      	ldr	r2, [pc, #124]	@ (8005600 <xTaskIncrementTick+0x164>)
 8005584:	441a      	add	r2, r3
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	3304      	adds	r3, #4
 800558a:	4619      	mov	r1, r3
 800558c:	4610      	mov	r0, r2
 800558e:	f7fe fee4 	bl	800435a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005596:	4b1b      	ldr	r3, [pc, #108]	@ (8005604 <xTaskIncrementTick+0x168>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800559c:	429a      	cmp	r2, r3
 800559e:	d3b8      	bcc.n	8005512 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80055a0:	2301      	movs	r3, #1
 80055a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055a4:	e7b5      	b.n	8005512 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055a6:	4b17      	ldr	r3, [pc, #92]	@ (8005604 <xTaskIncrementTick+0x168>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ac:	4914      	ldr	r1, [pc, #80]	@ (8005600 <xTaskIncrementTick+0x164>)
 80055ae:	4613      	mov	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	4413      	add	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	440b      	add	r3, r1
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d901      	bls.n	80055c2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80055be:	2301      	movs	r3, #1
 80055c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80055c2:	4b11      	ldr	r3, [pc, #68]	@ (8005608 <xTaskIncrementTick+0x16c>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80055ca:	2301      	movs	r3, #1
 80055cc:	617b      	str	r3, [r7, #20]
 80055ce:	e004      	b.n	80055da <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80055d0:	4b0e      	ldr	r3, [pc, #56]	@ (800560c <xTaskIncrementTick+0x170>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3301      	adds	r3, #1
 80055d6:	4a0d      	ldr	r2, [pc, #52]	@ (800560c <xTaskIncrementTick+0x170>)
 80055d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80055da:	697b      	ldr	r3, [r7, #20]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3718      	adds	r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	20008e14 	.word	0x20008e14
 80055e8:	20008df0 	.word	0x20008df0
 80055ec:	20008da4 	.word	0x20008da4
 80055f0:	20008da8 	.word	0x20008da8
 80055f4:	20008e04 	.word	0x20008e04
 80055f8:	20008e0c 	.word	0x20008e0c
 80055fc:	20008df4 	.word	0x20008df4
 8005600:	2000891c 	.word	0x2000891c
 8005604:	20008918 	.word	0x20008918
 8005608:	20008e00 	.word	0x20008e00
 800560c:	20008dfc 	.word	0x20008dfc

08005610 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005616:	4b2b      	ldr	r3, [pc, #172]	@ (80056c4 <vTaskSwitchContext+0xb4>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800561e:	4b2a      	ldr	r3, [pc, #168]	@ (80056c8 <vTaskSwitchContext+0xb8>)
 8005620:	2201      	movs	r2, #1
 8005622:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005624:	e047      	b.n	80056b6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005626:	4b28      	ldr	r3, [pc, #160]	@ (80056c8 <vTaskSwitchContext+0xb8>)
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800562c:	4b27      	ldr	r3, [pc, #156]	@ (80056cc <vTaskSwitchContext+0xbc>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]
 8005632:	e011      	b.n	8005658 <vTaskSwitchContext+0x48>
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d10b      	bne.n	8005652 <vTaskSwitchContext+0x42>
	__asm volatile
 800563a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800563e:	f383 8811 	msr	BASEPRI, r3
 8005642:	f3bf 8f6f 	isb	sy
 8005646:	f3bf 8f4f 	dsb	sy
 800564a:	607b      	str	r3, [r7, #4]
}
 800564c:	bf00      	nop
 800564e:	bf00      	nop
 8005650:	e7fd      	b.n	800564e <vTaskSwitchContext+0x3e>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	3b01      	subs	r3, #1
 8005656:	60fb      	str	r3, [r7, #12]
 8005658:	491d      	ldr	r1, [pc, #116]	@ (80056d0 <vTaskSwitchContext+0xc0>)
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	4613      	mov	r3, r2
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4413      	add	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	440b      	add	r3, r1
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d0e3      	beq.n	8005634 <vTaskSwitchContext+0x24>
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	4613      	mov	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	4413      	add	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4a16      	ldr	r2, [pc, #88]	@ (80056d0 <vTaskSwitchContext+0xc0>)
 8005678:	4413      	add	r3, r2
 800567a:	60bb      	str	r3, [r7, #8]
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	605a      	str	r2, [r3, #4]
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	3308      	adds	r3, #8
 800568e:	429a      	cmp	r2, r3
 8005690:	d104      	bne.n	800569c <vTaskSwitchContext+0x8c>
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	605a      	str	r2, [r3, #4]
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	4a0c      	ldr	r2, [pc, #48]	@ (80056d4 <vTaskSwitchContext+0xc4>)
 80056a4:	6013      	str	r3, [r2, #0]
 80056a6:	4a09      	ldr	r2, [pc, #36]	@ (80056cc <vTaskSwitchContext+0xbc>)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056ac:	4b09      	ldr	r3, [pc, #36]	@ (80056d4 <vTaskSwitchContext+0xc4>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	3354      	adds	r3, #84	@ 0x54
 80056b2:	4a09      	ldr	r2, [pc, #36]	@ (80056d8 <vTaskSwitchContext+0xc8>)
 80056b4:	6013      	str	r3, [r2, #0]
}
 80056b6:	bf00      	nop
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	20008e14 	.word	0x20008e14
 80056c8:	20008e00 	.word	0x20008e00
 80056cc:	20008df4 	.word	0x20008df4
 80056d0:	2000891c 	.word	0x2000891c
 80056d4:	20008918 	.word	0x20008918
 80056d8:	20000010 	.word	0x20000010

080056dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d10b      	bne.n	8005704 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80056ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f0:	f383 8811 	msr	BASEPRI, r3
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	60fb      	str	r3, [r7, #12]
}
 80056fe:	bf00      	nop
 8005700:	bf00      	nop
 8005702:	e7fd      	b.n	8005700 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005704:	4b07      	ldr	r3, [pc, #28]	@ (8005724 <vTaskPlaceOnEventList+0x48>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3318      	adds	r3, #24
 800570a:	4619      	mov	r1, r3
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7fe fe48 	bl	80043a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005712:	2101      	movs	r1, #1
 8005714:	6838      	ldr	r0, [r7, #0]
 8005716:	f000 fa87 	bl	8005c28 <prvAddCurrentTaskToDelayedList>
}
 800571a:	bf00      	nop
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20008918 	.word	0x20008918

08005728 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10b      	bne.n	8005752 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573e:	f383 8811 	msr	BASEPRI, r3
 8005742:	f3bf 8f6f 	isb	sy
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	617b      	str	r3, [r7, #20]
}
 800574c:	bf00      	nop
 800574e:	bf00      	nop
 8005750:	e7fd      	b.n	800574e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005752:	4b0a      	ldr	r3, [pc, #40]	@ (800577c <vTaskPlaceOnEventListRestricted+0x54>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3318      	adds	r3, #24
 8005758:	4619      	mov	r1, r3
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f7fe fdfd 	bl	800435a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005766:	f04f 33ff 	mov.w	r3, #4294967295
 800576a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	68b8      	ldr	r0, [r7, #8]
 8005770:	f000 fa5a 	bl	8005c28 <prvAddCurrentTaskToDelayedList>
	}
 8005774:	bf00      	nop
 8005776:	3718      	adds	r7, #24
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	20008918 	.word	0x20008918

08005780 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10b      	bne.n	80057ae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579a:	f383 8811 	msr	BASEPRI, r3
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	f3bf 8f4f 	dsb	sy
 80057a6:	60fb      	str	r3, [r7, #12]
}
 80057a8:	bf00      	nop
 80057aa:	bf00      	nop
 80057ac:	e7fd      	b.n	80057aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	3318      	adds	r3, #24
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7fe fe2e 	bl	8004414 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005830 <xTaskRemoveFromEventList+0xb0>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d11d      	bne.n	80057fc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	3304      	adds	r3, #4
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fe fe25 	bl	8004414 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ce:	4b19      	ldr	r3, [pc, #100]	@ (8005834 <xTaskRemoveFromEventList+0xb4>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d903      	bls.n	80057de <xTaskRemoveFromEventList+0x5e>
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	4a16      	ldr	r2, [pc, #88]	@ (8005834 <xTaskRemoveFromEventList+0xb4>)
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e2:	4613      	mov	r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	4413      	add	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	4a13      	ldr	r2, [pc, #76]	@ (8005838 <xTaskRemoveFromEventList+0xb8>)
 80057ec:	441a      	add	r2, r3
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	3304      	adds	r3, #4
 80057f2:	4619      	mov	r1, r3
 80057f4:	4610      	mov	r0, r2
 80057f6:	f7fe fdb0 	bl	800435a <vListInsertEnd>
 80057fa:	e005      	b.n	8005808 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	3318      	adds	r3, #24
 8005800:	4619      	mov	r1, r3
 8005802:	480e      	ldr	r0, [pc, #56]	@ (800583c <xTaskRemoveFromEventList+0xbc>)
 8005804:	f7fe fda9 	bl	800435a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800580c:	4b0c      	ldr	r3, [pc, #48]	@ (8005840 <xTaskRemoveFromEventList+0xc0>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005812:	429a      	cmp	r2, r3
 8005814:	d905      	bls.n	8005822 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005816:	2301      	movs	r3, #1
 8005818:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800581a:	4b0a      	ldr	r3, [pc, #40]	@ (8005844 <xTaskRemoveFromEventList+0xc4>)
 800581c:	2201      	movs	r2, #1
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	e001      	b.n	8005826 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005822:	2300      	movs	r3, #0
 8005824:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005826:	697b      	ldr	r3, [r7, #20]
}
 8005828:	4618      	mov	r0, r3
 800582a:	3718      	adds	r7, #24
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	20008e14 	.word	0x20008e14
 8005834:	20008df4 	.word	0x20008df4
 8005838:	2000891c 	.word	0x2000891c
 800583c:	20008dac 	.word	0x20008dac
 8005840:	20008918 	.word	0x20008918
 8005844:	20008e00 	.word	0x20008e00

08005848 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005850:	4b06      	ldr	r3, [pc, #24]	@ (800586c <vTaskInternalSetTimeOutState+0x24>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005858:	4b05      	ldr	r3, [pc, #20]	@ (8005870 <vTaskInternalSetTimeOutState+0x28>)
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	605a      	str	r2, [r3, #4]
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	20008e04 	.word	0x20008e04
 8005870:	20008df0 	.word	0x20008df0

08005874 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b088      	sub	sp, #32
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d10b      	bne.n	800589c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005888:	f383 8811 	msr	BASEPRI, r3
 800588c:	f3bf 8f6f 	isb	sy
 8005890:	f3bf 8f4f 	dsb	sy
 8005894:	613b      	str	r3, [r7, #16]
}
 8005896:	bf00      	nop
 8005898:	bf00      	nop
 800589a:	e7fd      	b.n	8005898 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10b      	bne.n	80058ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80058a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a6:	f383 8811 	msr	BASEPRI, r3
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	60fb      	str	r3, [r7, #12]
}
 80058b4:	bf00      	nop
 80058b6:	bf00      	nop
 80058b8:	e7fd      	b.n	80058b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80058ba:	f000 fe95 	bl	80065e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80058be:	4b1d      	ldr	r3, [pc, #116]	@ (8005934 <xTaskCheckForTimeOut+0xc0>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d6:	d102      	bne.n	80058de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80058d8:	2300      	movs	r3, #0
 80058da:	61fb      	str	r3, [r7, #28]
 80058dc:	e023      	b.n	8005926 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	4b15      	ldr	r3, [pc, #84]	@ (8005938 <xTaskCheckForTimeOut+0xc4>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d007      	beq.n	80058fa <xTaskCheckForTimeOut+0x86>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	69ba      	ldr	r2, [r7, #24]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d302      	bcc.n	80058fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80058f4:	2301      	movs	r3, #1
 80058f6:	61fb      	str	r3, [r7, #28]
 80058f8:	e015      	b.n	8005926 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	429a      	cmp	r2, r3
 8005902:	d20b      	bcs.n	800591c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	1ad2      	subs	r2, r2, r3
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f7ff ff99 	bl	8005848 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005916:	2300      	movs	r3, #0
 8005918:	61fb      	str	r3, [r7, #28]
 800591a:	e004      	b.n	8005926 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005922:	2301      	movs	r3, #1
 8005924:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005926:	f000 fe91 	bl	800664c <vPortExitCritical>

	return xReturn;
 800592a:	69fb      	ldr	r3, [r7, #28]
}
 800592c:	4618      	mov	r0, r3
 800592e:	3720      	adds	r7, #32
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	20008df0 	.word	0x20008df0
 8005938:	20008e04 	.word	0x20008e04

0800593c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800593c:	b480      	push	{r7}
 800593e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005940:	4b03      	ldr	r3, [pc, #12]	@ (8005950 <vTaskMissedYield+0x14>)
 8005942:	2201      	movs	r2, #1
 8005944:	601a      	str	r2, [r3, #0]
}
 8005946:	bf00      	nop
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr
 8005950:	20008e00 	.word	0x20008e00

08005954 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800595c:	f000 f852 	bl	8005a04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005960:	4b06      	ldr	r3, [pc, #24]	@ (800597c <prvIdleTask+0x28>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d9f9      	bls.n	800595c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005968:	4b05      	ldr	r3, [pc, #20]	@ (8005980 <prvIdleTask+0x2c>)
 800596a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800596e:	601a      	str	r2, [r3, #0]
 8005970:	f3bf 8f4f 	dsb	sy
 8005974:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005978:	e7f0      	b.n	800595c <prvIdleTask+0x8>
 800597a:	bf00      	nop
 800597c:	2000891c 	.word	0x2000891c
 8005980:	e000ed04 	.word	0xe000ed04

08005984 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800598a:	2300      	movs	r3, #0
 800598c:	607b      	str	r3, [r7, #4]
 800598e:	e00c      	b.n	80059aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	4613      	mov	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4413      	add	r3, r2
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	4a12      	ldr	r2, [pc, #72]	@ (80059e4 <prvInitialiseTaskLists+0x60>)
 800599c:	4413      	add	r3, r2
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fe fcae 	bl	8004300 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	3301      	adds	r3, #1
 80059a8:	607b      	str	r3, [r7, #4]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b37      	cmp	r3, #55	@ 0x37
 80059ae:	d9ef      	bls.n	8005990 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80059b0:	480d      	ldr	r0, [pc, #52]	@ (80059e8 <prvInitialiseTaskLists+0x64>)
 80059b2:	f7fe fca5 	bl	8004300 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80059b6:	480d      	ldr	r0, [pc, #52]	@ (80059ec <prvInitialiseTaskLists+0x68>)
 80059b8:	f7fe fca2 	bl	8004300 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80059bc:	480c      	ldr	r0, [pc, #48]	@ (80059f0 <prvInitialiseTaskLists+0x6c>)
 80059be:	f7fe fc9f 	bl	8004300 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80059c2:	480c      	ldr	r0, [pc, #48]	@ (80059f4 <prvInitialiseTaskLists+0x70>)
 80059c4:	f7fe fc9c 	bl	8004300 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80059c8:	480b      	ldr	r0, [pc, #44]	@ (80059f8 <prvInitialiseTaskLists+0x74>)
 80059ca:	f7fe fc99 	bl	8004300 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059ce:	4b0b      	ldr	r3, [pc, #44]	@ (80059fc <prvInitialiseTaskLists+0x78>)
 80059d0:	4a05      	ldr	r2, [pc, #20]	@ (80059e8 <prvInitialiseTaskLists+0x64>)
 80059d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80059d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005a00 <prvInitialiseTaskLists+0x7c>)
 80059d6:	4a05      	ldr	r2, [pc, #20]	@ (80059ec <prvInitialiseTaskLists+0x68>)
 80059d8:	601a      	str	r2, [r3, #0]
}
 80059da:	bf00      	nop
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	2000891c 	.word	0x2000891c
 80059e8:	20008d7c 	.word	0x20008d7c
 80059ec:	20008d90 	.word	0x20008d90
 80059f0:	20008dac 	.word	0x20008dac
 80059f4:	20008dc0 	.word	0x20008dc0
 80059f8:	20008dd8 	.word	0x20008dd8
 80059fc:	20008da4 	.word	0x20008da4
 8005a00:	20008da8 	.word	0x20008da8

08005a04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b082      	sub	sp, #8
 8005a08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a0a:	e019      	b.n	8005a40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005a0c:	f000 fdec 	bl	80065e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a10:	4b10      	ldr	r3, [pc, #64]	@ (8005a54 <prvCheckTasksWaitingTermination+0x50>)
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7fe fcf9 	bl	8004414 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a22:	4b0d      	ldr	r3, [pc, #52]	@ (8005a58 <prvCheckTasksWaitingTermination+0x54>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	3b01      	subs	r3, #1
 8005a28:	4a0b      	ldr	r2, [pc, #44]	@ (8005a58 <prvCheckTasksWaitingTermination+0x54>)
 8005a2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005a5c <prvCheckTasksWaitingTermination+0x58>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	3b01      	subs	r3, #1
 8005a32:	4a0a      	ldr	r2, [pc, #40]	@ (8005a5c <prvCheckTasksWaitingTermination+0x58>)
 8005a34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a36:	f000 fe09 	bl	800664c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f810 	bl	8005a60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a40:	4b06      	ldr	r3, [pc, #24]	@ (8005a5c <prvCheckTasksWaitingTermination+0x58>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1e1      	bne.n	8005a0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a48:	bf00      	nop
 8005a4a:	bf00      	nop
 8005a4c:	3708      	adds	r7, #8
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	20008dc0 	.word	0x20008dc0
 8005a58:	20008dec 	.word	0x20008dec
 8005a5c:	20008dd4 	.word	0x20008dd4

08005a60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	3354      	adds	r3, #84	@ 0x54
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f001 f8d3 	bl	8006c18 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d108      	bne.n	8005a8e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a80:	4618      	mov	r0, r3
 8005a82:	f000 ffa1 	bl	80069c8 <vPortFree>
				vPortFree( pxTCB );
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 ff9e 	bl	80069c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a8c:	e019      	b.n	8005ac2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d103      	bne.n	8005aa0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 ff95 	bl	80069c8 <vPortFree>
	}
 8005a9e:	e010      	b.n	8005ac2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d00b      	beq.n	8005ac2 <prvDeleteTCB+0x62>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	60fb      	str	r3, [r7, #12]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <prvDeleteTCB+0x5e>
	}
 8005ac2:	bf00      	nop
 8005ac4:	3710      	adds	r7, #16
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
	...

08005acc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8005b04 <prvResetNextTaskUnblockTime+0x38>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d104      	bne.n	8005ae6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005adc:	4b0a      	ldr	r3, [pc, #40]	@ (8005b08 <prvResetNextTaskUnblockTime+0x3c>)
 8005ade:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ae4:	e008      	b.n	8005af8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ae6:	4b07      	ldr	r3, [pc, #28]	@ (8005b04 <prvResetNextTaskUnblockTime+0x38>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	4a04      	ldr	r2, [pc, #16]	@ (8005b08 <prvResetNextTaskUnblockTime+0x3c>)
 8005af6:	6013      	str	r3, [r2, #0]
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	20008da4 	.word	0x20008da4
 8005b08:	20008e0c 	.word	0x20008e0c

08005b0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005b12:	4b0b      	ldr	r3, [pc, #44]	@ (8005b40 <xTaskGetSchedulerState+0x34>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d102      	bne.n	8005b20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	607b      	str	r3, [r7, #4]
 8005b1e:	e008      	b.n	8005b32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b20:	4b08      	ldr	r3, [pc, #32]	@ (8005b44 <xTaskGetSchedulerState+0x38>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d102      	bne.n	8005b2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b28:	2302      	movs	r3, #2
 8005b2a:	607b      	str	r3, [r7, #4]
 8005b2c:	e001      	b.n	8005b32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b32:	687b      	ldr	r3, [r7, #4]
	}
 8005b34:	4618      	mov	r0, r3
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	20008df8 	.word	0x20008df8
 8005b44:	20008e14 	.word	0x20008e14

08005b48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d058      	beq.n	8005c10 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8005c1c <xTaskPriorityDisinherit+0xd4>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d00b      	beq.n	8005b80 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6c:	f383 8811 	msr	BASEPRI, r3
 8005b70:	f3bf 8f6f 	isb	sy
 8005b74:	f3bf 8f4f 	dsb	sy
 8005b78:	60fb      	str	r3, [r7, #12]
}
 8005b7a:	bf00      	nop
 8005b7c:	bf00      	nop
 8005b7e:	e7fd      	b.n	8005b7c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10b      	bne.n	8005ba0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8c:	f383 8811 	msr	BASEPRI, r3
 8005b90:	f3bf 8f6f 	isb	sy
 8005b94:	f3bf 8f4f 	dsb	sy
 8005b98:	60bb      	str	r3, [r7, #8]
}
 8005b9a:	bf00      	nop
 8005b9c:	bf00      	nop
 8005b9e:	e7fd      	b.n	8005b9c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ba4:	1e5a      	subs	r2, r3, #1
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d02c      	beq.n	8005c10 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d128      	bne.n	8005c10 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	3304      	adds	r3, #4
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7fe fc26 	bl	8004414 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be0:	4b0f      	ldr	r3, [pc, #60]	@ (8005c20 <xTaskPriorityDisinherit+0xd8>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d903      	bls.n	8005bf0 <xTaskPriorityDisinherit+0xa8>
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bec:	4a0c      	ldr	r2, [pc, #48]	@ (8005c20 <xTaskPriorityDisinherit+0xd8>)
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4a09      	ldr	r2, [pc, #36]	@ (8005c24 <xTaskPriorityDisinherit+0xdc>)
 8005bfe:	441a      	add	r2, r3
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	3304      	adds	r3, #4
 8005c04:	4619      	mov	r1, r3
 8005c06:	4610      	mov	r0, r2
 8005c08:	f7fe fba7 	bl	800435a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c10:	697b      	ldr	r3, [r7, #20]
	}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3718      	adds	r7, #24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	20008918 	.word	0x20008918
 8005c20:	20008df4 	.word	0x20008df4
 8005c24:	2000891c 	.word	0x2000891c

08005c28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c32:	4b21      	ldr	r3, [pc, #132]	@ (8005cb8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c38:	4b20      	ldr	r3, [pc, #128]	@ (8005cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	3304      	adds	r3, #4
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fe fbe8 	bl	8004414 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4a:	d10a      	bne.n	8005c62 <prvAddCurrentTaskToDelayedList+0x3a>
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d007      	beq.n	8005c62 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c52:	4b1a      	ldr	r3, [pc, #104]	@ (8005cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3304      	adds	r3, #4
 8005c58:	4619      	mov	r1, r3
 8005c5a:	4819      	ldr	r0, [pc, #100]	@ (8005cc0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005c5c:	f7fe fb7d 	bl	800435a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c60:	e026      	b.n	8005cb0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4413      	add	r3, r2
 8005c68:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c6a:	4b14      	ldr	r3, [pc, #80]	@ (8005cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68ba      	ldr	r2, [r7, #8]
 8005c70:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005c72:	68ba      	ldr	r2, [r7, #8]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d209      	bcs.n	8005c8e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c7a:	4b12      	ldr	r3, [pc, #72]	@ (8005cc4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8005cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	3304      	adds	r3, #4
 8005c84:	4619      	mov	r1, r3
 8005c86:	4610      	mov	r0, r2
 8005c88:	f7fe fb8b 	bl	80043a2 <vListInsert>
}
 8005c8c:	e010      	b.n	8005cb0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005cc8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	4b0a      	ldr	r3, [pc, #40]	@ (8005cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	3304      	adds	r3, #4
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f7fe fb81 	bl	80043a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8005ccc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d202      	bcs.n	8005cb0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005caa:	4a08      	ldr	r2, [pc, #32]	@ (8005ccc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	6013      	str	r3, [r2, #0]
}
 8005cb0:	bf00      	nop
 8005cb2:	3710      	adds	r7, #16
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	20008df0 	.word	0x20008df0
 8005cbc:	20008918 	.word	0x20008918
 8005cc0:	20008dd8 	.word	0x20008dd8
 8005cc4:	20008da8 	.word	0x20008da8
 8005cc8:	20008da4 	.word	0x20008da4
 8005ccc:	20008e0c 	.word	0x20008e0c

08005cd0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08a      	sub	sp, #40	@ 0x28
 8005cd4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005cda:	f000 fb13 	bl	8006304 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005cde:	4b1d      	ldr	r3, [pc, #116]	@ (8005d54 <xTimerCreateTimerTask+0x84>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d021      	beq.n	8005d2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005cea:	2300      	movs	r3, #0
 8005cec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005cee:	1d3a      	adds	r2, r7, #4
 8005cf0:	f107 0108 	add.w	r1, r7, #8
 8005cf4:	f107 030c 	add.w	r3, r7, #12
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7fe fae7 	bl	80042cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005cfe:	6879      	ldr	r1, [r7, #4]
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	9202      	str	r2, [sp, #8]
 8005d06:	9301      	str	r3, [sp, #4]
 8005d08:	2302      	movs	r3, #2
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	460a      	mov	r2, r1
 8005d10:	4911      	ldr	r1, [pc, #68]	@ (8005d58 <xTimerCreateTimerTask+0x88>)
 8005d12:	4812      	ldr	r0, [pc, #72]	@ (8005d5c <xTimerCreateTimerTask+0x8c>)
 8005d14:	f7ff f8a2 	bl	8004e5c <xTaskCreateStatic>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	4a11      	ldr	r2, [pc, #68]	@ (8005d60 <xTimerCreateTimerTask+0x90>)
 8005d1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005d1e:	4b10      	ldr	r3, [pc, #64]	@ (8005d60 <xTimerCreateTimerTask+0x90>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d001      	beq.n	8005d2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005d26:	2301      	movs	r3, #1
 8005d28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d10b      	bne.n	8005d48 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d34:	f383 8811 	msr	BASEPRI, r3
 8005d38:	f3bf 8f6f 	isb	sy
 8005d3c:	f3bf 8f4f 	dsb	sy
 8005d40:	613b      	str	r3, [r7, #16]
}
 8005d42:	bf00      	nop
 8005d44:	bf00      	nop
 8005d46:	e7fd      	b.n	8005d44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005d48:	697b      	ldr	r3, [r7, #20]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	20008e48 	.word	0x20008e48
 8005d58:	08006e34 	.word	0x08006e34
 8005d5c:	08005e9d 	.word	0x08005e9d
 8005d60:	20008e4c 	.word	0x20008e4c

08005d64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b08a      	sub	sp, #40	@ 0x28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
 8005d70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005d72:	2300      	movs	r3, #0
 8005d74:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10b      	bne.n	8005d94 <xTimerGenericCommand+0x30>
	__asm volatile
 8005d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d80:	f383 8811 	msr	BASEPRI, r3
 8005d84:	f3bf 8f6f 	isb	sy
 8005d88:	f3bf 8f4f 	dsb	sy
 8005d8c:	623b      	str	r3, [r7, #32]
}
 8005d8e:	bf00      	nop
 8005d90:	bf00      	nop
 8005d92:	e7fd      	b.n	8005d90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005d94:	4b19      	ldr	r3, [pc, #100]	@ (8005dfc <xTimerGenericCommand+0x98>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d02a      	beq.n	8005df2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	2b05      	cmp	r3, #5
 8005dac:	dc18      	bgt.n	8005de0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005dae:	f7ff fead 	bl	8005b0c <xTaskGetSchedulerState>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d109      	bne.n	8005dcc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005db8:	4b10      	ldr	r3, [pc, #64]	@ (8005dfc <xTimerGenericCommand+0x98>)
 8005dba:	6818      	ldr	r0, [r3, #0]
 8005dbc:	f107 0110 	add.w	r1, r7, #16
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dc4:	f7fe fc5a 	bl	800467c <xQueueGenericSend>
 8005dc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8005dca:	e012      	b.n	8005df2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8005dfc <xTimerGenericCommand+0x98>)
 8005dce:	6818      	ldr	r0, [r3, #0]
 8005dd0:	f107 0110 	add.w	r1, r7, #16
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f7fe fc50 	bl	800467c <xQueueGenericSend>
 8005ddc:	6278      	str	r0, [r7, #36]	@ 0x24
 8005dde:	e008      	b.n	8005df2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005de0:	4b06      	ldr	r3, [pc, #24]	@ (8005dfc <xTimerGenericCommand+0x98>)
 8005de2:	6818      	ldr	r0, [r3, #0]
 8005de4:	f107 0110 	add.w	r1, r7, #16
 8005de8:	2300      	movs	r3, #0
 8005dea:	683a      	ldr	r2, [r7, #0]
 8005dec:	f7fe fd48 	bl	8004880 <xQueueGenericSendFromISR>
 8005df0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3728      	adds	r7, #40	@ 0x28
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	20008e48 	.word	0x20008e48

08005e00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b088      	sub	sp, #32
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e0a:	4b23      	ldr	r3, [pc, #140]	@ (8005e98 <prvProcessExpiredTimer+0x98>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	3304      	adds	r3, #4
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fe fafb 	bl	8004414 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d023      	beq.n	8005e74 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	699a      	ldr	r2, [r3, #24]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	18d1      	adds	r1, r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	6978      	ldr	r0, [r7, #20]
 8005e3a:	f000 f8d5 	bl	8005fe8 <prvInsertTimerInActiveList>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d020      	beq.n	8005e86 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e44:	2300      	movs	r3, #0
 8005e46:	9300      	str	r3, [sp, #0]
 8005e48:	2300      	movs	r3, #0
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	6978      	ldr	r0, [r7, #20]
 8005e50:	f7ff ff88 	bl	8005d64 <xTimerGenericCommand>
 8005e54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d114      	bne.n	8005e86 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e60:	f383 8811 	msr	BASEPRI, r3
 8005e64:	f3bf 8f6f 	isb	sy
 8005e68:	f3bf 8f4f 	dsb	sy
 8005e6c:	60fb      	str	r3, [r7, #12]
}
 8005e6e:	bf00      	nop
 8005e70:	bf00      	nop
 8005e72:	e7fd      	b.n	8005e70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e7a:	f023 0301 	bic.w	r3, r3, #1
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	6978      	ldr	r0, [r7, #20]
 8005e8c:	4798      	blx	r3
}
 8005e8e:	bf00      	nop
 8005e90:	3718      	adds	r7, #24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	20008e40 	.word	0x20008e40

08005e9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ea4:	f107 0308 	add.w	r3, r7, #8
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f000 f859 	bl	8005f60 <prvGetNextExpireTime>
 8005eae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f000 f805 	bl	8005ec4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005eba:	f000 f8d7 	bl	800606c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ebe:	bf00      	nop
 8005ec0:	e7f0      	b.n	8005ea4 <prvTimerTask+0x8>
	...

08005ec4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005ece:	f7ff fa29 	bl	8005324 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ed2:	f107 0308 	add.w	r3, r7, #8
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 f866 	bl	8005fa8 <prvSampleTimeNow>
 8005edc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d130      	bne.n	8005f46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10a      	bne.n	8005f00 <prvProcessTimerOrBlockTask+0x3c>
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d806      	bhi.n	8005f00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005ef2:	f7ff fa25 	bl	8005340 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005ef6:	68f9      	ldr	r1, [r7, #12]
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f7ff ff81 	bl	8005e00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005efe:	e024      	b.n	8005f4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d008      	beq.n	8005f18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f06:	4b13      	ldr	r3, [pc, #76]	@ (8005f54 <prvProcessTimerOrBlockTask+0x90>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <prvProcessTimerOrBlockTask+0x50>
 8005f10:	2301      	movs	r3, #1
 8005f12:	e000      	b.n	8005f16 <prvProcessTimerOrBlockTask+0x52>
 8005f14:	2300      	movs	r3, #0
 8005f16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f18:	4b0f      	ldr	r3, [pc, #60]	@ (8005f58 <prvProcessTimerOrBlockTask+0x94>)
 8005f1a:	6818      	ldr	r0, [r3, #0]
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	683a      	ldr	r2, [r7, #0]
 8005f24:	4619      	mov	r1, r3
 8005f26:	f7fe ff65 	bl	8004df4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005f2a:	f7ff fa09 	bl	8005340 <xTaskResumeAll>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10a      	bne.n	8005f4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005f34:	4b09      	ldr	r3, [pc, #36]	@ (8005f5c <prvProcessTimerOrBlockTask+0x98>)
 8005f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	f3bf 8f6f 	isb	sy
}
 8005f44:	e001      	b.n	8005f4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005f46:	f7ff f9fb 	bl	8005340 <xTaskResumeAll>
}
 8005f4a:	bf00      	nop
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	20008e44 	.word	0x20008e44
 8005f58:	20008e48 	.word	0x20008e48
 8005f5c:	e000ed04 	.word	0xe000ed04

08005f60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005f68:	4b0e      	ldr	r3, [pc, #56]	@ (8005fa4 <prvGetNextExpireTime+0x44>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <prvGetNextExpireTime+0x16>
 8005f72:	2201      	movs	r2, #1
 8005f74:	e000      	b.n	8005f78 <prvGetNextExpireTime+0x18>
 8005f76:	2200      	movs	r2, #0
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d105      	bne.n	8005f90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f84:	4b07      	ldr	r3, [pc, #28]	@ (8005fa4 <prvGetNextExpireTime+0x44>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	e001      	b.n	8005f94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005f94:	68fb      	ldr	r3, [r7, #12]
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3714      	adds	r7, #20
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	20008e40 	.word	0x20008e40

08005fa8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005fb0:	f7ff fa64 	bl	800547c <xTaskGetTickCount>
 8005fb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe4 <prvSampleTimeNow+0x3c>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d205      	bcs.n	8005fcc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005fc0:	f000 f93a 	bl	8006238 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	601a      	str	r2, [r3, #0]
 8005fca:	e002      	b.n	8005fd2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005fd2:	4a04      	ldr	r2, [pc, #16]	@ (8005fe4 <prvSampleTimeNow+0x3c>)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3710      	adds	r7, #16
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	20008e50 	.word	0x20008e50

08005fe8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b086      	sub	sp, #24
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
 8005ff4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006006:	68ba      	ldr	r2, [r7, #8]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	429a      	cmp	r2, r3
 800600c:	d812      	bhi.n	8006034 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	1ad2      	subs	r2, r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	429a      	cmp	r2, r3
 800601a:	d302      	bcc.n	8006022 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800601c:	2301      	movs	r3, #1
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	e01b      	b.n	800605a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006022:	4b10      	ldr	r3, [pc, #64]	@ (8006064 <prvInsertTimerInActiveList+0x7c>)
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	3304      	adds	r3, #4
 800602a:	4619      	mov	r1, r3
 800602c:	4610      	mov	r0, r2
 800602e:	f7fe f9b8 	bl	80043a2 <vListInsert>
 8006032:	e012      	b.n	800605a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	429a      	cmp	r2, r3
 800603a:	d206      	bcs.n	800604a <prvInsertTimerInActiveList+0x62>
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	429a      	cmp	r2, r3
 8006042:	d302      	bcc.n	800604a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006044:	2301      	movs	r3, #1
 8006046:	617b      	str	r3, [r7, #20]
 8006048:	e007      	b.n	800605a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800604a:	4b07      	ldr	r3, [pc, #28]	@ (8006068 <prvInsertTimerInActiveList+0x80>)
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	3304      	adds	r3, #4
 8006052:	4619      	mov	r1, r3
 8006054:	4610      	mov	r0, r2
 8006056:	f7fe f9a4 	bl	80043a2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800605a:	697b      	ldr	r3, [r7, #20]
}
 800605c:	4618      	mov	r0, r3
 800605e:	3718      	adds	r7, #24
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	20008e44 	.word	0x20008e44
 8006068:	20008e40 	.word	0x20008e40

0800606c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b08e      	sub	sp, #56	@ 0x38
 8006070:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006072:	e0ce      	b.n	8006212 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	da19      	bge.n	80060ae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800607a:	1d3b      	adds	r3, r7, #4
 800607c:	3304      	adds	r3, #4
 800607e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006082:	2b00      	cmp	r3, #0
 8006084:	d10b      	bne.n	800609e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800608a:	f383 8811 	msr	BASEPRI, r3
 800608e:	f3bf 8f6f 	isb	sy
 8006092:	f3bf 8f4f 	dsb	sy
 8006096:	61fb      	str	r3, [r7, #28]
}
 8006098:	bf00      	nop
 800609a:	bf00      	nop
 800609c:	e7fd      	b.n	800609a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800609e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060a4:	6850      	ldr	r0, [r2, #4]
 80060a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060a8:	6892      	ldr	r2, [r2, #8]
 80060aa:	4611      	mov	r1, r2
 80060ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	f2c0 80ae 	blt.w	8006212 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80060ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d004      	beq.n	80060cc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c4:	3304      	adds	r3, #4
 80060c6:	4618      	mov	r0, r3
 80060c8:	f7fe f9a4 	bl	8004414 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060cc:	463b      	mov	r3, r7
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7ff ff6a 	bl	8005fa8 <prvSampleTimeNow>
 80060d4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b09      	cmp	r3, #9
 80060da:	f200 8097 	bhi.w	800620c <prvProcessReceivedCommands+0x1a0>
 80060de:	a201      	add	r2, pc, #4	@ (adr r2, 80060e4 <prvProcessReceivedCommands+0x78>)
 80060e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e4:	0800610d 	.word	0x0800610d
 80060e8:	0800610d 	.word	0x0800610d
 80060ec:	0800610d 	.word	0x0800610d
 80060f0:	08006183 	.word	0x08006183
 80060f4:	08006197 	.word	0x08006197
 80060f8:	080061e3 	.word	0x080061e3
 80060fc:	0800610d 	.word	0x0800610d
 8006100:	0800610d 	.word	0x0800610d
 8006104:	08006183 	.word	0x08006183
 8006108:	08006197 	.word	0x08006197
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800610c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006112:	f043 0301 	orr.w	r3, r3, #1
 8006116:	b2da      	uxtb	r2, r3
 8006118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800611a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800611e:	68ba      	ldr	r2, [r7, #8]
 8006120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	18d1      	adds	r1, r2, r3
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800612a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800612c:	f7ff ff5c 	bl	8005fe8 <prvInsertTimerInActiveList>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d06c      	beq.n	8006210 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800613c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800613e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006140:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006144:	f003 0304 	and.w	r3, r3, #4
 8006148:	2b00      	cmp	r3, #0
 800614a:	d061      	beq.n	8006210 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	441a      	add	r2, r3
 8006154:	2300      	movs	r3, #0
 8006156:	9300      	str	r3, [sp, #0]
 8006158:	2300      	movs	r3, #0
 800615a:	2100      	movs	r1, #0
 800615c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800615e:	f7ff fe01 	bl	8005d64 <xTimerGenericCommand>
 8006162:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006164:	6a3b      	ldr	r3, [r7, #32]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d152      	bne.n	8006210 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800616a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800616e:	f383 8811 	msr	BASEPRI, r3
 8006172:	f3bf 8f6f 	isb	sy
 8006176:	f3bf 8f4f 	dsb	sy
 800617a:	61bb      	str	r3, [r7, #24]
}
 800617c:	bf00      	nop
 800617e:	bf00      	nop
 8006180:	e7fd      	b.n	800617e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006184:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006188:	f023 0301 	bic.w	r3, r3, #1
 800618c:	b2da      	uxtb	r2, r3
 800618e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006190:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006194:	e03d      	b.n	8006212 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006198:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	b2da      	uxtb	r2, r3
 80061a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80061ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10b      	bne.n	80061ce <prvProcessReceivedCommands+0x162>
	__asm volatile
 80061b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ba:	f383 8811 	msr	BASEPRI, r3
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f3bf 8f4f 	dsb	sy
 80061c6:	617b      	str	r3, [r7, #20]
}
 80061c8:	bf00      	nop
 80061ca:	bf00      	nop
 80061cc:	e7fd      	b.n	80061ca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80061ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d0:	699a      	ldr	r2, [r3, #24]
 80061d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d4:	18d1      	adds	r1, r2, r3
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061dc:	f7ff ff04 	bl	8005fe8 <prvInsertTimerInActiveList>
					break;
 80061e0:	e017      	b.n	8006212 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80061e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061e8:	f003 0302 	and.w	r3, r3, #2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d103      	bne.n	80061f8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80061f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061f2:	f000 fbe9 	bl	80069c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80061f6:	e00c      	b.n	8006212 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061fe:	f023 0301 	bic.w	r3, r3, #1
 8006202:	b2da      	uxtb	r2, r3
 8006204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006206:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800620a:	e002      	b.n	8006212 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800620c:	bf00      	nop
 800620e:	e000      	b.n	8006212 <prvProcessReceivedCommands+0x1a6>
					break;
 8006210:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006212:	4b08      	ldr	r3, [pc, #32]	@ (8006234 <prvProcessReceivedCommands+0x1c8>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	1d39      	adds	r1, r7, #4
 8006218:	2200      	movs	r2, #0
 800621a:	4618      	mov	r0, r3
 800621c:	f7fe fbce 	bl	80049bc <xQueueReceive>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	f47f af26 	bne.w	8006074 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006228:	bf00      	nop
 800622a:	bf00      	nop
 800622c:	3730      	adds	r7, #48	@ 0x30
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	20008e48 	.word	0x20008e48

08006238 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b088      	sub	sp, #32
 800623c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800623e:	e049      	b.n	80062d4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006240:	4b2e      	ldr	r3, [pc, #184]	@ (80062fc <prvSwitchTimerLists+0xc4>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800624a:	4b2c      	ldr	r3, [pc, #176]	@ (80062fc <prvSwitchTimerLists+0xc4>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	3304      	adds	r3, #4
 8006258:	4618      	mov	r0, r3
 800625a:	f7fe f8db 	bl	8004414 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800626c:	f003 0304 	and.w	r3, r3, #4
 8006270:	2b00      	cmp	r3, #0
 8006272:	d02f      	beq.n	80062d4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	4413      	add	r3, r2
 800627c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	429a      	cmp	r2, r3
 8006284:	d90e      	bls.n	80062a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006292:	4b1a      	ldr	r3, [pc, #104]	@ (80062fc <prvSwitchTimerLists+0xc4>)
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	3304      	adds	r3, #4
 800629a:	4619      	mov	r1, r3
 800629c:	4610      	mov	r0, r2
 800629e:	f7fe f880 	bl	80043a2 <vListInsert>
 80062a2:	e017      	b.n	80062d4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80062a4:	2300      	movs	r3, #0
 80062a6:	9300      	str	r3, [sp, #0]
 80062a8:	2300      	movs	r3, #0
 80062aa:	693a      	ldr	r2, [r7, #16]
 80062ac:	2100      	movs	r1, #0
 80062ae:	68f8      	ldr	r0, [r7, #12]
 80062b0:	f7ff fd58 	bl	8005d64 <xTimerGenericCommand>
 80062b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10b      	bne.n	80062d4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80062bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	603b      	str	r3, [r7, #0]
}
 80062ce:	bf00      	nop
 80062d0:	bf00      	nop
 80062d2:	e7fd      	b.n	80062d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062d4:	4b09      	ldr	r3, [pc, #36]	@ (80062fc <prvSwitchTimerLists+0xc4>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1b0      	bne.n	8006240 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80062de:	4b07      	ldr	r3, [pc, #28]	@ (80062fc <prvSwitchTimerLists+0xc4>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80062e4:	4b06      	ldr	r3, [pc, #24]	@ (8006300 <prvSwitchTimerLists+0xc8>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a04      	ldr	r2, [pc, #16]	@ (80062fc <prvSwitchTimerLists+0xc4>)
 80062ea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80062ec:	4a04      	ldr	r2, [pc, #16]	@ (8006300 <prvSwitchTimerLists+0xc8>)
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	6013      	str	r3, [r2, #0]
}
 80062f2:	bf00      	nop
 80062f4:	3718      	adds	r7, #24
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	20008e40 	.word	0x20008e40
 8006300:	20008e44 	.word	0x20008e44

08006304 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800630a:	f000 f96d 	bl	80065e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800630e:	4b15      	ldr	r3, [pc, #84]	@ (8006364 <prvCheckForValidListAndQueue+0x60>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d120      	bne.n	8006358 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006316:	4814      	ldr	r0, [pc, #80]	@ (8006368 <prvCheckForValidListAndQueue+0x64>)
 8006318:	f7fd fff2 	bl	8004300 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800631c:	4813      	ldr	r0, [pc, #76]	@ (800636c <prvCheckForValidListAndQueue+0x68>)
 800631e:	f7fd ffef 	bl	8004300 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006322:	4b13      	ldr	r3, [pc, #76]	@ (8006370 <prvCheckForValidListAndQueue+0x6c>)
 8006324:	4a10      	ldr	r2, [pc, #64]	@ (8006368 <prvCheckForValidListAndQueue+0x64>)
 8006326:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006328:	4b12      	ldr	r3, [pc, #72]	@ (8006374 <prvCheckForValidListAndQueue+0x70>)
 800632a:	4a10      	ldr	r2, [pc, #64]	@ (800636c <prvCheckForValidListAndQueue+0x68>)
 800632c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800632e:	2300      	movs	r3, #0
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	4b11      	ldr	r3, [pc, #68]	@ (8006378 <prvCheckForValidListAndQueue+0x74>)
 8006334:	4a11      	ldr	r2, [pc, #68]	@ (800637c <prvCheckForValidListAndQueue+0x78>)
 8006336:	2110      	movs	r1, #16
 8006338:	200a      	movs	r0, #10
 800633a:	f7fe f8ff 	bl	800453c <xQueueGenericCreateStatic>
 800633e:	4603      	mov	r3, r0
 8006340:	4a08      	ldr	r2, [pc, #32]	@ (8006364 <prvCheckForValidListAndQueue+0x60>)
 8006342:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006344:	4b07      	ldr	r3, [pc, #28]	@ (8006364 <prvCheckForValidListAndQueue+0x60>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d005      	beq.n	8006358 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800634c:	4b05      	ldr	r3, [pc, #20]	@ (8006364 <prvCheckForValidListAndQueue+0x60>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	490b      	ldr	r1, [pc, #44]	@ (8006380 <prvCheckForValidListAndQueue+0x7c>)
 8006352:	4618      	mov	r0, r3
 8006354:	f7fe fd24 	bl	8004da0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006358:	f000 f978 	bl	800664c <vPortExitCritical>
}
 800635c:	bf00      	nop
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20008e48 	.word	0x20008e48
 8006368:	20008e18 	.word	0x20008e18
 800636c:	20008e2c 	.word	0x20008e2c
 8006370:	20008e40 	.word	0x20008e40
 8006374:	20008e44 	.word	0x20008e44
 8006378:	20008ef4 	.word	0x20008ef4
 800637c:	20008e54 	.word	0x20008e54
 8006380:	08006e3c 	.word	0x08006e3c

08006384 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	3b04      	subs	r3, #4
 8006394:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800639c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	3b04      	subs	r3, #4
 80063a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	f023 0201 	bic.w	r2, r3, #1
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	3b04      	subs	r3, #4
 80063b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80063b4:	4a0c      	ldr	r2, [pc, #48]	@ (80063e8 <pxPortInitialiseStack+0x64>)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	3b14      	subs	r3, #20
 80063be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	3b04      	subs	r3, #4
 80063ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f06f 0202 	mvn.w	r2, #2
 80063d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	3b20      	subs	r3, #32
 80063d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80063da:	68fb      	ldr	r3, [r7, #12]
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	080063ed 	.word	0x080063ed

080063ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80063f2:	2300      	movs	r3, #0
 80063f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80063f6:	4b13      	ldr	r3, [pc, #76]	@ (8006444 <prvTaskExitError+0x58>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063fe:	d00b      	beq.n	8006418 <prvTaskExitError+0x2c>
	__asm volatile
 8006400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006404:	f383 8811 	msr	BASEPRI, r3
 8006408:	f3bf 8f6f 	isb	sy
 800640c:	f3bf 8f4f 	dsb	sy
 8006410:	60fb      	str	r3, [r7, #12]
}
 8006412:	bf00      	nop
 8006414:	bf00      	nop
 8006416:	e7fd      	b.n	8006414 <prvTaskExitError+0x28>
	__asm volatile
 8006418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	60bb      	str	r3, [r7, #8]
}
 800642a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800642c:	bf00      	nop
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d0fc      	beq.n	800642e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006434:	bf00      	nop
 8006436:	bf00      	nop
 8006438:	3714      	adds	r7, #20
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	2000000c 	.word	0x2000000c
	...

08006450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006450:	4b07      	ldr	r3, [pc, #28]	@ (8006470 <pxCurrentTCBConst2>)
 8006452:	6819      	ldr	r1, [r3, #0]
 8006454:	6808      	ldr	r0, [r1, #0]
 8006456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645a:	f380 8809 	msr	PSP, r0
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f04f 0000 	mov.w	r0, #0
 8006466:	f380 8811 	msr	BASEPRI, r0
 800646a:	4770      	bx	lr
 800646c:	f3af 8000 	nop.w

08006470 <pxCurrentTCBConst2>:
 8006470:	20008918 	.word	0x20008918
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop

08006478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006478:	4808      	ldr	r0, [pc, #32]	@ (800649c <prvPortStartFirstTask+0x24>)
 800647a:	6800      	ldr	r0, [r0, #0]
 800647c:	6800      	ldr	r0, [r0, #0]
 800647e:	f380 8808 	msr	MSP, r0
 8006482:	f04f 0000 	mov.w	r0, #0
 8006486:	f380 8814 	msr	CONTROL, r0
 800648a:	b662      	cpsie	i
 800648c:	b661      	cpsie	f
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	df00      	svc	0
 8006498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800649a:	bf00      	nop
 800649c:	e000ed08 	.word	0xe000ed08

080064a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80064a6:	4b47      	ldr	r3, [pc, #284]	@ (80065c4 <xPortStartScheduler+0x124>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a47      	ldr	r2, [pc, #284]	@ (80065c8 <xPortStartScheduler+0x128>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d10b      	bne.n	80064c8 <xPortStartScheduler+0x28>
	__asm volatile
 80064b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	60fb      	str	r3, [r7, #12]
}
 80064c2:	bf00      	nop
 80064c4:	bf00      	nop
 80064c6:	e7fd      	b.n	80064c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80064c8:	4b3e      	ldr	r3, [pc, #248]	@ (80065c4 <xPortStartScheduler+0x124>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a3f      	ldr	r2, [pc, #252]	@ (80065cc <xPortStartScheduler+0x12c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d10b      	bne.n	80064ea <xPortStartScheduler+0x4a>
	__asm volatile
 80064d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	613b      	str	r3, [r7, #16]
}
 80064e4:	bf00      	nop
 80064e6:	bf00      	nop
 80064e8:	e7fd      	b.n	80064e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80064ea:	4b39      	ldr	r3, [pc, #228]	@ (80065d0 <xPortStartScheduler+0x130>)
 80064ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	22ff      	movs	r2, #255	@ 0xff
 80064fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	b2db      	uxtb	r3, r3
 8006502:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006504:	78fb      	ldrb	r3, [r7, #3]
 8006506:	b2db      	uxtb	r3, r3
 8006508:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800650c:	b2da      	uxtb	r2, r3
 800650e:	4b31      	ldr	r3, [pc, #196]	@ (80065d4 <xPortStartScheduler+0x134>)
 8006510:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006512:	4b31      	ldr	r3, [pc, #196]	@ (80065d8 <xPortStartScheduler+0x138>)
 8006514:	2207      	movs	r2, #7
 8006516:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006518:	e009      	b.n	800652e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800651a:	4b2f      	ldr	r3, [pc, #188]	@ (80065d8 <xPortStartScheduler+0x138>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	3b01      	subs	r3, #1
 8006520:	4a2d      	ldr	r2, [pc, #180]	@ (80065d8 <xPortStartScheduler+0x138>)
 8006522:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	b2db      	uxtb	r3, r3
 8006528:	005b      	lsls	r3, r3, #1
 800652a:	b2db      	uxtb	r3, r3
 800652c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800652e:	78fb      	ldrb	r3, [r7, #3]
 8006530:	b2db      	uxtb	r3, r3
 8006532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006536:	2b80      	cmp	r3, #128	@ 0x80
 8006538:	d0ef      	beq.n	800651a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800653a:	4b27      	ldr	r3, [pc, #156]	@ (80065d8 <xPortStartScheduler+0x138>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f1c3 0307 	rsb	r3, r3, #7
 8006542:	2b04      	cmp	r3, #4
 8006544:	d00b      	beq.n	800655e <xPortStartScheduler+0xbe>
	__asm volatile
 8006546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654a:	f383 8811 	msr	BASEPRI, r3
 800654e:	f3bf 8f6f 	isb	sy
 8006552:	f3bf 8f4f 	dsb	sy
 8006556:	60bb      	str	r3, [r7, #8]
}
 8006558:	bf00      	nop
 800655a:	bf00      	nop
 800655c:	e7fd      	b.n	800655a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800655e:	4b1e      	ldr	r3, [pc, #120]	@ (80065d8 <xPortStartScheduler+0x138>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	021b      	lsls	r3, r3, #8
 8006564:	4a1c      	ldr	r2, [pc, #112]	@ (80065d8 <xPortStartScheduler+0x138>)
 8006566:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006568:	4b1b      	ldr	r3, [pc, #108]	@ (80065d8 <xPortStartScheduler+0x138>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006570:	4a19      	ldr	r2, [pc, #100]	@ (80065d8 <xPortStartScheduler+0x138>)
 8006572:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	b2da      	uxtb	r2, r3
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800657c:	4b17      	ldr	r3, [pc, #92]	@ (80065dc <xPortStartScheduler+0x13c>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a16      	ldr	r2, [pc, #88]	@ (80065dc <xPortStartScheduler+0x13c>)
 8006582:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006586:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006588:	4b14      	ldr	r3, [pc, #80]	@ (80065dc <xPortStartScheduler+0x13c>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a13      	ldr	r2, [pc, #76]	@ (80065dc <xPortStartScheduler+0x13c>)
 800658e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006592:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006594:	f000 f8da 	bl	800674c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006598:	4b11      	ldr	r3, [pc, #68]	@ (80065e0 <xPortStartScheduler+0x140>)
 800659a:	2200      	movs	r2, #0
 800659c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800659e:	f000 f8f9 	bl	8006794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80065a2:	4b10      	ldr	r3, [pc, #64]	@ (80065e4 <xPortStartScheduler+0x144>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a0f      	ldr	r2, [pc, #60]	@ (80065e4 <xPortStartScheduler+0x144>)
 80065a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80065ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80065ae:	f7ff ff63 	bl	8006478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80065b2:	f7ff f82d 	bl	8005610 <vTaskSwitchContext>
	prvTaskExitError();
 80065b6:	f7ff ff19 	bl	80063ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3718      	adds	r7, #24
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	e000ed00 	.word	0xe000ed00
 80065c8:	410fc271 	.word	0x410fc271
 80065cc:	410fc270 	.word	0x410fc270
 80065d0:	e000e400 	.word	0xe000e400
 80065d4:	20008f44 	.word	0x20008f44
 80065d8:	20008f48 	.word	0x20008f48
 80065dc:	e000ed20 	.word	0xe000ed20
 80065e0:	2000000c 	.word	0x2000000c
 80065e4:	e000ef34 	.word	0xe000ef34

080065e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
	__asm volatile
 80065ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f2:	f383 8811 	msr	BASEPRI, r3
 80065f6:	f3bf 8f6f 	isb	sy
 80065fa:	f3bf 8f4f 	dsb	sy
 80065fe:	607b      	str	r3, [r7, #4]
}
 8006600:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006602:	4b10      	ldr	r3, [pc, #64]	@ (8006644 <vPortEnterCritical+0x5c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	3301      	adds	r3, #1
 8006608:	4a0e      	ldr	r2, [pc, #56]	@ (8006644 <vPortEnterCritical+0x5c>)
 800660a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800660c:	4b0d      	ldr	r3, [pc, #52]	@ (8006644 <vPortEnterCritical+0x5c>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2b01      	cmp	r3, #1
 8006612:	d110      	bne.n	8006636 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006614:	4b0c      	ldr	r3, [pc, #48]	@ (8006648 <vPortEnterCritical+0x60>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00b      	beq.n	8006636 <vPortEnterCritical+0x4e>
	__asm volatile
 800661e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006622:	f383 8811 	msr	BASEPRI, r3
 8006626:	f3bf 8f6f 	isb	sy
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	603b      	str	r3, [r7, #0]
}
 8006630:	bf00      	nop
 8006632:	bf00      	nop
 8006634:	e7fd      	b.n	8006632 <vPortEnterCritical+0x4a>
	}
}
 8006636:	bf00      	nop
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	2000000c 	.word	0x2000000c
 8006648:	e000ed04 	.word	0xe000ed04

0800664c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006652:	4b12      	ldr	r3, [pc, #72]	@ (800669c <vPortExitCritical+0x50>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10b      	bne.n	8006672 <vPortExitCritical+0x26>
	__asm volatile
 800665a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800665e:	f383 8811 	msr	BASEPRI, r3
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	607b      	str	r3, [r7, #4]
}
 800666c:	bf00      	nop
 800666e:	bf00      	nop
 8006670:	e7fd      	b.n	800666e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006672:	4b0a      	ldr	r3, [pc, #40]	@ (800669c <vPortExitCritical+0x50>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	3b01      	subs	r3, #1
 8006678:	4a08      	ldr	r2, [pc, #32]	@ (800669c <vPortExitCritical+0x50>)
 800667a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800667c:	4b07      	ldr	r3, [pc, #28]	@ (800669c <vPortExitCritical+0x50>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d105      	bne.n	8006690 <vPortExitCritical+0x44>
 8006684:	2300      	movs	r3, #0
 8006686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	f383 8811 	msr	BASEPRI, r3
}
 800668e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr
 800669c:	2000000c 	.word	0x2000000c

080066a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80066a0:	f3ef 8009 	mrs	r0, PSP
 80066a4:	f3bf 8f6f 	isb	sy
 80066a8:	4b15      	ldr	r3, [pc, #84]	@ (8006700 <pxCurrentTCBConst>)
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	f01e 0f10 	tst.w	lr, #16
 80066b0:	bf08      	it	eq
 80066b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ba:	6010      	str	r0, [r2, #0]
 80066bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066c4:	f380 8811 	msr	BASEPRI, r0
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f7fe ff9e 	bl	8005610 <vTaskSwitchContext>
 80066d4:	f04f 0000 	mov.w	r0, #0
 80066d8:	f380 8811 	msr	BASEPRI, r0
 80066dc:	bc09      	pop	{r0, r3}
 80066de:	6819      	ldr	r1, [r3, #0]
 80066e0:	6808      	ldr	r0, [r1, #0]
 80066e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e6:	f01e 0f10 	tst.w	lr, #16
 80066ea:	bf08      	it	eq
 80066ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066f0:	f380 8809 	msr	PSP, r0
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	f3af 8000 	nop.w

08006700 <pxCurrentTCBConst>:
 8006700:	20008918 	.word	0x20008918
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop

08006708 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
	__asm volatile
 800670e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006712:	f383 8811 	msr	BASEPRI, r3
 8006716:	f3bf 8f6f 	isb	sy
 800671a:	f3bf 8f4f 	dsb	sy
 800671e:	607b      	str	r3, [r7, #4]
}
 8006720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006722:	f7fe febb 	bl	800549c <xTaskIncrementTick>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d003      	beq.n	8006734 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800672c:	4b06      	ldr	r3, [pc, #24]	@ (8006748 <xPortSysTickHandler+0x40>)
 800672e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	2300      	movs	r3, #0
 8006736:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	f383 8811 	msr	BASEPRI, r3
}
 800673e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006740:	bf00      	nop
 8006742:	3708      	adds	r7, #8
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	e000ed04 	.word	0xe000ed04

0800674c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006750:	4b0b      	ldr	r3, [pc, #44]	@ (8006780 <vPortSetupTimerInterrupt+0x34>)
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006756:	4b0b      	ldr	r3, [pc, #44]	@ (8006784 <vPortSetupTimerInterrupt+0x38>)
 8006758:	2200      	movs	r2, #0
 800675a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800675c:	4b0a      	ldr	r3, [pc, #40]	@ (8006788 <vPortSetupTimerInterrupt+0x3c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a0a      	ldr	r2, [pc, #40]	@ (800678c <vPortSetupTimerInterrupt+0x40>)
 8006762:	fba2 2303 	umull	r2, r3, r2, r3
 8006766:	099b      	lsrs	r3, r3, #6
 8006768:	4a09      	ldr	r2, [pc, #36]	@ (8006790 <vPortSetupTimerInterrupt+0x44>)
 800676a:	3b01      	subs	r3, #1
 800676c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800676e:	4b04      	ldr	r3, [pc, #16]	@ (8006780 <vPortSetupTimerInterrupt+0x34>)
 8006770:	2207      	movs	r2, #7
 8006772:	601a      	str	r2, [r3, #0]
}
 8006774:	bf00      	nop
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	e000e010 	.word	0xe000e010
 8006784:	e000e018 	.word	0xe000e018
 8006788:	20000000 	.word	0x20000000
 800678c:	10624dd3 	.word	0x10624dd3
 8006790:	e000e014 	.word	0xe000e014

08006794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006794:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80067a4 <vPortEnableVFP+0x10>
 8006798:	6801      	ldr	r1, [r0, #0]
 800679a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800679e:	6001      	str	r1, [r0, #0]
 80067a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80067a2:	bf00      	nop
 80067a4:	e000ed88 	.word	0xe000ed88

080067a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80067a8:	b480      	push	{r7}
 80067aa:	b085      	sub	sp, #20
 80067ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80067ae:	f3ef 8305 	mrs	r3, IPSR
 80067b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2b0f      	cmp	r3, #15
 80067b8:	d915      	bls.n	80067e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80067ba:	4a18      	ldr	r2, [pc, #96]	@ (800681c <vPortValidateInterruptPriority+0x74>)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	4413      	add	r3, r2
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80067c4:	4b16      	ldr	r3, [pc, #88]	@ (8006820 <vPortValidateInterruptPriority+0x78>)
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	7afa      	ldrb	r2, [r7, #11]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d20b      	bcs.n	80067e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80067ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d2:	f383 8811 	msr	BASEPRI, r3
 80067d6:	f3bf 8f6f 	isb	sy
 80067da:	f3bf 8f4f 	dsb	sy
 80067de:	607b      	str	r3, [r7, #4]
}
 80067e0:	bf00      	nop
 80067e2:	bf00      	nop
 80067e4:	e7fd      	b.n	80067e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80067e6:	4b0f      	ldr	r3, [pc, #60]	@ (8006824 <vPortValidateInterruptPriority+0x7c>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80067ee:	4b0e      	ldr	r3, [pc, #56]	@ (8006828 <vPortValidateInterruptPriority+0x80>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d90b      	bls.n	800680e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	603b      	str	r3, [r7, #0]
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	e7fd      	b.n	800680a <vPortValidateInterruptPriority+0x62>
	}
 800680e:	bf00      	nop
 8006810:	3714      	adds	r7, #20
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	e000e3f0 	.word	0xe000e3f0
 8006820:	20008f44 	.word	0x20008f44
 8006824:	e000ed0c 	.word	0xe000ed0c
 8006828:	20008f48 	.word	0x20008f48

0800682c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b08a      	sub	sp, #40	@ 0x28
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006834:	2300      	movs	r3, #0
 8006836:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006838:	f7fe fd74 	bl	8005324 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800683c:	4b5c      	ldr	r3, [pc, #368]	@ (80069b0 <pvPortMalloc+0x184>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006844:	f000 f924 	bl	8006a90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006848:	4b5a      	ldr	r3, [pc, #360]	@ (80069b4 <pvPortMalloc+0x188>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4013      	ands	r3, r2
 8006850:	2b00      	cmp	r3, #0
 8006852:	f040 8095 	bne.w	8006980 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d01e      	beq.n	800689a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800685c:	2208      	movs	r2, #8
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4413      	add	r3, r2
 8006862:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f003 0307 	and.w	r3, r3, #7
 800686a:	2b00      	cmp	r3, #0
 800686c:	d015      	beq.n	800689a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f023 0307 	bic.w	r3, r3, #7
 8006874:	3308      	adds	r3, #8
 8006876:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f003 0307 	and.w	r3, r3, #7
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00b      	beq.n	800689a <pvPortMalloc+0x6e>
	__asm volatile
 8006882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006886:	f383 8811 	msr	BASEPRI, r3
 800688a:	f3bf 8f6f 	isb	sy
 800688e:	f3bf 8f4f 	dsb	sy
 8006892:	617b      	str	r3, [r7, #20]
}
 8006894:	bf00      	nop
 8006896:	bf00      	nop
 8006898:	e7fd      	b.n	8006896 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d06f      	beq.n	8006980 <pvPortMalloc+0x154>
 80068a0:	4b45      	ldr	r3, [pc, #276]	@ (80069b8 <pvPortMalloc+0x18c>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d86a      	bhi.n	8006980 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80068aa:	4b44      	ldr	r3, [pc, #272]	@ (80069bc <pvPortMalloc+0x190>)
 80068ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80068ae:	4b43      	ldr	r3, [pc, #268]	@ (80069bc <pvPortMalloc+0x190>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068b4:	e004      	b.n	80068c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80068b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d903      	bls.n	80068d2 <pvPortMalloc+0xa6>
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1f1      	bne.n	80068b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80068d2:	4b37      	ldr	r3, [pc, #220]	@ (80069b0 <pvPortMalloc+0x184>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d8:	429a      	cmp	r2, r3
 80068da:	d051      	beq.n	8006980 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2208      	movs	r2, #8
 80068e2:	4413      	add	r3, r2
 80068e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	6a3b      	ldr	r3, [r7, #32]
 80068ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f0:	685a      	ldr	r2, [r3, #4]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	1ad2      	subs	r2, r2, r3
 80068f6:	2308      	movs	r3, #8
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d920      	bls.n	8006940 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80068fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4413      	add	r3, r2
 8006904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	f003 0307 	and.w	r3, r3, #7
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00b      	beq.n	8006928 <pvPortMalloc+0xfc>
	__asm volatile
 8006910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006914:	f383 8811 	msr	BASEPRI, r3
 8006918:	f3bf 8f6f 	isb	sy
 800691c:	f3bf 8f4f 	dsb	sy
 8006920:	613b      	str	r3, [r7, #16]
}
 8006922:	bf00      	nop
 8006924:	bf00      	nop
 8006926:	e7fd      	b.n	8006924 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	1ad2      	subs	r2, r2, r3
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800693a:	69b8      	ldr	r0, [r7, #24]
 800693c:	f000 f90a 	bl	8006b54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006940:	4b1d      	ldr	r3, [pc, #116]	@ (80069b8 <pvPortMalloc+0x18c>)
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	4a1b      	ldr	r2, [pc, #108]	@ (80069b8 <pvPortMalloc+0x18c>)
 800694c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800694e:	4b1a      	ldr	r3, [pc, #104]	@ (80069b8 <pvPortMalloc+0x18c>)
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	4b1b      	ldr	r3, [pc, #108]	@ (80069c0 <pvPortMalloc+0x194>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d203      	bcs.n	8006962 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800695a:	4b17      	ldr	r3, [pc, #92]	@ (80069b8 <pvPortMalloc+0x18c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a18      	ldr	r2, [pc, #96]	@ (80069c0 <pvPortMalloc+0x194>)
 8006960:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	4b13      	ldr	r3, [pc, #76]	@ (80069b4 <pvPortMalloc+0x188>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	431a      	orrs	r2, r3
 800696c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	2200      	movs	r2, #0
 8006974:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006976:	4b13      	ldr	r3, [pc, #76]	@ (80069c4 <pvPortMalloc+0x198>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	3301      	adds	r3, #1
 800697c:	4a11      	ldr	r2, [pc, #68]	@ (80069c4 <pvPortMalloc+0x198>)
 800697e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006980:	f7fe fcde 	bl	8005340 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	f003 0307 	and.w	r3, r3, #7
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00b      	beq.n	80069a6 <pvPortMalloc+0x17a>
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	60fb      	str	r3, [r7, #12]
}
 80069a0:	bf00      	nop
 80069a2:	bf00      	nop
 80069a4:	e7fd      	b.n	80069a2 <pvPortMalloc+0x176>
	return pvReturn;
 80069a6:	69fb      	ldr	r3, [r7, #28]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3728      	adds	r7, #40	@ 0x28
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	2000cb54 	.word	0x2000cb54
 80069b4:	2000cb68 	.word	0x2000cb68
 80069b8:	2000cb58 	.word	0x2000cb58
 80069bc:	2000cb4c 	.word	0x2000cb4c
 80069c0:	2000cb5c 	.word	0x2000cb5c
 80069c4:	2000cb60 	.word	0x2000cb60

080069c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d04f      	beq.n	8006a7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80069da:	2308      	movs	r3, #8
 80069dc:	425b      	negs	r3, r3
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	4413      	add	r3, r2
 80069e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	685a      	ldr	r2, [r3, #4]
 80069ec:	4b25      	ldr	r3, [pc, #148]	@ (8006a84 <vPortFree+0xbc>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4013      	ands	r3, r2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10b      	bne.n	8006a0e <vPortFree+0x46>
	__asm volatile
 80069f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fa:	f383 8811 	msr	BASEPRI, r3
 80069fe:	f3bf 8f6f 	isb	sy
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	60fb      	str	r3, [r7, #12]
}
 8006a08:	bf00      	nop
 8006a0a:	bf00      	nop
 8006a0c:	e7fd      	b.n	8006a0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d00b      	beq.n	8006a2e <vPortFree+0x66>
	__asm volatile
 8006a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1a:	f383 8811 	msr	BASEPRI, r3
 8006a1e:	f3bf 8f6f 	isb	sy
 8006a22:	f3bf 8f4f 	dsb	sy
 8006a26:	60bb      	str	r3, [r7, #8]
}
 8006a28:	bf00      	nop
 8006a2a:	bf00      	nop
 8006a2c:	e7fd      	b.n	8006a2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	4b14      	ldr	r3, [pc, #80]	@ (8006a84 <vPortFree+0xbc>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4013      	ands	r3, r2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d01e      	beq.n	8006a7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d11a      	bne.n	8006a7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	4b0e      	ldr	r3, [pc, #56]	@ (8006a84 <vPortFree+0xbc>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	43db      	mvns	r3, r3
 8006a4e:	401a      	ands	r2, r3
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a54:	f7fe fc66 	bl	8005324 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	685a      	ldr	r2, [r3, #4]
 8006a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a88 <vPortFree+0xc0>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4413      	add	r3, r2
 8006a62:	4a09      	ldr	r2, [pc, #36]	@ (8006a88 <vPortFree+0xc0>)
 8006a64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a66:	6938      	ldr	r0, [r7, #16]
 8006a68:	f000 f874 	bl	8006b54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006a6c:	4b07      	ldr	r3, [pc, #28]	@ (8006a8c <vPortFree+0xc4>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	3301      	adds	r3, #1
 8006a72:	4a06      	ldr	r2, [pc, #24]	@ (8006a8c <vPortFree+0xc4>)
 8006a74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006a76:	f7fe fc63 	bl	8005340 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a7a:	bf00      	nop
 8006a7c:	3718      	adds	r7, #24
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	2000cb68 	.word	0x2000cb68
 8006a88:	2000cb58 	.word	0x2000cb58
 8006a8c:	2000cb64 	.word	0x2000cb64

08006a90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a90:	b480      	push	{r7}
 8006a92:	b085      	sub	sp, #20
 8006a94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006a9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a9c:	4b27      	ldr	r3, [pc, #156]	@ (8006b3c <prvHeapInit+0xac>)
 8006a9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f003 0307 	and.w	r3, r3, #7
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00c      	beq.n	8006ac4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	3307      	adds	r3, #7
 8006aae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f023 0307 	bic.w	r3, r3, #7
 8006ab6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	4a1f      	ldr	r2, [pc, #124]	@ (8006b3c <prvHeapInit+0xac>)
 8006ac0:	4413      	add	r3, r2
 8006ac2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b40 <prvHeapInit+0xb0>)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006ace:	4b1c      	ldr	r3, [pc, #112]	@ (8006b40 <prvHeapInit+0xb0>)
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	68ba      	ldr	r2, [r7, #8]
 8006ad8:	4413      	add	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006adc:	2208      	movs	r2, #8
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	1a9b      	subs	r3, r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0307 	bic.w	r3, r3, #7
 8006aea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	4a15      	ldr	r2, [pc, #84]	@ (8006b44 <prvHeapInit+0xb4>)
 8006af0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006af2:	4b14      	ldr	r3, [pc, #80]	@ (8006b44 <prvHeapInit+0xb4>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2200      	movs	r2, #0
 8006af8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006afa:	4b12      	ldr	r3, [pc, #72]	@ (8006b44 <prvHeapInit+0xb4>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2200      	movs	r2, #0
 8006b00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	68fa      	ldr	r2, [r7, #12]
 8006b0a:	1ad2      	subs	r2, r2, r3
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b10:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <prvHeapInit+0xb4>)
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b48 <prvHeapInit+0xb8>)
 8006b1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	4a09      	ldr	r2, [pc, #36]	@ (8006b4c <prvHeapInit+0xbc>)
 8006b26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b28:	4b09      	ldr	r3, [pc, #36]	@ (8006b50 <prvHeapInit+0xc0>)
 8006b2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b2e:	601a      	str	r2, [r3, #0]
}
 8006b30:	bf00      	nop
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	20008f4c 	.word	0x20008f4c
 8006b40:	2000cb4c 	.word	0x2000cb4c
 8006b44:	2000cb54 	.word	0x2000cb54
 8006b48:	2000cb5c 	.word	0x2000cb5c
 8006b4c:	2000cb58 	.word	0x2000cb58
 8006b50:	2000cb68 	.word	0x2000cb68

08006b54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b5c:	4b28      	ldr	r3, [pc, #160]	@ (8006c00 <prvInsertBlockIntoFreeList+0xac>)
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	e002      	b.n	8006b68 <prvInsertBlockIntoFreeList+0x14>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	60fb      	str	r3, [r7, #12]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d8f7      	bhi.n	8006b62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d108      	bne.n	8006b96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	685a      	ldr	r2, [r3, #4]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	441a      	add	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	68ba      	ldr	r2, [r7, #8]
 8006ba0:	441a      	add	r2, r3
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d118      	bne.n	8006bdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	4b15      	ldr	r3, [pc, #84]	@ (8006c04 <prvInsertBlockIntoFreeList+0xb0>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d00d      	beq.n	8006bd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685a      	ldr	r2, [r3, #4]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	441a      	add	r2, r3
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	601a      	str	r2, [r3, #0]
 8006bd0:	e008      	b.n	8006be4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8006c04 <prvInsertBlockIntoFreeList+0xb0>)
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	e003      	b.n	8006be4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006be4:	68fa      	ldr	r2, [r7, #12]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d002      	beq.n	8006bf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bf2:	bf00      	nop
 8006bf4:	3714      	adds	r7, #20
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	2000cb4c 	.word	0x2000cb4c
 8006c04:	2000cb54 	.word	0x2000cb54

08006c08 <memset>:
 8006c08:	4402      	add	r2, r0
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d100      	bne.n	8006c12 <memset+0xa>
 8006c10:	4770      	bx	lr
 8006c12:	f803 1b01 	strb.w	r1, [r3], #1
 8006c16:	e7f9      	b.n	8006c0c <memset+0x4>

08006c18 <_reclaim_reent>:
 8006c18:	4b2d      	ldr	r3, [pc, #180]	@ (8006cd0 <_reclaim_reent+0xb8>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4283      	cmp	r3, r0
 8006c1e:	b570      	push	{r4, r5, r6, lr}
 8006c20:	4604      	mov	r4, r0
 8006c22:	d053      	beq.n	8006ccc <_reclaim_reent+0xb4>
 8006c24:	69c3      	ldr	r3, [r0, #28]
 8006c26:	b31b      	cbz	r3, 8006c70 <_reclaim_reent+0x58>
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	b163      	cbz	r3, 8006c46 <_reclaim_reent+0x2e>
 8006c2c:	2500      	movs	r5, #0
 8006c2e:	69e3      	ldr	r3, [r4, #28]
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	5959      	ldr	r1, [r3, r5]
 8006c34:	b9b1      	cbnz	r1, 8006c64 <_reclaim_reent+0x4c>
 8006c36:	3504      	adds	r5, #4
 8006c38:	2d80      	cmp	r5, #128	@ 0x80
 8006c3a:	d1f8      	bne.n	8006c2e <_reclaim_reent+0x16>
 8006c3c:	69e3      	ldr	r3, [r4, #28]
 8006c3e:	4620      	mov	r0, r4
 8006c40:	68d9      	ldr	r1, [r3, #12]
 8006c42:	f000 f87b 	bl	8006d3c <_free_r>
 8006c46:	69e3      	ldr	r3, [r4, #28]
 8006c48:	6819      	ldr	r1, [r3, #0]
 8006c4a:	b111      	cbz	r1, 8006c52 <_reclaim_reent+0x3a>
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f000 f875 	bl	8006d3c <_free_r>
 8006c52:	69e3      	ldr	r3, [r4, #28]
 8006c54:	689d      	ldr	r5, [r3, #8]
 8006c56:	b15d      	cbz	r5, 8006c70 <_reclaim_reent+0x58>
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	682d      	ldr	r5, [r5, #0]
 8006c5e:	f000 f86d 	bl	8006d3c <_free_r>
 8006c62:	e7f8      	b.n	8006c56 <_reclaim_reent+0x3e>
 8006c64:	680e      	ldr	r6, [r1, #0]
 8006c66:	4620      	mov	r0, r4
 8006c68:	f000 f868 	bl	8006d3c <_free_r>
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	e7e1      	b.n	8006c34 <_reclaim_reent+0x1c>
 8006c70:	6961      	ldr	r1, [r4, #20]
 8006c72:	b111      	cbz	r1, 8006c7a <_reclaim_reent+0x62>
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 f861 	bl	8006d3c <_free_r>
 8006c7a:	69e1      	ldr	r1, [r4, #28]
 8006c7c:	b111      	cbz	r1, 8006c84 <_reclaim_reent+0x6c>
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f000 f85c 	bl	8006d3c <_free_r>
 8006c84:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006c86:	b111      	cbz	r1, 8006c8e <_reclaim_reent+0x76>
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f000 f857 	bl	8006d3c <_free_r>
 8006c8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c90:	b111      	cbz	r1, 8006c98 <_reclaim_reent+0x80>
 8006c92:	4620      	mov	r0, r4
 8006c94:	f000 f852 	bl	8006d3c <_free_r>
 8006c98:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006c9a:	b111      	cbz	r1, 8006ca2 <_reclaim_reent+0x8a>
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	f000 f84d 	bl	8006d3c <_free_r>
 8006ca2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006ca4:	b111      	cbz	r1, 8006cac <_reclaim_reent+0x94>
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	f000 f848 	bl	8006d3c <_free_r>
 8006cac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006cae:	b111      	cbz	r1, 8006cb6 <_reclaim_reent+0x9e>
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	f000 f843 	bl	8006d3c <_free_r>
 8006cb6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006cb8:	b111      	cbz	r1, 8006cc0 <_reclaim_reent+0xa8>
 8006cba:	4620      	mov	r0, r4
 8006cbc:	f000 f83e 	bl	8006d3c <_free_r>
 8006cc0:	6a23      	ldr	r3, [r4, #32]
 8006cc2:	b11b      	cbz	r3, 8006ccc <_reclaim_reent+0xb4>
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006cca:	4718      	bx	r3
 8006ccc:	bd70      	pop	{r4, r5, r6, pc}
 8006cce:	bf00      	nop
 8006cd0:	20000010 	.word	0x20000010

08006cd4 <__libc_init_array>:
 8006cd4:	b570      	push	{r4, r5, r6, lr}
 8006cd6:	4d0d      	ldr	r5, [pc, #52]	@ (8006d0c <__libc_init_array+0x38>)
 8006cd8:	4c0d      	ldr	r4, [pc, #52]	@ (8006d10 <__libc_init_array+0x3c>)
 8006cda:	1b64      	subs	r4, r4, r5
 8006cdc:	10a4      	asrs	r4, r4, #2
 8006cde:	2600      	movs	r6, #0
 8006ce0:	42a6      	cmp	r6, r4
 8006ce2:	d109      	bne.n	8006cf8 <__libc_init_array+0x24>
 8006ce4:	4d0b      	ldr	r5, [pc, #44]	@ (8006d14 <__libc_init_array+0x40>)
 8006ce6:	4c0c      	ldr	r4, [pc, #48]	@ (8006d18 <__libc_init_array+0x44>)
 8006ce8:	f000 f87e 	bl	8006de8 <_init>
 8006cec:	1b64      	subs	r4, r4, r5
 8006cee:	10a4      	asrs	r4, r4, #2
 8006cf0:	2600      	movs	r6, #0
 8006cf2:	42a6      	cmp	r6, r4
 8006cf4:	d105      	bne.n	8006d02 <__libc_init_array+0x2e>
 8006cf6:	bd70      	pop	{r4, r5, r6, pc}
 8006cf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cfc:	4798      	blx	r3
 8006cfe:	3601      	adds	r6, #1
 8006d00:	e7ee      	b.n	8006ce0 <__libc_init_array+0xc>
 8006d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d06:	4798      	blx	r3
 8006d08:	3601      	adds	r6, #1
 8006d0a:	e7f2      	b.n	8006cf2 <__libc_init_array+0x1e>
 8006d0c:	080070b0 	.word	0x080070b0
 8006d10:	080070b0 	.word	0x080070b0
 8006d14:	080070b0 	.word	0x080070b0
 8006d18:	080070b4 	.word	0x080070b4

08006d1c <__retarget_lock_acquire_recursive>:
 8006d1c:	4770      	bx	lr

08006d1e <__retarget_lock_release_recursive>:
 8006d1e:	4770      	bx	lr

08006d20 <memcpy>:
 8006d20:	440a      	add	r2, r1
 8006d22:	4291      	cmp	r1, r2
 8006d24:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d28:	d100      	bne.n	8006d2c <memcpy+0xc>
 8006d2a:	4770      	bx	lr
 8006d2c:	b510      	push	{r4, lr}
 8006d2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d36:	4291      	cmp	r1, r2
 8006d38:	d1f9      	bne.n	8006d2e <memcpy+0xe>
 8006d3a:	bd10      	pop	{r4, pc}

08006d3c <_free_r>:
 8006d3c:	b538      	push	{r3, r4, r5, lr}
 8006d3e:	4605      	mov	r5, r0
 8006d40:	2900      	cmp	r1, #0
 8006d42:	d041      	beq.n	8006dc8 <_free_r+0x8c>
 8006d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d48:	1f0c      	subs	r4, r1, #4
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	bfb8      	it	lt
 8006d4e:	18e4      	addlt	r4, r4, r3
 8006d50:	f000 f83e 	bl	8006dd0 <__malloc_lock>
 8006d54:	4a1d      	ldr	r2, [pc, #116]	@ (8006dcc <_free_r+0x90>)
 8006d56:	6813      	ldr	r3, [r2, #0]
 8006d58:	b933      	cbnz	r3, 8006d68 <_free_r+0x2c>
 8006d5a:	6063      	str	r3, [r4, #4]
 8006d5c:	6014      	str	r4, [r2, #0]
 8006d5e:	4628      	mov	r0, r5
 8006d60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d64:	f000 b83a 	b.w	8006ddc <__malloc_unlock>
 8006d68:	42a3      	cmp	r3, r4
 8006d6a:	d908      	bls.n	8006d7e <_free_r+0x42>
 8006d6c:	6820      	ldr	r0, [r4, #0]
 8006d6e:	1821      	adds	r1, r4, r0
 8006d70:	428b      	cmp	r3, r1
 8006d72:	bf01      	itttt	eq
 8006d74:	6819      	ldreq	r1, [r3, #0]
 8006d76:	685b      	ldreq	r3, [r3, #4]
 8006d78:	1809      	addeq	r1, r1, r0
 8006d7a:	6021      	streq	r1, [r4, #0]
 8006d7c:	e7ed      	b.n	8006d5a <_free_r+0x1e>
 8006d7e:	461a      	mov	r2, r3
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	b10b      	cbz	r3, 8006d88 <_free_r+0x4c>
 8006d84:	42a3      	cmp	r3, r4
 8006d86:	d9fa      	bls.n	8006d7e <_free_r+0x42>
 8006d88:	6811      	ldr	r1, [r2, #0]
 8006d8a:	1850      	adds	r0, r2, r1
 8006d8c:	42a0      	cmp	r0, r4
 8006d8e:	d10b      	bne.n	8006da8 <_free_r+0x6c>
 8006d90:	6820      	ldr	r0, [r4, #0]
 8006d92:	4401      	add	r1, r0
 8006d94:	1850      	adds	r0, r2, r1
 8006d96:	4283      	cmp	r3, r0
 8006d98:	6011      	str	r1, [r2, #0]
 8006d9a:	d1e0      	bne.n	8006d5e <_free_r+0x22>
 8006d9c:	6818      	ldr	r0, [r3, #0]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	6053      	str	r3, [r2, #4]
 8006da2:	4408      	add	r0, r1
 8006da4:	6010      	str	r0, [r2, #0]
 8006da6:	e7da      	b.n	8006d5e <_free_r+0x22>
 8006da8:	d902      	bls.n	8006db0 <_free_r+0x74>
 8006daa:	230c      	movs	r3, #12
 8006dac:	602b      	str	r3, [r5, #0]
 8006dae:	e7d6      	b.n	8006d5e <_free_r+0x22>
 8006db0:	6820      	ldr	r0, [r4, #0]
 8006db2:	1821      	adds	r1, r4, r0
 8006db4:	428b      	cmp	r3, r1
 8006db6:	bf04      	itt	eq
 8006db8:	6819      	ldreq	r1, [r3, #0]
 8006dba:	685b      	ldreq	r3, [r3, #4]
 8006dbc:	6063      	str	r3, [r4, #4]
 8006dbe:	bf04      	itt	eq
 8006dc0:	1809      	addeq	r1, r1, r0
 8006dc2:	6021      	streq	r1, [r4, #0]
 8006dc4:	6054      	str	r4, [r2, #4]
 8006dc6:	e7ca      	b.n	8006d5e <_free_r+0x22>
 8006dc8:	bd38      	pop	{r3, r4, r5, pc}
 8006dca:	bf00      	nop
 8006dcc:	2000cca8 	.word	0x2000cca8

08006dd0 <__malloc_lock>:
 8006dd0:	4801      	ldr	r0, [pc, #4]	@ (8006dd8 <__malloc_lock+0x8>)
 8006dd2:	f7ff bfa3 	b.w	8006d1c <__retarget_lock_acquire_recursive>
 8006dd6:	bf00      	nop
 8006dd8:	2000cca4 	.word	0x2000cca4

08006ddc <__malloc_unlock>:
 8006ddc:	4801      	ldr	r0, [pc, #4]	@ (8006de4 <__malloc_unlock+0x8>)
 8006dde:	f7ff bf9e 	b.w	8006d1e <__retarget_lock_release_recursive>
 8006de2:	bf00      	nop
 8006de4:	2000cca4 	.word	0x2000cca4

08006de8 <_init>:
 8006de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dea:	bf00      	nop
 8006dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dee:	bc08      	pop	{r3}
 8006df0:	469e      	mov	lr, r3
 8006df2:	4770      	bx	lr

08006df4 <_fini>:
 8006df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006df6:	bf00      	nop
 8006df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dfa:	bc08      	pop	{r3}
 8006dfc:	469e      	mov	lr, r3
 8006dfe:	4770      	bx	lr
