<stg><name>neural_network</name>


<trans_list>

<trans id="3100" from="1" to="2">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="2" to="3">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="3" to="4">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="4" to="5">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="5" to="6">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="6" to="7">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="7" to="8">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="8" to="9">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="9" to="12">
<condition id="602">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="9" to="10">
<condition id="605">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="10" to="11">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="11" to="9">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="12" to="13">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="13" to="14">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="14" to="15">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="15" to="16">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="16" to="17">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="17" to="18">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="18" to="19">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="19" to="22">
<condition id="606">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="19" to="20">
<condition id="609">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="20" to="21">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="21" to="19">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="22" to="23">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="23" to="24">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="24" to="25">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="25" to="26">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="26" to="27">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="27" to="28">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="28" to="29">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="29" to="32">
<condition id="610">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="29" to="30">
<condition id="613">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="30" to="31">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="31" to="29">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="32" to="33">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="33" to="37">
<condition id="614">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="33" to="34">
<condition id="618">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="34" to="35">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="35" to="36">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="36" to="33">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="37" to="38">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="38" to="41">
<condition id="619">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="38" to="39">
<condition id="622">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="39" to="40">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="40" to="38">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="41" to="42">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="42" to="43">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="43" to="44">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="44" to="45">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="45" to="46">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="46" to="47">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="47" to="48">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="48" to="49">
<condition id="271">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="48" to="312">
<condition id="545">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="49" to="52">
<condition id="623">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="49" to="50">
<condition id="626">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="50" to="51">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="51" to="49">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="52" to="53">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="53" to="54">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="54" to="55">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3755" from="55" to="311">
<condition id="627">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3756" from="55" to="56">
<condition id="883">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="56" to="57">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="57" to="58">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="58" to="59">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="59" to="60">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="60" to="61">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3505" from="61" to="62">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="62" to="63">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="63" to="64">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="64" to="65">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="65" to="66">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="66" to="67">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="67" to="68">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="68" to="69">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="69" to="70">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3514" from="70" to="71">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3515" from="71" to="72">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3516" from="72" to="73">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3517" from="73" to="74">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3518" from="74" to="75">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3519" from="75" to="76">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3520" from="76" to="77">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3521" from="77" to="78">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3522" from="78" to="79">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3523" from="79" to="80">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3524" from="80" to="81">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3525" from="81" to="82">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3526" from="82" to="83">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3527" from="83" to="84">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3528" from="84" to="85">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3529" from="85" to="86">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3530" from="86" to="87">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3531" from="87" to="88">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3532" from="88" to="89">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3533" from="89" to="90">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3534" from="90" to="91">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3535" from="91" to="92">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3536" from="92" to="93">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3537" from="93" to="94">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3538" from="94" to="95">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3539" from="95" to="96">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3540" from="96" to="97">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="97" to="98">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="98" to="99">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="99" to="100">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="100" to="101">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3545" from="101" to="102">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="102" to="103">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3547" from="103" to="104">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3548" from="104" to="105">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3549" from="105" to="106">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3550" from="106" to="107">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3551" from="107" to="108">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="108" to="109">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3553" from="109" to="110">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="110" to="111">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="111" to="112">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3556" from="112" to="113">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3557" from="113" to="114">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3558" from="114" to="115">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="115" to="116">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="116" to="117">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3561" from="117" to="118">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="118" to="119">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3563" from="119" to="120">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3564" from="120" to="121">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3565" from="121" to="122">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="122" to="123">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3567" from="123" to="124">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3568" from="124" to="125">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="125" to="126">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="126" to="127">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="127" to="128">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3572" from="128" to="129">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="129" to="130">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="130" to="131">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="131" to="132">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="132" to="133">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3577" from="133" to="134">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3578" from="134" to="135">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3579" from="135" to="136">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3580" from="136" to="137">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3581" from="137" to="138">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3582" from="138" to="139">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3583" from="139" to="140">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3584" from="140" to="141">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3585" from="141" to="142">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3586" from="142" to="143">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="143" to="144">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3588" from="144" to="145">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3589" from="145" to="146">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3590" from="146" to="147">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="147" to="148">
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3592" from="148" to="149">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="149" to="150">
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="150" to="151">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="151" to="152">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="152" to="153">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="153" to="154">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="154" to="155">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="155" to="156">
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3600" from="156" to="157">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="157" to="158">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3602" from="158" to="159">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3603" from="159" to="160">
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3604" from="160" to="161">
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="161" to="162">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3606" from="162" to="163">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3607" from="163" to="164">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3608" from="164" to="165">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3609" from="165" to="166">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3610" from="166" to="167">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3611" from="167" to="168">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="168" to="169">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="169" to="170">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3614" from="170" to="171">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3615" from="171" to="172">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="172" to="173">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3617" from="173" to="174">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3618" from="174" to="175">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3619" from="175" to="176">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3620" from="176" to="177">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3621" from="177" to="178">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3622" from="178" to="179">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3623" from="179" to="180">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3624" from="180" to="181">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3625" from="181" to="182">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3626" from="182" to="183">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3627" from="183" to="184">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3628" from="184" to="185">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3629" from="185" to="186">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3630" from="186" to="187">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3631" from="187" to="188">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3632" from="188" to="189">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3633" from="189" to="190">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3634" from="190" to="191">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="191" to="192">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3636" from="192" to="193">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3637" from="193" to="194">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3638" from="194" to="195">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3639" from="195" to="196">
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3640" from="196" to="197">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3641" from="197" to="198">
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3642" from="198" to="199">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3643" from="199" to="200">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3644" from="200" to="201">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3645" from="201" to="202">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3646" from="202" to="203">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3647" from="203" to="204">
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3648" from="204" to="205">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3649" from="205" to="206">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3650" from="206" to="207">
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3651" from="207" to="208">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3652" from="208" to="209">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3653" from="209" to="210">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3654" from="210" to="211">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3655" from="211" to="212">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3656" from="212" to="213">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3657" from="213" to="214">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3658" from="214" to="215">
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3659" from="215" to="216">
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3660" from="216" to="217">
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3661" from="217" to="218">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3662" from="218" to="219">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3663" from="219" to="220">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3664" from="220" to="221">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3665" from="221" to="222">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3666" from="222" to="223">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3667" from="223" to="224">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3668" from="224" to="225">
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3669" from="225" to="226">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3670" from="226" to="227">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3671" from="227" to="228">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3672" from="228" to="229">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3673" from="229" to="230">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="230" to="231">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="231" to="232">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="232" to="233">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3677" from="233" to="234">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3678" from="234" to="235">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3679" from="235" to="236">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3680" from="236" to="237">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="237" to="238">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3682" from="238" to="239">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3683" from="239" to="240">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3684" from="240" to="241">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="241" to="242">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3686" from="242" to="243">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3687" from="243" to="244">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3688" from="244" to="245">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="245" to="246">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="246" to="247">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3691" from="247" to="248">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="248" to="249">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="249" to="250">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="250" to="251">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3695" from="251" to="252">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="252" to="253">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3697" from="253" to="254">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="254" to="255">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="255" to="256">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3700" from="256" to="257">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="257" to="258">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="258" to="259">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="259" to="260">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3704" from="260" to="261">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3705" from="261" to="262">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="262" to="263">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="263" to="264">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="264" to="265">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="265" to="266">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="266" to="267">
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="267" to="268">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="268" to="269">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="269" to="270">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="270" to="271">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="271" to="272">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3716" from="272" to="273">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3717" from="273" to="274">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="274" to="275">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="275" to="276">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3720" from="276" to="277">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3721" from="277" to="278">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3722" from="278" to="279">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3723" from="279" to="280">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="280" to="281">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3725" from="281" to="282">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3726" from="282" to="283">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3727" from="283" to="284">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3728" from="284" to="285">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3729" from="285" to="286">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3730" from="286" to="287">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3731" from="287" to="288">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3732" from="288" to="289">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3733" from="289" to="290">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3734" from="290" to="291">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3735" from="291" to="292">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3736" from="292" to="293">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3737" from="293" to="294">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3738" from="294" to="295">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3739" from="295" to="296">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3740" from="296" to="297">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3741" from="297" to="298">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3742" from="298" to="299">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3743" from="299" to="300">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3744" from="300" to="301">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3745" from="301" to="302">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3746" from="302" to="303">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3747" from="303" to="304">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3748" from="304" to="305">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3749" from="305" to="306">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3750" from="306" to="307">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3751" from="307" to="308">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3752" from="308" to="309">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3753" from="309" to="310">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3754" from="310" to="55">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="311" to="48">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3760" from="312" to="315">
<condition id="884">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3761" from="312" to="313">
<condition id="887">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3758" from="313" to="314">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3759" from="314" to="312">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="315" to="316">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="316" to="317">
<condition id="555">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="316" to="344">
<condition id="590">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="317" to="318">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="318" to="319">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="319" to="320">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="320" to="321">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="321" to="322">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="322" to="323">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="323" to="324">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="324" to="325">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3765" from="325" to="328">
<condition id="888">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3766" from="325" to="326">
<condition id="891">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3763" from="326" to="327">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3764" from="327" to="325">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3442" from="328" to="329">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="329" to="330">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="330" to="331">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="331" to="332">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="332" to="333">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3447" from="333" to="334">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="334" to="335">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="335" to="336">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="336" to="337">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="337" to="338">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="338" to="339">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="339" to="340">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="340" to="341">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="341" to="342">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="342" to="343">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="343" to="316">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3770" from="344" to="347">
<condition id="892">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3771" from="344" to="345">
<condition id="895">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3768" from="345" to="346">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3769" from="346" to="344">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="347" to="348">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="348" to="349">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="349" to="350">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="350" to="351">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="352" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %result_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result_offset)

]]></Node>
<StgValue><ssdm name="result_offset_read"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %b2_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b2_offset)

]]></Node>
<StgValue><ssdm name="b2_offset_read"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %b1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b1_offset)

]]></Node>
<StgValue><ssdm name="b1_offset_read"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:13  %w2_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w2_offset)

]]></Node>
<StgValue><ssdm name="w2_offset_read"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %w1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w1_offset)

]]></Node>
<StgValue><ssdm name="w1_offset_read"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %weights_1 = alloca [512 x i8], align 1

]]></Node>
<StgValue><ssdm name="weights_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %weights_2 = alloca [10 x i8], align 1

]]></Node>
<StgValue><ssdm name="weights_2"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %bias_1 = alloca [512 x i8], align 1

]]></Node>
<StgValue><ssdm name="bias_1"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %bias_2 = alloca [10 x i8], align 1

]]></Node>
<StgValue><ssdm name="bias_2"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %inputs = alloca [784 x i8], align 1

]]></Node>
<StgValue><ssdm name="inputs"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %l1_result_V = alloca [512 x i32], align 4

]]></Node>
<StgValue><ssdm name="l1_result_V"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %l2_result_V = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="l2_result_V"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:31  %tmp = zext i32 %input_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:32  %mem_V_addr = getelementptr i8* %mem_V, i64 %tmp

]]></Node>
<StgValue><ssdm name="mem_V_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="367" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="368" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="369" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="370" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="371" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="372" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %mem_V), !map !52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %w1_offset), !map !64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %w2_offset), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b1_offset), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b2_offset), !map !82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %result_offset), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @neural_network_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i32 %w1_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i32 %b2_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i32 %b1_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i32 %result_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i32 %w2_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i8* %mem_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8347050, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i10 [ 0, %arrayctor.loop1.preheader ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:1  %exitcond9 = icmp eq i10 %indvar, -240

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:2  %indvar_next = add i10 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %exitcond9, label %burst.rd.end, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="397" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body:4  %mem_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr)

]]></Node>
<StgValue><ssdm name="mem_V_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:3  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_inputs_OC_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body:5  %tmp_5 = zext i10 %indvar to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:6  %inputs_addr = getelementptr [784 x i8]* %inputs, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="inputs_addr"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
burst.rd.body:7  store i8 %mem_V_addr_read, i8* %inputs_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:9  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end:0  %tmp_1 = zext i32 %b1_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.end:1  %mem_V_addr_1 = getelementptr i8* %mem_V, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mem_V_addr_1"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="410" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="411" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="412" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="413" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="414" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="415" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:3  br label %burst.rd.header16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="417" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header16:0  %indvar1 = phi i10 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body17 ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header16:1  %exitcond = icmp eq i10 %indvar1, -512

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header16:2  %indvar_next1 = add i10 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header16:3  br i1 %exitcond, label %burst.rd.end15, label %burst.rd.body17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="421" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body17:4  %mem_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_1)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_read"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body17:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body17:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body17:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body17:3  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_bias_1_OC_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body17:5  %tmp_4 = zext i10 %indvar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body17:6  %bias_1_addr = getelementptr [512 x i8]* %bias_1, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="bias_1_addr"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
burst.rd.body17:7  store i8 %mem_V_addr_1_read, i8* %bias_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body17:8  %burstread_rend27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

]]></Node>
<StgValue><ssdm name="burstread_rend27"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body17:9  br label %burst.rd.header16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end15:0  %tmp_2 = zext i32 %b2_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.end15:1  %mem_V_addr_2 = getelementptr i8* %mem_V, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mem_V_addr_2"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end15:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="434" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end15:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="435" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end15:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="436" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end15:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="437" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end15:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="438" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end15:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="439" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end15:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end15:3  br label %burst.rd.header30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.rd.header30:0  %indvar2 = phi i4 [ 0, %burst.rd.end15 ], [ %indvar_next2, %burst.rd.body31 ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header30:1  %exitcond5 = icmp eq i4 %indvar2, -6

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header30:2  %indvar_next2 = add i4 %indvar2, 1

]]></Node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header30:3  br i1 %exitcond5, label %burst.rd.end29.preheader, label %burst.rd.body31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="445" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body31:4  %mem_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_2)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_read"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body31:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body31:1  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body31:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body31:3  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_bias_2_OC_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="4">
<![CDATA[
burst.rd.body31:5  %tmp_8 = zext i4 %indvar2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body31:6  %bias_2_addr = getelementptr [10 x i8]* %bias_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="bias_2_addr"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
burst.rd.body31:7  store i8 %mem_V_addr_2_read, i8* %bias_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body31:8  %burstread_rend41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2)

]]></Node>
<StgValue><ssdm name="burstread_rend41"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body31:9  br label %burst.rd.header30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="455" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end29.preheader:0  br label %burst.rd.end29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="456" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.end29:0  %i = phi i10 [ %i_1, %0 ], [ 0, %burst.rd.end29.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="457" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end29:1  %exitcond1 = icmp eq i10 %i, -512

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="458" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end29:2  %i_1 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end29:3  br i1 %exitcond1, label %.preheader121.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_3 = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_1_addr_1 = getelementptr [512 x i8]* %bias_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="bias_1_addr_1"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
:6  %bias_1_load = load i8* %bias_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="463" st_id="34" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
:6  %bias_1_load = load i8* %bias_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="464" st_id="35" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
:6  %bias_1_load = load i8* %bias_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="465" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="8">
<![CDATA[
:7  %p_s = sext i8 %bias_1_load to i32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="470" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %l1_result_V_addr = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="l1_result_V_addr"/></StgValue>
</operation>

<operation id="471" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:9  store i32 %p_s, i32* %l1_result_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="473" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %burst.rd.end29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader121.preheader:0  br label %.preheader121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="475" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader121:0  %i7 = phi i4 [ %i_2, %1 ], [ 0, %.preheader121.preheader ]

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader121:1  %exitcond2 = icmp eq i4 %i7, -6

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader121:2  %i_2 = add i4 %i7, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader121:3  br i1 %exitcond2, label %.preheader120.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_6 = zext i4 %i7 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_2_addr_1 = getelementptr [10 x i8]* %bias_2, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="bias_2_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="4">
<![CDATA[
:6  %bias_2_load = load i8* %bias_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bias_2_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="482" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="4">
<![CDATA[
:6  %bias_2_load = load i8* %bias_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bias_2_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="483" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="484" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="8">
<![CDATA[
:7  %p_1 = sext i8 %bias_2_load to i32

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %l2_result_V_addr = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="l2_result_V_addr"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %p_1, i32* %l2_result_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="491" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="492" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
.preheader120.preheader:0  %tmp_10 = zext i32 %w1_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="493" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader120.preheader:1  %mem_V_addr_3 = getelementptr i8* %mem_V, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mem_V_addr_3"/></StgValue>
</operation>

<operation id="494" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader120.preheader:2  %mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)

]]></Node>
<StgValue><ssdm name="mem_V_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="495" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader120.preheader:2  %mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)

]]></Node>
<StgValue><ssdm name="mem_V_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="496" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader120.preheader:2  %mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)

]]></Node>
<StgValue><ssdm name="mem_V_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="497" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader120.preheader:2  %mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)

]]></Node>
<StgValue><ssdm name="mem_V_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="498" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader120.preheader:2  %mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)

]]></Node>
<StgValue><ssdm name="mem_V_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="499" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader120.preheader:2  %mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)

]]></Node>
<StgValue><ssdm name="mem_V_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="500" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader120.preheader:2  %mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)

]]></Node>
<StgValue><ssdm name="mem_V_addr_7_rd_req"/></StgValue>
</operation>

<operation id="501" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader120.preheader:3  br label %.preheader120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="502" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader120:0  %i8 = phi i10 [ %i_3, %5 ], [ 0, %.preheader120.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="503" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader120:1  %exitcond3 = icmp eq i10 %i8, -240

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="504" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader120:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="505" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader120:3  %i_3 = add i10 %i8, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="506" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader120:4  br i1 %exitcond3, label %.preheader119.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %burst.rd.header44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
.preheader119.preheader:0  br label %.preheader119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="511" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header44:0  %indvar3 = phi i10 [ 0, %2 ], [ %indvar_next3, %burst.rd.body45 ]

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="512" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header44:1  %exitcond7 = icmp eq i10 %indvar3, -512

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="513" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header44:2  %indvar_next3 = add i10 %indvar3, 1

]]></Node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="514" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header44:3  br i1 %exitcond7, label %burst.rd.end43, label %burst.rd.body45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="515" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body45:4  %mem_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_3)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_read"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="516" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body45:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="517" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body45:1  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="518" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body45:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body45:3  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_weights_1_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body45:5  %tmp_18 = zext i10 %indvar3 to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="521" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body45:6  %weights_1_addr = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="weights_1_addr"/></StgValue>
</operation>

<operation id="522" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
burst.rd.body45:7  store i8 %mem_V_addr_3_read, i8* %weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body45:8  %burstread_rend55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3)

]]></Node>
<StgValue><ssdm name="burstread_rend55"/></StgValue>
</operation>

<operation id="524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body45:9  br label %burst.rd.header44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="525" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.end43:0  %tmp_s = zext i10 %i8 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="526" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end43:1  %inputs_addr_1 = getelementptr [784 x i8]* %inputs, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="inputs_addr_1"/></StgValue>
</operation>

<operation id="527" st_id="52" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="10">
<![CDATA[
burst.rd.end43:2  %inputs_load = load i8* %inputs_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inputs_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="528" st_id="53" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="10">
<![CDATA[
burst.rd.end43:2  %inputs_load = load i8* %inputs_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inputs_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="529" st_id="54" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="10">
<![CDATA[
burst.rd.end43:2  %inputs_load = load i8* %inputs_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inputs_load"/></StgValue>
</operation>

<operation id="530" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
burst.rd.end43:3  %rhs_V = sext i8 %inputs_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="531" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end43:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="532" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %j = phi i10 [ 0, %burst.rd.end43 ], [ %j_1_127, %4 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="533" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond11 = icmp eq i10 %j, -512

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="534" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond11, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="10">
<![CDATA[
:0  %tmp_22 = trunc i10 %j to i9

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="536" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_24 = zext i10 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="537" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights_1_addr_1 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="weights_1_addr_1"/></StgValue>
</operation>

<operation id="538" st_id="55" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
:7  %weights_1_load = load i8* %weights_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="539" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %l1_result_V_addr_2 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_2"/></StgValue>
</operation>

<operation id="540" st_id="55" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="9">
<![CDATA[
:12  %l1_result_V_load_1 = load i32* %l1_result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_1"/></StgValue>
</operation>

<operation id="541" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %j_1_s = or i9 %tmp_22, 1

]]></Node>
<StgValue><ssdm name="j_1_s"/></StgValue>
</operation>

<operation id="542" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="9">
<![CDATA[
:17  %tmp_11_1 = zext i9 %j_1_s to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="543" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weights_1_addr_2 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_1

]]></Node>
<StgValue><ssdm name="weights_1_addr_2"/></StgValue>
</operation>

<operation id="544" st_id="55" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
:19  %weights_1_load_1 = load i8* %weights_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_1"/></StgValue>
</operation>

<operation id="545" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %l1_result_V_addr_4 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_1

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_4"/></StgValue>
</operation>

<operation id="546" st_id="55" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="9">
<![CDATA[
:24  %l1_result_V_load_3 = load i32* %l1_result_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="547" st_id="56" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
:7  %weights_1_load = load i8* %weights_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="548" st_id="56" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="9">
<![CDATA[
:12  %l1_result_V_load_1 = load i32* %l1_result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_1"/></StgValue>
</operation>

<operation id="549" st_id="56" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
:19  %weights_1_load_1 = load i8* %weights_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_1"/></StgValue>
</operation>

<operation id="550" st_id="56" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="9">
<![CDATA[
:24  %l1_result_V_load_3 = load i32* %l1_result_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_3"/></StgValue>
</operation>

<operation id="551" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %j_1_1 = or i9 %tmp_22, 2

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="552" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="9">
<![CDATA[
:28  %tmp_11_2 = zext i9 %j_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="553" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_1_addr_3 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_2

]]></Node>
<StgValue><ssdm name="weights_1_addr_3"/></StgValue>
</operation>

<operation id="554" st_id="56" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="9">
<![CDATA[
:30  %weights_1_load_2 = load i8* %weights_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_2"/></StgValue>
</operation>

<operation id="555" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %l1_result_V_addr_5 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_2

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_5"/></StgValue>
</operation>

<operation id="556" st_id="56" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="9">
<![CDATA[
:35  %l1_result_V_load_4 = load i32* %l1_result_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_4"/></StgValue>
</operation>

<operation id="557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %j_1_2 = or i9 %tmp_22, 3

]]></Node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="558" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="9">
<![CDATA[
:39  %tmp_11_3 = zext i9 %j_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="559" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %weights_1_addr_4 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_3

]]></Node>
<StgValue><ssdm name="weights_1_addr_4"/></StgValue>
</operation>

<operation id="560" st_id="56" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="9">
<![CDATA[
:41  %weights_1_load_3 = load i8* %weights_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_3"/></StgValue>
</operation>

<operation id="561" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %l1_result_V_addr_6 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_3

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_6"/></StgValue>
</operation>

<operation id="562" st_id="56" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="9">
<![CDATA[
:46  %l1_result_V_load_5 = load i32* %l1_result_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="563" st_id="57" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
:7  %weights_1_load = load i8* %weights_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="564" st_id="57" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="9">
<![CDATA[
:12  %l1_result_V_load_1 = load i32* %l1_result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_1"/></StgValue>
</operation>

<operation id="565" st_id="57" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
:19  %weights_1_load_1 = load i8* %weights_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_1"/></StgValue>
</operation>

<operation id="566" st_id="57" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="9">
<![CDATA[
:24  %l1_result_V_load_3 = load i32* %l1_result_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_3"/></StgValue>
</operation>

<operation id="567" st_id="57" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="9">
<![CDATA[
:30  %weights_1_load_2 = load i8* %weights_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_2"/></StgValue>
</operation>

<operation id="568" st_id="57" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="9">
<![CDATA[
:35  %l1_result_V_load_4 = load i32* %l1_result_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_4"/></StgValue>
</operation>

<operation id="569" st_id="57" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="9">
<![CDATA[
:41  %weights_1_load_3 = load i8* %weights_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_3"/></StgValue>
</operation>

<operation id="570" st_id="57" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="9">
<![CDATA[
:46  %l1_result_V_load_5 = load i32* %l1_result_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_5"/></StgValue>
</operation>

<operation id="571" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:49  %j_1_3 = or i9 %tmp_22, 4

]]></Node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="572" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="9">
<![CDATA[
:50  %tmp_11_4 = zext i9 %j_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="573" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %weights_1_addr_5 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_4

]]></Node>
<StgValue><ssdm name="weights_1_addr_5"/></StgValue>
</operation>

<operation id="574" st_id="57" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="9">
<![CDATA[
:52  %weights_1_load_4 = load i8* %weights_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_4"/></StgValue>
</operation>

<operation id="575" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %l1_result_V_addr_7 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_4

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_7"/></StgValue>
</operation>

<operation id="576" st_id="57" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
:57  %l1_result_V_load_6 = load i32* %l1_result_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_6"/></StgValue>
</operation>

<operation id="577" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:60  %j_1_4 = or i9 %tmp_22, 5

]]></Node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="578" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="9">
<![CDATA[
:61  %tmp_11_5 = zext i9 %j_1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="579" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %weights_1_addr_6 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_5

]]></Node>
<StgValue><ssdm name="weights_1_addr_6"/></StgValue>
</operation>

<operation id="580" st_id="57" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="9">
<![CDATA[
:63  %weights_1_load_5 = load i8* %weights_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_5"/></StgValue>
</operation>

<operation id="581" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %l1_result_V_addr_8 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_5

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_8"/></StgValue>
</operation>

<operation id="582" st_id="57" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9">
<![CDATA[
:68  %l1_result_V_load_7 = load i32* %l1_result_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="583" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
:8  %lhs_V = sext i8 %weights_1_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="584" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %r_V = mul i16 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="585" st_id="58" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="9">
<![CDATA[
:30  %weights_1_load_2 = load i8* %weights_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_2"/></StgValue>
</operation>

<operation id="586" st_id="58" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="9">
<![CDATA[
:35  %l1_result_V_load_4 = load i32* %l1_result_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_4"/></StgValue>
</operation>

<operation id="587" st_id="58" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="9">
<![CDATA[
:41  %weights_1_load_3 = load i8* %weights_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_3"/></StgValue>
</operation>

<operation id="588" st_id="58" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="9">
<![CDATA[
:46  %l1_result_V_load_5 = load i32* %l1_result_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_5"/></StgValue>
</operation>

<operation id="589" st_id="58" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="9">
<![CDATA[
:52  %weights_1_load_4 = load i8* %weights_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_4"/></StgValue>
</operation>

<operation id="590" st_id="58" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
:57  %l1_result_V_load_6 = load i32* %l1_result_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_6"/></StgValue>
</operation>

<operation id="591" st_id="58" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="9">
<![CDATA[
:63  %weights_1_load_5 = load i8* %weights_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_5"/></StgValue>
</operation>

<operation id="592" st_id="58" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9">
<![CDATA[
:68  %l1_result_V_load_7 = load i32* %l1_result_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_7"/></StgValue>
</operation>

<operation id="593" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:71  %j_1_5 = or i9 %tmp_22, 6

]]></Node>
<StgValue><ssdm name="j_1_5"/></StgValue>
</operation>

<operation id="594" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="9">
<![CDATA[
:72  %tmp_11_6 = zext i9 %j_1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="595" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %weights_1_addr_7 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_6

]]></Node>
<StgValue><ssdm name="weights_1_addr_7"/></StgValue>
</operation>

<operation id="596" st_id="58" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="9">
<![CDATA[
:74  %weights_1_load_6 = load i8* %weights_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_6"/></StgValue>
</operation>

<operation id="597" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %l1_result_V_addr_9 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_6

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_9"/></StgValue>
</operation>

<operation id="598" st_id="58" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="9">
<![CDATA[
:79  %l1_result_V_load_8 = load i32* %l1_result_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_8"/></StgValue>
</operation>

<operation id="599" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:82  %j_1_6 = or i9 %tmp_22, 7

]]></Node>
<StgValue><ssdm name="j_1_6"/></StgValue>
</operation>

<operation id="600" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="9">
<![CDATA[
:83  %tmp_11_7 = zext i9 %j_1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="601" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %weights_1_addr_8 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_7

]]></Node>
<StgValue><ssdm name="weights_1_addr_8"/></StgValue>
</operation>

<operation id="602" st_id="58" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="9">
<![CDATA[
:85  %weights_1_load_7 = load i8* %weights_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_7"/></StgValue>
</operation>

<operation id="603" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %l1_result_V_addr_10 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_7

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_10"/></StgValue>
</operation>

<operation id="604" st_id="58" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="9">
<![CDATA[
:90  %l1_result_V_load_9 = load i32* %l1_result_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="605" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %r_V = mul i16 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="606" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="8">
<![CDATA[
:20  %lhs_V_1 = sext i8 %weights_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="607" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %r_V_1 = mul i16 %lhs_V_1, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="608" st_id="59" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="9">
<![CDATA[
:52  %weights_1_load_4 = load i8* %weights_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_4"/></StgValue>
</operation>

<operation id="609" st_id="59" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
:57  %l1_result_V_load_6 = load i32* %l1_result_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_6"/></StgValue>
</operation>

<operation id="610" st_id="59" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="9">
<![CDATA[
:63  %weights_1_load_5 = load i8* %weights_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_5"/></StgValue>
</operation>

<operation id="611" st_id="59" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9">
<![CDATA[
:68  %l1_result_V_load_7 = load i32* %l1_result_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_7"/></StgValue>
</operation>

<operation id="612" st_id="59" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="9">
<![CDATA[
:74  %weights_1_load_6 = load i8* %weights_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_6"/></StgValue>
</operation>

<operation id="613" st_id="59" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="9">
<![CDATA[
:79  %l1_result_V_load_8 = load i32* %l1_result_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_8"/></StgValue>
</operation>

<operation id="614" st_id="59" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="9">
<![CDATA[
:85  %weights_1_load_7 = load i8* %weights_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_7"/></StgValue>
</operation>

<operation id="615" st_id="59" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="9">
<![CDATA[
:90  %l1_result_V_load_9 = load i32* %l1_result_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_9"/></StgValue>
</operation>

<operation id="616" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:93  %j_1_7 = or i9 %tmp_22, 8

]]></Node>
<StgValue><ssdm name="j_1_7"/></StgValue>
</operation>

<operation id="617" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="9">
<![CDATA[
:94  %tmp_11_8 = zext i9 %j_1_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="618" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %weights_1_addr_9 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_8

]]></Node>
<StgValue><ssdm name="weights_1_addr_9"/></StgValue>
</operation>

<operation id="619" st_id="59" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="9">
<![CDATA[
:96  %weights_1_load_8 = load i8* %weights_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_8"/></StgValue>
</operation>

<operation id="620" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %l1_result_V_addr_11 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_8

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_11"/></StgValue>
</operation>

<operation id="621" st_id="59" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="9">
<![CDATA[
:101  %l1_result_V_load_10 = load i32* %l1_result_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_10"/></StgValue>
</operation>

<operation id="622" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:104  %j_1_8 = or i9 %tmp_22, 9

]]></Node>
<StgValue><ssdm name="j_1_8"/></StgValue>
</operation>

<operation id="623" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="9">
<![CDATA[
:105  %tmp_11_9 = zext i9 %j_1_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="624" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %weights_1_addr_10 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_9

]]></Node>
<StgValue><ssdm name="weights_1_addr_10"/></StgValue>
</operation>

<operation id="625" st_id="59" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
:107  %weights_1_load_9 = load i8* %weights_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_9"/></StgValue>
</operation>

<operation id="626" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %l1_result_V_addr_12 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_9

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_12"/></StgValue>
</operation>

<operation id="627" st_id="59" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="9">
<![CDATA[
:112  %l1_result_V_load_11 = load i32* %l1_result_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="628" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %r_V = mul i16 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="629" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="16">
<![CDATA[
:10  %tmp_25 = sext i16 %r_V to i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="630" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_26 = add nsw i32 %l1_result_V_load_1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="631" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %r_V_1 = mul i16 %lhs_V_1, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="632" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="8">
<![CDATA[
:31  %lhs_V_2 = sext i8 %weights_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="633" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %r_V_2 = mul i16 %lhs_V_2, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="634" st_id="60" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="9">
<![CDATA[
:74  %weights_1_load_6 = load i8* %weights_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_6"/></StgValue>
</operation>

<operation id="635" st_id="60" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="9">
<![CDATA[
:79  %l1_result_V_load_8 = load i32* %l1_result_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_8"/></StgValue>
</operation>

<operation id="636" st_id="60" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="9">
<![CDATA[
:85  %weights_1_load_7 = load i8* %weights_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_7"/></StgValue>
</operation>

<operation id="637" st_id="60" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="9">
<![CDATA[
:90  %l1_result_V_load_9 = load i32* %l1_result_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_9"/></StgValue>
</operation>

<operation id="638" st_id="60" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="9">
<![CDATA[
:96  %weights_1_load_8 = load i8* %weights_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_8"/></StgValue>
</operation>

<operation id="639" st_id="60" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="9">
<![CDATA[
:101  %l1_result_V_load_10 = load i32* %l1_result_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_10"/></StgValue>
</operation>

<operation id="640" st_id="60" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
:107  %weights_1_load_9 = load i8* %weights_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_9"/></StgValue>
</operation>

<operation id="641" st_id="60" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="9">
<![CDATA[
:112  %l1_result_V_load_11 = load i32* %l1_result_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_11"/></StgValue>
</operation>

<operation id="642" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:115  %j_1_9 = or i9 %tmp_22, 10

]]></Node>
<StgValue><ssdm name="j_1_9"/></StgValue>
</operation>

<operation id="643" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="9">
<![CDATA[
:116  %tmp_11_s = zext i9 %j_1_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="644" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %weights_1_addr_11 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_s

]]></Node>
<StgValue><ssdm name="weights_1_addr_11"/></StgValue>
</operation>

<operation id="645" st_id="60" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="9">
<![CDATA[
:118  %weights_1_load_10 = load i8* %weights_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_10"/></StgValue>
</operation>

<operation id="646" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %l1_result_V_addr_13 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_s

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_13"/></StgValue>
</operation>

<operation id="647" st_id="60" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="9">
<![CDATA[
:123  %l1_result_V_load_12 = load i32* %l1_result_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_12"/></StgValue>
</operation>

<operation id="648" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:126  %j_1_10 = or i9 %tmp_22, 11

]]></Node>
<StgValue><ssdm name="j_1_10"/></StgValue>
</operation>

<operation id="649" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="9">
<![CDATA[
:127  %tmp_11_10 = zext i9 %j_1_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="650" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %weights_1_addr_12 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_10

]]></Node>
<StgValue><ssdm name="weights_1_addr_12"/></StgValue>
</operation>

<operation id="651" st_id="60" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="9">
<![CDATA[
:129  %weights_1_load_11 = load i8* %weights_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_11"/></StgValue>
</operation>

<operation id="652" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %l1_result_V_addr_14 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_10

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_14"/></StgValue>
</operation>

<operation id="653" st_id="60" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
:134  %l1_result_V_load_13 = load i32* %l1_result_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="654" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_26 = add nsw i32 %l1_result_V_load_1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="655" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %r_V_1 = mul i16 %lhs_V_1, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="656" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="16">
<![CDATA[
:22  %tmp_12_1 = sext i16 %r_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="657" st_id="61" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_13_1 = add nsw i32 %l1_result_V_load_3, %tmp_12_1

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="658" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %r_V_2 = mul i16 %lhs_V_2, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="659" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8">
<![CDATA[
:42  %lhs_V_3 = sext i8 %weights_1_load_3 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="660" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %r_V_3 = mul i16 %lhs_V_3, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="661" st_id="61" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="9">
<![CDATA[
:96  %weights_1_load_8 = load i8* %weights_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_8"/></StgValue>
</operation>

<operation id="662" st_id="61" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="9">
<![CDATA[
:101  %l1_result_V_load_10 = load i32* %l1_result_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_10"/></StgValue>
</operation>

<operation id="663" st_id="61" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
:107  %weights_1_load_9 = load i8* %weights_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_9"/></StgValue>
</operation>

<operation id="664" st_id="61" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="9">
<![CDATA[
:112  %l1_result_V_load_11 = load i32* %l1_result_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_11"/></StgValue>
</operation>

<operation id="665" st_id="61" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="9">
<![CDATA[
:118  %weights_1_load_10 = load i8* %weights_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_10"/></StgValue>
</operation>

<operation id="666" st_id="61" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="9">
<![CDATA[
:123  %l1_result_V_load_12 = load i32* %l1_result_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_12"/></StgValue>
</operation>

<operation id="667" st_id="61" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="9">
<![CDATA[
:129  %weights_1_load_11 = load i8* %weights_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_11"/></StgValue>
</operation>

<operation id="668" st_id="61" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
:134  %l1_result_V_load_13 = load i32* %l1_result_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_13"/></StgValue>
</operation>

<operation id="669" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:137  %j_1_11 = or i9 %tmp_22, 12

]]></Node>
<StgValue><ssdm name="j_1_11"/></StgValue>
</operation>

<operation id="670" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="9">
<![CDATA[
:138  %tmp_11_11 = zext i9 %j_1_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="671" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %weights_1_addr_13 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_11

]]></Node>
<StgValue><ssdm name="weights_1_addr_13"/></StgValue>
</operation>

<operation id="672" st_id="61" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="9">
<![CDATA[
:140  %weights_1_load_12 = load i8* %weights_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_12"/></StgValue>
</operation>

<operation id="673" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %l1_result_V_addr_15 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_11

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_15"/></StgValue>
</operation>

<operation id="674" st_id="61" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
:145  %l1_result_V_load_14 = load i32* %l1_result_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_14"/></StgValue>
</operation>

<operation id="675" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:148  %j_1_12 = or i9 %tmp_22, 13

]]></Node>
<StgValue><ssdm name="j_1_12"/></StgValue>
</operation>

<operation id="676" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="9">
<![CDATA[
:149  %tmp_11_12 = zext i9 %j_1_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="677" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %weights_1_addr_14 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_12

]]></Node>
<StgValue><ssdm name="weights_1_addr_14"/></StgValue>
</operation>

<operation id="678" st_id="61" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="9">
<![CDATA[
:151  %weights_1_load_13 = load i8* %weights_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_13"/></StgValue>
</operation>

<operation id="679" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %l1_result_V_addr_16 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_12

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_16"/></StgValue>
</operation>

<operation id="680" st_id="61" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
:156  %l1_result_V_load_15 = load i32* %l1_result_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_15"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="681" st_id="62" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_13_1 = add nsw i32 %l1_result_V_load_3, %tmp_12_1

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="682" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %r_V_2 = mul i16 %lhs_V_2, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="683" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="16">
<![CDATA[
:33  %tmp_12_2 = sext i16 %r_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="684" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_13_2 = add nsw i32 %l1_result_V_load_4, %tmp_12_2

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="685" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %r_V_3 = mul i16 %lhs_V_3, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="686" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="8">
<![CDATA[
:53  %lhs_V_4 = sext i8 %weights_1_load_4 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="687" st_id="62" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %r_V_4 = mul i16 %lhs_V_4, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="688" st_id="62" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="9">
<![CDATA[
:118  %weights_1_load_10 = load i8* %weights_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_10"/></StgValue>
</operation>

<operation id="689" st_id="62" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="9">
<![CDATA[
:123  %l1_result_V_load_12 = load i32* %l1_result_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_12"/></StgValue>
</operation>

<operation id="690" st_id="62" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="9">
<![CDATA[
:129  %weights_1_load_11 = load i8* %weights_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_11"/></StgValue>
</operation>

<operation id="691" st_id="62" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
:134  %l1_result_V_load_13 = load i32* %l1_result_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_13"/></StgValue>
</operation>

<operation id="692" st_id="62" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="9">
<![CDATA[
:140  %weights_1_load_12 = load i8* %weights_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_12"/></StgValue>
</operation>

<operation id="693" st_id="62" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
:145  %l1_result_V_load_14 = load i32* %l1_result_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_14"/></StgValue>
</operation>

<operation id="694" st_id="62" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="9">
<![CDATA[
:151  %weights_1_load_13 = load i8* %weights_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_13"/></StgValue>
</operation>

<operation id="695" st_id="62" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
:156  %l1_result_V_load_15 = load i32* %l1_result_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_15"/></StgValue>
</operation>

<operation id="696" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:159  %j_1_13 = or i9 %tmp_22, 14

]]></Node>
<StgValue><ssdm name="j_1_13"/></StgValue>
</operation>

<operation id="697" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="9">
<![CDATA[
:160  %tmp_11_13 = zext i9 %j_1_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="698" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %weights_1_addr_15 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_13

]]></Node>
<StgValue><ssdm name="weights_1_addr_15"/></StgValue>
</operation>

<operation id="699" st_id="62" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="9">
<![CDATA[
:162  %weights_1_load_14 = load i8* %weights_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_14"/></StgValue>
</operation>

<operation id="700" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %l1_result_V_addr_17 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_13

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_17"/></StgValue>
</operation>

<operation id="701" st_id="62" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
:167  %l1_result_V_load_16 = load i32* %l1_result_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_16"/></StgValue>
</operation>

<operation id="702" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:170  %j_1_14 = or i9 %tmp_22, 15

]]></Node>
<StgValue><ssdm name="j_1_14"/></StgValue>
</operation>

<operation id="703" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="9">
<![CDATA[
:171  %tmp_11_14 = zext i9 %j_1_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %weights_1_addr_16 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_14

]]></Node>
<StgValue><ssdm name="weights_1_addr_16"/></StgValue>
</operation>

<operation id="705" st_id="62" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="9">
<![CDATA[
:173  %weights_1_load_15 = load i8* %weights_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_15"/></StgValue>
</operation>

<operation id="706" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %l1_result_V_addr_18 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_14

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_18"/></StgValue>
</operation>

<operation id="707" st_id="62" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
:178  %l1_result_V_load_17 = load i32* %l1_result_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_17"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="708" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_13_2 = add nsw i32 %l1_result_V_load_4, %tmp_12_2

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="709" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %r_V_3 = mul i16 %lhs_V_3, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="710" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="16">
<![CDATA[
:44  %tmp_12_3 = sext i16 %r_V_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="711" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_13_3 = add nsw i32 %l1_result_V_load_5, %tmp_12_3

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="712" st_id="63" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %r_V_4 = mul i16 %lhs_V_4, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="713" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
:64  %lhs_V_5 = sext i8 %weights_1_load_5 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="714" st_id="63" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65  %r_V_5 = mul i16 %lhs_V_5, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="715" st_id="63" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="9">
<![CDATA[
:140  %weights_1_load_12 = load i8* %weights_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_12"/></StgValue>
</operation>

<operation id="716" st_id="63" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
:145  %l1_result_V_load_14 = load i32* %l1_result_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_14"/></StgValue>
</operation>

<operation id="717" st_id="63" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="9">
<![CDATA[
:151  %weights_1_load_13 = load i8* %weights_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_13"/></StgValue>
</operation>

<operation id="718" st_id="63" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
:156  %l1_result_V_load_15 = load i32* %l1_result_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_15"/></StgValue>
</operation>

<operation id="719" st_id="63" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="9">
<![CDATA[
:162  %weights_1_load_14 = load i8* %weights_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_14"/></StgValue>
</operation>

<operation id="720" st_id="63" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
:167  %l1_result_V_load_16 = load i32* %l1_result_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_16"/></StgValue>
</operation>

<operation id="721" st_id="63" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="9">
<![CDATA[
:173  %weights_1_load_15 = load i8* %weights_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_15"/></StgValue>
</operation>

<operation id="722" st_id="63" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
:178  %l1_result_V_load_17 = load i32* %l1_result_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_17"/></StgValue>
</operation>

<operation id="723" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:181  %j_1_15 = or i9 %tmp_22, 16

]]></Node>
<StgValue><ssdm name="j_1_15"/></StgValue>
</operation>

<operation id="724" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="9">
<![CDATA[
:182  %tmp_11_15 = zext i9 %j_1_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="725" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %weights_1_addr_17 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_15

]]></Node>
<StgValue><ssdm name="weights_1_addr_17"/></StgValue>
</operation>

<operation id="726" st_id="63" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="9">
<![CDATA[
:184  %weights_1_load_16 = load i8* %weights_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_16"/></StgValue>
</operation>

<operation id="727" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %l1_result_V_addr_19 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_15

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_19"/></StgValue>
</operation>

<operation id="728" st_id="63" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
:189  %l1_result_V_load_18 = load i32* %l1_result_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_18"/></StgValue>
</operation>

<operation id="729" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:192  %j_1_16 = or i9 %tmp_22, 17

]]></Node>
<StgValue><ssdm name="j_1_16"/></StgValue>
</operation>

<operation id="730" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="9">
<![CDATA[
:193  %tmp_11_16 = zext i9 %j_1_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="731" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %weights_1_addr_18 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_16

]]></Node>
<StgValue><ssdm name="weights_1_addr_18"/></StgValue>
</operation>

<operation id="732" st_id="63" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
:195  %weights_1_load_17 = load i8* %weights_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_17"/></StgValue>
</operation>

<operation id="733" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %l1_result_V_addr_20 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_16

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_20"/></StgValue>
</operation>

<operation id="734" st_id="63" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
:200  %l1_result_V_load_19 = load i32* %l1_result_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_19"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="735" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_13_3 = add nsw i32 %l1_result_V_load_5, %tmp_12_3

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="736" st_id="64" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %r_V_4 = mul i16 %lhs_V_4, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="737" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="16">
<![CDATA[
:55  %tmp_12_4 = sext i16 %r_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="738" st_id="64" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_13_4 = add nsw i32 %l1_result_V_load_6, %tmp_12_4

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="739" st_id="64" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65  %r_V_5 = mul i16 %lhs_V_5, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="740" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="8">
<![CDATA[
:75  %lhs_V_6 = sext i8 %weights_1_load_6 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="741" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %r_V_6 = mul i16 %lhs_V_6, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="742" st_id="64" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="9">
<![CDATA[
:162  %weights_1_load_14 = load i8* %weights_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_14"/></StgValue>
</operation>

<operation id="743" st_id="64" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
:167  %l1_result_V_load_16 = load i32* %l1_result_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_16"/></StgValue>
</operation>

<operation id="744" st_id="64" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="9">
<![CDATA[
:173  %weights_1_load_15 = load i8* %weights_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_15"/></StgValue>
</operation>

<operation id="745" st_id="64" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
:178  %l1_result_V_load_17 = load i32* %l1_result_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_17"/></StgValue>
</operation>

<operation id="746" st_id="64" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="9">
<![CDATA[
:184  %weights_1_load_16 = load i8* %weights_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_16"/></StgValue>
</operation>

<operation id="747" st_id="64" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
:189  %l1_result_V_load_18 = load i32* %l1_result_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_18"/></StgValue>
</operation>

<operation id="748" st_id="64" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
:195  %weights_1_load_17 = load i8* %weights_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_17"/></StgValue>
</operation>

<operation id="749" st_id="64" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
:200  %l1_result_V_load_19 = load i32* %l1_result_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_19"/></StgValue>
</operation>

<operation id="750" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:203  %j_1_17 = or i9 %tmp_22, 18

]]></Node>
<StgValue><ssdm name="j_1_17"/></StgValue>
</operation>

<operation id="751" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="9">
<![CDATA[
:204  %tmp_11_17 = zext i9 %j_1_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="752" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %weights_1_addr_19 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_17

]]></Node>
<StgValue><ssdm name="weights_1_addr_19"/></StgValue>
</operation>

<operation id="753" st_id="64" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="9">
<![CDATA[
:206  %weights_1_load_18 = load i8* %weights_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_18"/></StgValue>
</operation>

<operation id="754" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %l1_result_V_addr_21 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_17

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_21"/></StgValue>
</operation>

<operation id="755" st_id="64" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="9">
<![CDATA[
:211  %l1_result_V_load_20 = load i32* %l1_result_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_20"/></StgValue>
</operation>

<operation id="756" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:214  %j_1_18 = or i9 %tmp_22, 19

]]></Node>
<StgValue><ssdm name="j_1_18"/></StgValue>
</operation>

<operation id="757" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="9">
<![CDATA[
:215  %tmp_11_18 = zext i9 %j_1_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="758" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %weights_1_addr_20 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_18

]]></Node>
<StgValue><ssdm name="weights_1_addr_20"/></StgValue>
</operation>

<operation id="759" st_id="64" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="9">
<![CDATA[
:217  %weights_1_load_19 = load i8* %weights_1_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_19"/></StgValue>
</operation>

<operation id="760" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %l1_result_V_addr_22 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_18

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_22"/></StgValue>
</operation>

<operation id="761" st_id="64" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
:222  %l1_result_V_load_21 = load i32* %l1_result_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="762" st_id="65" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_13_4 = add nsw i32 %l1_result_V_load_6, %tmp_12_4

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="763" st_id="65" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65  %r_V_5 = mul i16 %lhs_V_5, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="764" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="16">
<![CDATA[
:66  %tmp_12_5 = sext i16 %r_V_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="765" st_id="65" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_13_5 = add nsw i32 %l1_result_V_load_7, %tmp_12_5

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="766" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %r_V_6 = mul i16 %lhs_V_6, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="767" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
:86  %lhs_V_7 = sext i8 %weights_1_load_7 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="768" st_id="65" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  %r_V_7 = mul i16 %lhs_V_7, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="769" st_id="65" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="9">
<![CDATA[
:184  %weights_1_load_16 = load i8* %weights_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_16"/></StgValue>
</operation>

<operation id="770" st_id="65" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
:189  %l1_result_V_load_18 = load i32* %l1_result_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_18"/></StgValue>
</operation>

<operation id="771" st_id="65" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
:195  %weights_1_load_17 = load i8* %weights_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_17"/></StgValue>
</operation>

<operation id="772" st_id="65" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
:200  %l1_result_V_load_19 = load i32* %l1_result_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_19"/></StgValue>
</operation>

<operation id="773" st_id="65" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="9">
<![CDATA[
:206  %weights_1_load_18 = load i8* %weights_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_18"/></StgValue>
</operation>

<operation id="774" st_id="65" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="9">
<![CDATA[
:211  %l1_result_V_load_20 = load i32* %l1_result_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_20"/></StgValue>
</operation>

<operation id="775" st_id="65" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="9">
<![CDATA[
:217  %weights_1_load_19 = load i8* %weights_1_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_19"/></StgValue>
</operation>

<operation id="776" st_id="65" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
:222  %l1_result_V_load_21 = load i32* %l1_result_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_21"/></StgValue>
</operation>

<operation id="777" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:225  %j_1_19 = or i9 %tmp_22, 20

]]></Node>
<StgValue><ssdm name="j_1_19"/></StgValue>
</operation>

<operation id="778" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="9">
<![CDATA[
:226  %tmp_11_19 = zext i9 %j_1_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="779" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %weights_1_addr_21 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_19

]]></Node>
<StgValue><ssdm name="weights_1_addr_21"/></StgValue>
</operation>

<operation id="780" st_id="65" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="9">
<![CDATA[
:228  %weights_1_load_20 = load i8* %weights_1_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_20"/></StgValue>
</operation>

<operation id="781" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %l1_result_V_addr_23 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_19

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_23"/></StgValue>
</operation>

<operation id="782" st_id="65" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="9">
<![CDATA[
:233  %l1_result_V_load_22 = load i32* %l1_result_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_22"/></StgValue>
</operation>

<operation id="783" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:236  %j_1_20 = or i9 %tmp_22, 21

]]></Node>
<StgValue><ssdm name="j_1_20"/></StgValue>
</operation>

<operation id="784" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="9">
<![CDATA[
:237  %tmp_11_20 = zext i9 %j_1_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="785" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %weights_1_addr_22 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_20

]]></Node>
<StgValue><ssdm name="weights_1_addr_22"/></StgValue>
</operation>

<operation id="786" st_id="65" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="9">
<![CDATA[
:239  %weights_1_load_21 = load i8* %weights_1_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_21"/></StgValue>
</operation>

<operation id="787" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %l1_result_V_addr_24 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_20

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_24"/></StgValue>
</operation>

<operation id="788" st_id="65" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="9">
<![CDATA[
:244  %l1_result_V_load_23 = load i32* %l1_result_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_23"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="789" st_id="66" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_13_5 = add nsw i32 %l1_result_V_load_7, %tmp_12_5

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="790" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %r_V_6 = mul i16 %lhs_V_6, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="791" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
:77  %tmp_12_6 = sext i16 %r_V_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="792" st_id="66" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_13_6 = add nsw i32 %l1_result_V_load_8, %tmp_12_6

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="793" st_id="66" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  %r_V_7 = mul i16 %lhs_V_7, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="794" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="8">
<![CDATA[
:97  %lhs_V_8 = sext i8 %weights_1_load_8 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="795" st_id="66" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %r_V_8 = mul i16 %lhs_V_8, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="796" st_id="66" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="9">
<![CDATA[
:206  %weights_1_load_18 = load i8* %weights_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_18"/></StgValue>
</operation>

<operation id="797" st_id="66" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="9">
<![CDATA[
:211  %l1_result_V_load_20 = load i32* %l1_result_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_20"/></StgValue>
</operation>

<operation id="798" st_id="66" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="9">
<![CDATA[
:217  %weights_1_load_19 = load i8* %weights_1_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_19"/></StgValue>
</operation>

<operation id="799" st_id="66" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
:222  %l1_result_V_load_21 = load i32* %l1_result_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_21"/></StgValue>
</operation>

<operation id="800" st_id="66" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="9">
<![CDATA[
:228  %weights_1_load_20 = load i8* %weights_1_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_20"/></StgValue>
</operation>

<operation id="801" st_id="66" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="9">
<![CDATA[
:233  %l1_result_V_load_22 = load i32* %l1_result_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_22"/></StgValue>
</operation>

<operation id="802" st_id="66" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="9">
<![CDATA[
:239  %weights_1_load_21 = load i8* %weights_1_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_21"/></StgValue>
</operation>

<operation id="803" st_id="66" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="9">
<![CDATA[
:244  %l1_result_V_load_23 = load i32* %l1_result_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_23"/></StgValue>
</operation>

<operation id="804" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:247  %j_1_21 = or i9 %tmp_22, 22

]]></Node>
<StgValue><ssdm name="j_1_21"/></StgValue>
</operation>

<operation id="805" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="9">
<![CDATA[
:248  %tmp_11_21 = zext i9 %j_1_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="806" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249  %weights_1_addr_23 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_21

]]></Node>
<StgValue><ssdm name="weights_1_addr_23"/></StgValue>
</operation>

<operation id="807" st_id="66" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="9">
<![CDATA[
:250  %weights_1_load_22 = load i8* %weights_1_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_22"/></StgValue>
</operation>

<operation id="808" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %l1_result_V_addr_25 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_21

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_25"/></StgValue>
</operation>

<operation id="809" st_id="66" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
:255  %l1_result_V_load_24 = load i32* %l1_result_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_24"/></StgValue>
</operation>

<operation id="810" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:258  %j_1_22 = or i9 %tmp_22, 23

]]></Node>
<StgValue><ssdm name="j_1_22"/></StgValue>
</operation>

<operation id="811" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="9">
<![CDATA[
:259  %tmp_11_22 = zext i9 %j_1_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="812" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %weights_1_addr_24 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_22

]]></Node>
<StgValue><ssdm name="weights_1_addr_24"/></StgValue>
</operation>

<operation id="813" st_id="66" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="9">
<![CDATA[
:261  %weights_1_load_23 = load i8* %weights_1_addr_24, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_23"/></StgValue>
</operation>

<operation id="814" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %l1_result_V_addr_26 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_22

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_26"/></StgValue>
</operation>

<operation id="815" st_id="66" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="9">
<![CDATA[
:266  %l1_result_V_load_25 = load i32* %l1_result_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_25"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="816" st_id="67" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_13_6 = add nsw i32 %l1_result_V_load_8, %tmp_12_6

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="817" st_id="67" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  %r_V_7 = mul i16 %lhs_V_7, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="818" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="16">
<![CDATA[
:88  %tmp_12_7 = sext i16 %r_V_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="819" st_id="67" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_13_7 = add nsw i32 %l1_result_V_load_9, %tmp_12_7

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="820" st_id="67" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %r_V_8 = mul i16 %lhs_V_8, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="821" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
:108  %lhs_V_9 = sext i8 %weights_1_load_9 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="822" st_id="67" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109  %r_V_9 = mul i16 %lhs_V_9, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="823" st_id="67" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="9">
<![CDATA[
:228  %weights_1_load_20 = load i8* %weights_1_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_20"/></StgValue>
</operation>

<operation id="824" st_id="67" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="9">
<![CDATA[
:233  %l1_result_V_load_22 = load i32* %l1_result_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_22"/></StgValue>
</operation>

<operation id="825" st_id="67" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="9">
<![CDATA[
:239  %weights_1_load_21 = load i8* %weights_1_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_21"/></StgValue>
</operation>

<operation id="826" st_id="67" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="9">
<![CDATA[
:244  %l1_result_V_load_23 = load i32* %l1_result_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_23"/></StgValue>
</operation>

<operation id="827" st_id="67" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="9">
<![CDATA[
:250  %weights_1_load_22 = load i8* %weights_1_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_22"/></StgValue>
</operation>

<operation id="828" st_id="67" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
:255  %l1_result_V_load_24 = load i32* %l1_result_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_24"/></StgValue>
</operation>

<operation id="829" st_id="67" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="9">
<![CDATA[
:261  %weights_1_load_23 = load i8* %weights_1_addr_24, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_23"/></StgValue>
</operation>

<operation id="830" st_id="67" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="9">
<![CDATA[
:266  %l1_result_V_load_25 = load i32* %l1_result_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_25"/></StgValue>
</operation>

<operation id="831" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:269  %j_1_23 = or i9 %tmp_22, 24

]]></Node>
<StgValue><ssdm name="j_1_23"/></StgValue>
</operation>

<operation id="832" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="9">
<![CDATA[
:270  %tmp_11_23 = zext i9 %j_1_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="833" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271  %weights_1_addr_25 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_23

]]></Node>
<StgValue><ssdm name="weights_1_addr_25"/></StgValue>
</operation>

<operation id="834" st_id="67" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="9">
<![CDATA[
:272  %weights_1_load_24 = load i8* %weights_1_addr_25, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_24"/></StgValue>
</operation>

<operation id="835" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %l1_result_V_addr_27 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_23

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_27"/></StgValue>
</operation>

<operation id="836" st_id="67" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="9">
<![CDATA[
:277  %l1_result_V_load_26 = load i32* %l1_result_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_26"/></StgValue>
</operation>

<operation id="837" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:280  %j_1_24 = or i9 %tmp_22, 25

]]></Node>
<StgValue><ssdm name="j_1_24"/></StgValue>
</operation>

<operation id="838" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="9">
<![CDATA[
:281  %tmp_11_24 = zext i9 %j_1_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="839" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282  %weights_1_addr_26 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_24

]]></Node>
<StgValue><ssdm name="weights_1_addr_26"/></StgValue>
</operation>

<operation id="840" st_id="67" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="9">
<![CDATA[
:283  %weights_1_load_25 = load i8* %weights_1_addr_26, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_25"/></StgValue>
</operation>

<operation id="841" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %l1_result_V_addr_28 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_24

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_28"/></StgValue>
</operation>

<operation id="842" st_id="67" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
:288  %l1_result_V_load_27 = load i32* %l1_result_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_27"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="843" st_id="68" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_13_7 = add nsw i32 %l1_result_V_load_9, %tmp_12_7

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="844" st_id="68" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %r_V_8 = mul i16 %lhs_V_8, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="845" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="16">
<![CDATA[
:99  %tmp_12_8 = sext i16 %r_V_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="846" st_id="68" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_13_8 = add nsw i32 %l1_result_V_load_10, %tmp_12_8

]]></Node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="847" st_id="68" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109  %r_V_9 = mul i16 %lhs_V_9, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="848" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="8">
<![CDATA[
:119  %lhs_V_s = sext i8 %weights_1_load_10 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="849" st_id="68" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %r_V_s = mul i16 %lhs_V_s, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="850" st_id="68" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="9">
<![CDATA[
:250  %weights_1_load_22 = load i8* %weights_1_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_22"/></StgValue>
</operation>

<operation id="851" st_id="68" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
:255  %l1_result_V_load_24 = load i32* %l1_result_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_24"/></StgValue>
</operation>

<operation id="852" st_id="68" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="9">
<![CDATA[
:261  %weights_1_load_23 = load i8* %weights_1_addr_24, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_23"/></StgValue>
</operation>

<operation id="853" st_id="68" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="9">
<![CDATA[
:266  %l1_result_V_load_25 = load i32* %l1_result_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_25"/></StgValue>
</operation>

<operation id="854" st_id="68" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="9">
<![CDATA[
:272  %weights_1_load_24 = load i8* %weights_1_addr_25, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_24"/></StgValue>
</operation>

<operation id="855" st_id="68" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="9">
<![CDATA[
:277  %l1_result_V_load_26 = load i32* %l1_result_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_26"/></StgValue>
</operation>

<operation id="856" st_id="68" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="9">
<![CDATA[
:283  %weights_1_load_25 = load i8* %weights_1_addr_26, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_25"/></StgValue>
</operation>

<operation id="857" st_id="68" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
:288  %l1_result_V_load_27 = load i32* %l1_result_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_27"/></StgValue>
</operation>

<operation id="858" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:291  %j_1_25 = or i9 %tmp_22, 26

]]></Node>
<StgValue><ssdm name="j_1_25"/></StgValue>
</operation>

<operation id="859" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="9">
<![CDATA[
:292  %tmp_11_25 = zext i9 %j_1_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="860" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %weights_1_addr_27 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_25

]]></Node>
<StgValue><ssdm name="weights_1_addr_27"/></StgValue>
</operation>

<operation id="861" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="9">
<![CDATA[
:294  %weights_1_load_26 = load i8* %weights_1_addr_27, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_26"/></StgValue>
</operation>

<operation id="862" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %l1_result_V_addr_29 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_25

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_29"/></StgValue>
</operation>

<operation id="863" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
:299  %l1_result_V_load_28 = load i32* %l1_result_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_28"/></StgValue>
</operation>

<operation id="864" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:302  %j_1_26 = or i9 %tmp_22, 27

]]></Node>
<StgValue><ssdm name="j_1_26"/></StgValue>
</operation>

<operation id="865" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="9">
<![CDATA[
:303  %tmp_11_26 = zext i9 %j_1_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="866" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %weights_1_addr_28 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_26

]]></Node>
<StgValue><ssdm name="weights_1_addr_28"/></StgValue>
</operation>

<operation id="867" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="9">
<![CDATA[
:305  %weights_1_load_27 = load i8* %weights_1_addr_28, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_27"/></StgValue>
</operation>

<operation id="868" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309  %l1_result_V_addr_30 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_26

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_30"/></StgValue>
</operation>

<operation id="869" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="9">
<![CDATA[
:310  %l1_result_V_load_29 = load i32* %l1_result_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_29"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="870" st_id="69" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_13_8 = add nsw i32 %l1_result_V_load_10, %tmp_12_8

]]></Node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="871" st_id="69" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109  %r_V_9 = mul i16 %lhs_V_9, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="872" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="16">
<![CDATA[
:110  %tmp_12_9 = sext i16 %r_V_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="873" st_id="69" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %tmp_13_9 = add nsw i32 %l1_result_V_load_11, %tmp_12_9

]]></Node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>

<operation id="874" st_id="69" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %r_V_s = mul i16 %lhs_V_s, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="875" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
:130  %lhs_V_10 = sext i8 %weights_1_load_11 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="876" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %r_V_10 = mul i16 %lhs_V_10, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="877" st_id="69" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="9">
<![CDATA[
:272  %weights_1_load_24 = load i8* %weights_1_addr_25, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_24"/></StgValue>
</operation>

<operation id="878" st_id="69" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="9">
<![CDATA[
:277  %l1_result_V_load_26 = load i32* %l1_result_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_26"/></StgValue>
</operation>

<operation id="879" st_id="69" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="9">
<![CDATA[
:283  %weights_1_load_25 = load i8* %weights_1_addr_26, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_25"/></StgValue>
</operation>

<operation id="880" st_id="69" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
:288  %l1_result_V_load_27 = load i32* %l1_result_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_27"/></StgValue>
</operation>

<operation id="881" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="9">
<![CDATA[
:294  %weights_1_load_26 = load i8* %weights_1_addr_27, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_26"/></StgValue>
</operation>

<operation id="882" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
:299  %l1_result_V_load_28 = load i32* %l1_result_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_28"/></StgValue>
</operation>

<operation id="883" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="9">
<![CDATA[
:305  %weights_1_load_27 = load i8* %weights_1_addr_28, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_27"/></StgValue>
</operation>

<operation id="884" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="9">
<![CDATA[
:310  %l1_result_V_load_29 = load i32* %l1_result_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_29"/></StgValue>
</operation>

<operation id="885" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:313  %j_1_27 = or i9 %tmp_22, 28

]]></Node>
<StgValue><ssdm name="j_1_27"/></StgValue>
</operation>

<operation id="886" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="9">
<![CDATA[
:314  %tmp_11_27 = zext i9 %j_1_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="887" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315  %weights_1_addr_29 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_27

]]></Node>
<StgValue><ssdm name="weights_1_addr_29"/></StgValue>
</operation>

<operation id="888" st_id="69" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="9">
<![CDATA[
:316  %weights_1_load_28 = load i8* %weights_1_addr_29, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_28"/></StgValue>
</operation>

<operation id="889" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %l1_result_V_addr_31 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_27

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_31"/></StgValue>
</operation>

<operation id="890" st_id="69" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
:321  %l1_result_V_load_30 = load i32* %l1_result_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_30"/></StgValue>
</operation>

<operation id="891" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:324  %j_1_28 = or i9 %tmp_22, 29

]]></Node>
<StgValue><ssdm name="j_1_28"/></StgValue>
</operation>

<operation id="892" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="9">
<![CDATA[
:325  %tmp_11_28 = zext i9 %j_1_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="893" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %weights_1_addr_30 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_28

]]></Node>
<StgValue><ssdm name="weights_1_addr_30"/></StgValue>
</operation>

<operation id="894" st_id="69" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="9">
<![CDATA[
:327  %weights_1_load_29 = load i8* %weights_1_addr_30, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_29"/></StgValue>
</operation>

<operation id="895" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331  %l1_result_V_addr_32 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_28

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_32"/></StgValue>
</operation>

<operation id="896" st_id="69" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="9">
<![CDATA[
:332  %l1_result_V_load_31 = load i32* %l1_result_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="897" st_id="70" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %tmp_13_9 = add nsw i32 %l1_result_V_load_11, %tmp_12_9

]]></Node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>

<operation id="898" st_id="70" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %r_V_s = mul i16 %lhs_V_s, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="899" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="16">
<![CDATA[
:121  %tmp_12_s = sext i16 %r_V_s to i32

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="900" st_id="70" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_13_s = add nsw i32 %l1_result_V_load_12, %tmp_12_s

]]></Node>
<StgValue><ssdm name="tmp_13_s"/></StgValue>
</operation>

<operation id="901" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %r_V_10 = mul i16 %lhs_V_10, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="902" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="8">
<![CDATA[
:141  %lhs_V_11 = sext i8 %weights_1_load_12 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="903" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %r_V_11 = mul i16 %lhs_V_11, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="904" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="9">
<![CDATA[
:294  %weights_1_load_26 = load i8* %weights_1_addr_27, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_26"/></StgValue>
</operation>

<operation id="905" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
:299  %l1_result_V_load_28 = load i32* %l1_result_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_28"/></StgValue>
</operation>

<operation id="906" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="9">
<![CDATA[
:305  %weights_1_load_27 = load i8* %weights_1_addr_28, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_27"/></StgValue>
</operation>

<operation id="907" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="9">
<![CDATA[
:310  %l1_result_V_load_29 = load i32* %l1_result_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_29"/></StgValue>
</operation>

<operation id="908" st_id="70" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="9">
<![CDATA[
:316  %weights_1_load_28 = load i8* %weights_1_addr_29, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_28"/></StgValue>
</operation>

<operation id="909" st_id="70" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
:321  %l1_result_V_load_30 = load i32* %l1_result_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_30"/></StgValue>
</operation>

<operation id="910" st_id="70" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="9">
<![CDATA[
:327  %weights_1_load_29 = load i8* %weights_1_addr_30, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_29"/></StgValue>
</operation>

<operation id="911" st_id="70" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="9">
<![CDATA[
:332  %l1_result_V_load_31 = load i32* %l1_result_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_31"/></StgValue>
</operation>

<operation id="912" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:335  %j_1_29 = or i9 %tmp_22, 30

]]></Node>
<StgValue><ssdm name="j_1_29"/></StgValue>
</operation>

<operation id="913" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="9">
<![CDATA[
:336  %tmp_11_29 = zext i9 %j_1_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="914" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337  %weights_1_addr_31 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_29

]]></Node>
<StgValue><ssdm name="weights_1_addr_31"/></StgValue>
</operation>

<operation id="915" st_id="70" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="9">
<![CDATA[
:338  %weights_1_load_30 = load i8* %weights_1_addr_31, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_30"/></StgValue>
</operation>

<operation id="916" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:342  %l1_result_V_addr_33 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_29

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_33"/></StgValue>
</operation>

<operation id="917" st_id="70" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="9">
<![CDATA[
:343  %l1_result_V_load_32 = load i32* %l1_result_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_32"/></StgValue>
</operation>

<operation id="918" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:346  %j_1_30 = or i9 %tmp_22, 31

]]></Node>
<StgValue><ssdm name="j_1_30"/></StgValue>
</operation>

<operation id="919" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="9">
<![CDATA[
:347  %tmp_11_30 = zext i9 %j_1_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="920" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:348  %weights_1_addr_32 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_30

]]></Node>
<StgValue><ssdm name="weights_1_addr_32"/></StgValue>
</operation>

<operation id="921" st_id="70" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="9">
<![CDATA[
:349  %weights_1_load_31 = load i8* %weights_1_addr_32, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_31"/></StgValue>
</operation>

<operation id="922" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353  %l1_result_V_addr_34 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_30

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_34"/></StgValue>
</operation>

<operation id="923" st_id="70" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
:354  %l1_result_V_load_33 = load i32* %l1_result_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_33"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="924" st_id="71" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_13_s = add nsw i32 %l1_result_V_load_12, %tmp_12_s

]]></Node>
<StgValue><ssdm name="tmp_13_s"/></StgValue>
</operation>

<operation id="925" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %r_V_10 = mul i16 %lhs_V_10, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="926" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="16">
<![CDATA[
:132  %tmp_12_10 = sext i16 %r_V_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="927" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_13_10 = add nsw i32 %l1_result_V_load_13, %tmp_12_10

]]></Node>
<StgValue><ssdm name="tmp_13_10"/></StgValue>
</operation>

<operation id="928" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %r_V_11 = mul i16 %lhs_V_11, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="929" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="8">
<![CDATA[
:152  %lhs_V_12 = sext i8 %weights_1_load_13 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="930" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %r_V_12 = mul i16 %lhs_V_12, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="931" st_id="71" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="9">
<![CDATA[
:316  %weights_1_load_28 = load i8* %weights_1_addr_29, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_28"/></StgValue>
</operation>

<operation id="932" st_id="71" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
:321  %l1_result_V_load_30 = load i32* %l1_result_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_30"/></StgValue>
</operation>

<operation id="933" st_id="71" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="9">
<![CDATA[
:327  %weights_1_load_29 = load i8* %weights_1_addr_30, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_29"/></StgValue>
</operation>

<operation id="934" st_id="71" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="9">
<![CDATA[
:332  %l1_result_V_load_31 = load i32* %l1_result_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_31"/></StgValue>
</operation>

<operation id="935" st_id="71" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="9">
<![CDATA[
:338  %weights_1_load_30 = load i8* %weights_1_addr_31, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_30"/></StgValue>
</operation>

<operation id="936" st_id="71" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="9">
<![CDATA[
:343  %l1_result_V_load_32 = load i32* %l1_result_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_32"/></StgValue>
</operation>

<operation id="937" st_id="71" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="9">
<![CDATA[
:349  %weights_1_load_31 = load i8* %weights_1_addr_32, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_31"/></StgValue>
</operation>

<operation id="938" st_id="71" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
:354  %l1_result_V_load_33 = load i32* %l1_result_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_33"/></StgValue>
</operation>

<operation id="939" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:357  %j_1_31 = or i9 %tmp_22, 32

]]></Node>
<StgValue><ssdm name="j_1_31"/></StgValue>
</operation>

<operation id="940" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="9">
<![CDATA[
:358  %tmp_11_31 = zext i9 %j_1_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="941" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359  %weights_1_addr_33 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_31

]]></Node>
<StgValue><ssdm name="weights_1_addr_33"/></StgValue>
</operation>

<operation id="942" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="9">
<![CDATA[
:360  %weights_1_load_32 = load i8* %weights_1_addr_33, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_32"/></StgValue>
</operation>

<operation id="943" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364  %l1_result_V_addr_35 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_31

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_35"/></StgValue>
</operation>

<operation id="944" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="9">
<![CDATA[
:365  %l1_result_V_load_34 = load i32* %l1_result_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_34"/></StgValue>
</operation>

<operation id="945" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:368  %j_1_32 = or i9 %tmp_22, 33

]]></Node>
<StgValue><ssdm name="j_1_32"/></StgValue>
</operation>

<operation id="946" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="9">
<![CDATA[
:369  %tmp_11_32 = zext i9 %j_1_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="947" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:370  %weights_1_addr_34 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_32

]]></Node>
<StgValue><ssdm name="weights_1_addr_34"/></StgValue>
</operation>

<operation id="948" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="9">
<![CDATA[
:371  %weights_1_load_33 = load i8* %weights_1_addr_34, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_33"/></StgValue>
</operation>

<operation id="949" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375  %l1_result_V_addr_36 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_32

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_36"/></StgValue>
</operation>

<operation id="950" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="9">
<![CDATA[
:376  %l1_result_V_load_35 = load i32* %l1_result_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_35"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="951" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_13_10 = add nsw i32 %l1_result_V_load_13, %tmp_12_10

]]></Node>
<StgValue><ssdm name="tmp_13_10"/></StgValue>
</operation>

<operation id="952" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %r_V_11 = mul i16 %lhs_V_11, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="953" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="16">
<![CDATA[
:143  %tmp_12_11 = sext i16 %r_V_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="954" st_id="72" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %tmp_13_11 = add nsw i32 %l1_result_V_load_14, %tmp_12_11

]]></Node>
<StgValue><ssdm name="tmp_13_11"/></StgValue>
</operation>

<operation id="955" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %r_V_12 = mul i16 %lhs_V_12, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="956" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="8">
<![CDATA[
:163  %lhs_V_13 = sext i8 %weights_1_load_14 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="957" st_id="72" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %r_V_13 = mul i16 %lhs_V_13, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="958" st_id="72" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="9">
<![CDATA[
:338  %weights_1_load_30 = load i8* %weights_1_addr_31, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_30"/></StgValue>
</operation>

<operation id="959" st_id="72" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="9">
<![CDATA[
:343  %l1_result_V_load_32 = load i32* %l1_result_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_32"/></StgValue>
</operation>

<operation id="960" st_id="72" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="9">
<![CDATA[
:349  %weights_1_load_31 = load i8* %weights_1_addr_32, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_31"/></StgValue>
</operation>

<operation id="961" st_id="72" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
:354  %l1_result_V_load_33 = load i32* %l1_result_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_33"/></StgValue>
</operation>

<operation id="962" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="9">
<![CDATA[
:360  %weights_1_load_32 = load i8* %weights_1_addr_33, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_32"/></StgValue>
</operation>

<operation id="963" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="9">
<![CDATA[
:365  %l1_result_V_load_34 = load i32* %l1_result_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_34"/></StgValue>
</operation>

<operation id="964" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="9">
<![CDATA[
:371  %weights_1_load_33 = load i8* %weights_1_addr_34, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_33"/></StgValue>
</operation>

<operation id="965" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="9">
<![CDATA[
:376  %l1_result_V_load_35 = load i32* %l1_result_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_35"/></StgValue>
</operation>

<operation id="966" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:379  %j_1_33 = or i9 %tmp_22, 34

]]></Node>
<StgValue><ssdm name="j_1_33"/></StgValue>
</operation>

<operation id="967" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="9">
<![CDATA[
:380  %tmp_11_33 = zext i9 %j_1_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="968" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381  %weights_1_addr_35 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_33

]]></Node>
<StgValue><ssdm name="weights_1_addr_35"/></StgValue>
</operation>

<operation id="969" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="9">
<![CDATA[
:382  %weights_1_load_34 = load i8* %weights_1_addr_35, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_34"/></StgValue>
</operation>

<operation id="970" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386  %l1_result_V_addr_37 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_33

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_37"/></StgValue>
</operation>

<operation id="971" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
:387  %l1_result_V_load_36 = load i32* %l1_result_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_36"/></StgValue>
</operation>

<operation id="972" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:390  %j_1_34 = or i9 %tmp_22, 35

]]></Node>
<StgValue><ssdm name="j_1_34"/></StgValue>
</operation>

<operation id="973" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="9">
<![CDATA[
:391  %tmp_11_34 = zext i9 %j_1_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="974" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392  %weights_1_addr_36 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_34

]]></Node>
<StgValue><ssdm name="weights_1_addr_36"/></StgValue>
</operation>

<operation id="975" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="9">
<![CDATA[
:393  %weights_1_load_35 = load i8* %weights_1_addr_36, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_35"/></StgValue>
</operation>

<operation id="976" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:397  %l1_result_V_addr_38 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_34

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_38"/></StgValue>
</operation>

<operation id="977" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
:398  %l1_result_V_load_37 = load i32* %l1_result_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_37"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="978" st_id="73" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %tmp_13_11 = add nsw i32 %l1_result_V_load_14, %tmp_12_11

]]></Node>
<StgValue><ssdm name="tmp_13_11"/></StgValue>
</operation>

<operation id="979" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %r_V_12 = mul i16 %lhs_V_12, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="980" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="16">
<![CDATA[
:154  %tmp_12_12 = sext i16 %r_V_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="981" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157  %tmp_13_12 = add nsw i32 %l1_result_V_load_15, %tmp_12_12

]]></Node>
<StgValue><ssdm name="tmp_13_12"/></StgValue>
</operation>

<operation id="982" st_id="73" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %r_V_13 = mul i16 %lhs_V_13, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="983" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="8">
<![CDATA[
:174  %lhs_V_14 = sext i8 %weights_1_load_15 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="984" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %r_V_14 = mul i16 %lhs_V_14, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="985" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="9">
<![CDATA[
:360  %weights_1_load_32 = load i8* %weights_1_addr_33, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_32"/></StgValue>
</operation>

<operation id="986" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="9">
<![CDATA[
:365  %l1_result_V_load_34 = load i32* %l1_result_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_34"/></StgValue>
</operation>

<operation id="987" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="9">
<![CDATA[
:371  %weights_1_load_33 = load i8* %weights_1_addr_34, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_33"/></StgValue>
</operation>

<operation id="988" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="9">
<![CDATA[
:376  %l1_result_V_load_35 = load i32* %l1_result_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_35"/></StgValue>
</operation>

<operation id="989" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="9">
<![CDATA[
:382  %weights_1_load_34 = load i8* %weights_1_addr_35, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_34"/></StgValue>
</operation>

<operation id="990" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
:387  %l1_result_V_load_36 = load i32* %l1_result_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_36"/></StgValue>
</operation>

<operation id="991" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="9">
<![CDATA[
:393  %weights_1_load_35 = load i8* %weights_1_addr_36, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_35"/></StgValue>
</operation>

<operation id="992" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
:398  %l1_result_V_load_37 = load i32* %l1_result_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_37"/></StgValue>
</operation>

<operation id="993" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:401  %j_1_35 = or i9 %tmp_22, 36

]]></Node>
<StgValue><ssdm name="j_1_35"/></StgValue>
</operation>

<operation id="994" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="9">
<![CDATA[
:402  %tmp_11_35 = zext i9 %j_1_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="995" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:403  %weights_1_addr_37 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_35

]]></Node>
<StgValue><ssdm name="weights_1_addr_37"/></StgValue>
</operation>

<operation id="996" st_id="73" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="9">
<![CDATA[
:404  %weights_1_load_36 = load i8* %weights_1_addr_37, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_36"/></StgValue>
</operation>

<operation id="997" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:408  %l1_result_V_addr_39 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_35

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_39"/></StgValue>
</operation>

<operation id="998" st_id="73" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
:409  %l1_result_V_load_38 = load i32* %l1_result_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_38"/></StgValue>
</operation>

<operation id="999" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:412  %j_1_36 = or i9 %tmp_22, 37

]]></Node>
<StgValue><ssdm name="j_1_36"/></StgValue>
</operation>

<operation id="1000" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="9">
<![CDATA[
:413  %tmp_11_36 = zext i9 %j_1_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1001" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:414  %weights_1_addr_38 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_36

]]></Node>
<StgValue><ssdm name="weights_1_addr_38"/></StgValue>
</operation>

<operation id="1002" st_id="73" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
:415  %weights_1_load_37 = load i8* %weights_1_addr_38, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_37"/></StgValue>
</operation>

<operation id="1003" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419  %l1_result_V_addr_40 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_36

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_40"/></StgValue>
</operation>

<operation id="1004" st_id="73" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="9">
<![CDATA[
:420  %l1_result_V_load_39 = load i32* %l1_result_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_39"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1005" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157  %tmp_13_12 = add nsw i32 %l1_result_V_load_15, %tmp_12_12

]]></Node>
<StgValue><ssdm name="tmp_13_12"/></StgValue>
</operation>

<operation id="1006" st_id="74" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %r_V_13 = mul i16 %lhs_V_13, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="1007" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="16">
<![CDATA[
:165  %tmp_12_13 = sext i16 %r_V_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1008" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %tmp_13_13 = add nsw i32 %l1_result_V_load_16, %tmp_12_13

]]></Node>
<StgValue><ssdm name="tmp_13_13"/></StgValue>
</operation>

<operation id="1009" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %r_V_14 = mul i16 %lhs_V_14, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="1010" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8">
<![CDATA[
:185  %lhs_V_15 = sext i8 %weights_1_load_16 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="1011" st_id="74" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %r_V_15 = mul i16 %lhs_V_15, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="1012" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="9">
<![CDATA[
:382  %weights_1_load_34 = load i8* %weights_1_addr_35, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_34"/></StgValue>
</operation>

<operation id="1013" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
:387  %l1_result_V_load_36 = load i32* %l1_result_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_36"/></StgValue>
</operation>

<operation id="1014" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="9">
<![CDATA[
:393  %weights_1_load_35 = load i8* %weights_1_addr_36, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_35"/></StgValue>
</operation>

<operation id="1015" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
:398  %l1_result_V_load_37 = load i32* %l1_result_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_37"/></StgValue>
</operation>

<operation id="1016" st_id="74" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="9">
<![CDATA[
:404  %weights_1_load_36 = load i8* %weights_1_addr_37, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_36"/></StgValue>
</operation>

<operation id="1017" st_id="74" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
:409  %l1_result_V_load_38 = load i32* %l1_result_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_38"/></StgValue>
</operation>

<operation id="1018" st_id="74" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
:415  %weights_1_load_37 = load i8* %weights_1_addr_38, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_37"/></StgValue>
</operation>

<operation id="1019" st_id="74" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="9">
<![CDATA[
:420  %l1_result_V_load_39 = load i32* %l1_result_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_39"/></StgValue>
</operation>

<operation id="1020" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:423  %j_1_37 = or i9 %tmp_22, 38

]]></Node>
<StgValue><ssdm name="j_1_37"/></StgValue>
</operation>

<operation id="1021" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="9">
<![CDATA[
:424  %tmp_11_37 = zext i9 %j_1_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1022" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:425  %weights_1_addr_39 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_37

]]></Node>
<StgValue><ssdm name="weights_1_addr_39"/></StgValue>
</operation>

<operation id="1023" st_id="74" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="9">
<![CDATA[
:426  %weights_1_load_38 = load i8* %weights_1_addr_39, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_38"/></StgValue>
</operation>

<operation id="1024" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:430  %l1_result_V_addr_41 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_37

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_41"/></StgValue>
</operation>

<operation id="1025" st_id="74" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="9">
<![CDATA[
:431  %l1_result_V_load_40 = load i32* %l1_result_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_40"/></StgValue>
</operation>

<operation id="1026" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:434  %j_1_38 = or i9 %tmp_22, 39

]]></Node>
<StgValue><ssdm name="j_1_38"/></StgValue>
</operation>

<operation id="1027" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="9">
<![CDATA[
:435  %tmp_11_38 = zext i9 %j_1_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1028" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:436  %weights_1_addr_40 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_38

]]></Node>
<StgValue><ssdm name="weights_1_addr_40"/></StgValue>
</operation>

<operation id="1029" st_id="74" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
:437  %weights_1_load_39 = load i8* %weights_1_addr_40, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_39"/></StgValue>
</operation>

<operation id="1030" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:441  %l1_result_V_addr_42 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_38

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_42"/></StgValue>
</operation>

<operation id="1031" st_id="74" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="9">
<![CDATA[
:442  %l1_result_V_load_41 = load i32* %l1_result_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_41"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1032" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %tmp_13_13 = add nsw i32 %l1_result_V_load_16, %tmp_12_13

]]></Node>
<StgValue><ssdm name="tmp_13_13"/></StgValue>
</operation>

<operation id="1033" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %r_V_14 = mul i16 %lhs_V_14, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="1034" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="16">
<![CDATA[
:176  %tmp_12_14 = sext i16 %r_V_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="1035" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:179  %tmp_13_14 = add nsw i32 %l1_result_V_load_17, %tmp_12_14

]]></Node>
<StgValue><ssdm name="tmp_13_14"/></StgValue>
</operation>

<operation id="1036" st_id="75" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %r_V_15 = mul i16 %lhs_V_15, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="1037" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="8">
<![CDATA[
:196  %lhs_V_16 = sext i8 %weights_1_load_17 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="1038" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197  %r_V_16 = mul i16 %lhs_V_16, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="1039" st_id="75" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="9">
<![CDATA[
:404  %weights_1_load_36 = load i8* %weights_1_addr_37, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_36"/></StgValue>
</operation>

<operation id="1040" st_id="75" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
:409  %l1_result_V_load_38 = load i32* %l1_result_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_38"/></StgValue>
</operation>

<operation id="1041" st_id="75" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
:415  %weights_1_load_37 = load i8* %weights_1_addr_38, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_37"/></StgValue>
</operation>

<operation id="1042" st_id="75" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="9">
<![CDATA[
:420  %l1_result_V_load_39 = load i32* %l1_result_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_39"/></StgValue>
</operation>

<operation id="1043" st_id="75" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="9">
<![CDATA[
:426  %weights_1_load_38 = load i8* %weights_1_addr_39, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_38"/></StgValue>
</operation>

<operation id="1044" st_id="75" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="9">
<![CDATA[
:431  %l1_result_V_load_40 = load i32* %l1_result_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_40"/></StgValue>
</operation>

<operation id="1045" st_id="75" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
:437  %weights_1_load_39 = load i8* %weights_1_addr_40, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_39"/></StgValue>
</operation>

<operation id="1046" st_id="75" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="9">
<![CDATA[
:442  %l1_result_V_load_41 = load i32* %l1_result_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_41"/></StgValue>
</operation>

<operation id="1047" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:445  %j_1_39 = or i9 %tmp_22, 40

]]></Node>
<StgValue><ssdm name="j_1_39"/></StgValue>
</operation>

<operation id="1048" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="9">
<![CDATA[
:446  %tmp_11_39 = zext i9 %j_1_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1049" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:447  %weights_1_addr_41 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_39

]]></Node>
<StgValue><ssdm name="weights_1_addr_41"/></StgValue>
</operation>

<operation id="1050" st_id="75" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="9">
<![CDATA[
:448  %weights_1_load_40 = load i8* %weights_1_addr_41, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_40"/></StgValue>
</operation>

<operation id="1051" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:452  %l1_result_V_addr_43 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_39

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_43"/></StgValue>
</operation>

<operation id="1052" st_id="75" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="9">
<![CDATA[
:453  %l1_result_V_load_42 = load i32* %l1_result_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_42"/></StgValue>
</operation>

<operation id="1053" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:456  %j_1_40 = or i9 %tmp_22, 41

]]></Node>
<StgValue><ssdm name="j_1_40"/></StgValue>
</operation>

<operation id="1054" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="9">
<![CDATA[
:457  %tmp_11_40 = zext i9 %j_1_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="1055" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:458  %weights_1_addr_42 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_40

]]></Node>
<StgValue><ssdm name="weights_1_addr_42"/></StgValue>
</operation>

<operation id="1056" st_id="75" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="9">
<![CDATA[
:459  %weights_1_load_41 = load i8* %weights_1_addr_42, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_41"/></StgValue>
</operation>

<operation id="1057" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:463  %l1_result_V_addr_44 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_40

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_44"/></StgValue>
</operation>

<operation id="1058" st_id="75" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="9">
<![CDATA[
:464  %l1_result_V_load_43 = load i32* %l1_result_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_43"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1059" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:179  %tmp_13_14 = add nsw i32 %l1_result_V_load_17, %tmp_12_14

]]></Node>
<StgValue><ssdm name="tmp_13_14"/></StgValue>
</operation>

<operation id="1060" st_id="76" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %r_V_15 = mul i16 %lhs_V_15, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="1061" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="16">
<![CDATA[
:187  %tmp_12_15 = sext i16 %r_V_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1062" st_id="76" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_13_15 = add nsw i32 %l1_result_V_load_18, %tmp_12_15

]]></Node>
<StgValue><ssdm name="tmp_13_15"/></StgValue>
</operation>

<operation id="1063" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197  %r_V_16 = mul i16 %lhs_V_16, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="1064" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="8">
<![CDATA[
:207  %lhs_V_17 = sext i8 %weights_1_load_18 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="1065" st_id="76" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %r_V_17 = mul i16 %lhs_V_17, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="1066" st_id="76" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="9">
<![CDATA[
:426  %weights_1_load_38 = load i8* %weights_1_addr_39, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_38"/></StgValue>
</operation>

<operation id="1067" st_id="76" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="9">
<![CDATA[
:431  %l1_result_V_load_40 = load i32* %l1_result_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_40"/></StgValue>
</operation>

<operation id="1068" st_id="76" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
:437  %weights_1_load_39 = load i8* %weights_1_addr_40, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_39"/></StgValue>
</operation>

<operation id="1069" st_id="76" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="9">
<![CDATA[
:442  %l1_result_V_load_41 = load i32* %l1_result_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_41"/></StgValue>
</operation>

<operation id="1070" st_id="76" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="9">
<![CDATA[
:448  %weights_1_load_40 = load i8* %weights_1_addr_41, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_40"/></StgValue>
</operation>

<operation id="1071" st_id="76" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="9">
<![CDATA[
:453  %l1_result_V_load_42 = load i32* %l1_result_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_42"/></StgValue>
</operation>

<operation id="1072" st_id="76" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="9">
<![CDATA[
:459  %weights_1_load_41 = load i8* %weights_1_addr_42, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_41"/></StgValue>
</operation>

<operation id="1073" st_id="76" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="9">
<![CDATA[
:464  %l1_result_V_load_43 = load i32* %l1_result_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_43"/></StgValue>
</operation>

<operation id="1074" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:467  %j_1_41 = or i9 %tmp_22, 42

]]></Node>
<StgValue><ssdm name="j_1_41"/></StgValue>
</operation>

<operation id="1075" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="9">
<![CDATA[
:468  %tmp_11_41 = zext i9 %j_1_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="1076" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:469  %weights_1_addr_43 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_41

]]></Node>
<StgValue><ssdm name="weights_1_addr_43"/></StgValue>
</operation>

<operation id="1077" st_id="76" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="9">
<![CDATA[
:470  %weights_1_load_42 = load i8* %weights_1_addr_43, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_42"/></StgValue>
</operation>

<operation id="1078" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:474  %l1_result_V_addr_45 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_41

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_45"/></StgValue>
</operation>

<operation id="1079" st_id="76" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="9">
<![CDATA[
:475  %l1_result_V_load_44 = load i32* %l1_result_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_44"/></StgValue>
</operation>

<operation id="1080" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:478  %j_1_42 = or i9 %tmp_22, 43

]]></Node>
<StgValue><ssdm name="j_1_42"/></StgValue>
</operation>

<operation id="1081" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="9">
<![CDATA[
:479  %tmp_11_42 = zext i9 %j_1_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="1082" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:480  %weights_1_addr_44 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_42

]]></Node>
<StgValue><ssdm name="weights_1_addr_44"/></StgValue>
</operation>

<operation id="1083" st_id="76" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="9">
<![CDATA[
:481  %weights_1_load_43 = load i8* %weights_1_addr_44, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_43"/></StgValue>
</operation>

<operation id="1084" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:485  %l1_result_V_addr_46 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_42

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_46"/></StgValue>
</operation>

<operation id="1085" st_id="76" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="9">
<![CDATA[
:486  %l1_result_V_load_45 = load i32* %l1_result_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_45"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1086" st_id="77" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_13_15 = add nsw i32 %l1_result_V_load_18, %tmp_12_15

]]></Node>
<StgValue><ssdm name="tmp_13_15"/></StgValue>
</operation>

<operation id="1087" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197  %r_V_16 = mul i16 %lhs_V_16, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="1088" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
:198  %tmp_12_16 = sext i16 %r_V_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1089" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_13_16 = add nsw i32 %l1_result_V_load_19, %tmp_12_16

]]></Node>
<StgValue><ssdm name="tmp_13_16"/></StgValue>
</operation>

<operation id="1090" st_id="77" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %r_V_17 = mul i16 %lhs_V_17, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="1091" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="8">
<![CDATA[
:218  %lhs_V_18 = sext i8 %weights_1_load_19 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="1092" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:219  %r_V_18 = mul i16 %lhs_V_18, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="1093" st_id="77" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="9">
<![CDATA[
:448  %weights_1_load_40 = load i8* %weights_1_addr_41, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_40"/></StgValue>
</operation>

<operation id="1094" st_id="77" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="9">
<![CDATA[
:453  %l1_result_V_load_42 = load i32* %l1_result_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_42"/></StgValue>
</operation>

<operation id="1095" st_id="77" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="9">
<![CDATA[
:459  %weights_1_load_41 = load i8* %weights_1_addr_42, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_41"/></StgValue>
</operation>

<operation id="1096" st_id="77" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="9">
<![CDATA[
:464  %l1_result_V_load_43 = load i32* %l1_result_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_43"/></StgValue>
</operation>

<operation id="1097" st_id="77" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="9">
<![CDATA[
:470  %weights_1_load_42 = load i8* %weights_1_addr_43, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_42"/></StgValue>
</operation>

<operation id="1098" st_id="77" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="9">
<![CDATA[
:475  %l1_result_V_load_44 = load i32* %l1_result_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_44"/></StgValue>
</operation>

<operation id="1099" st_id="77" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="9">
<![CDATA[
:481  %weights_1_load_43 = load i8* %weights_1_addr_44, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_43"/></StgValue>
</operation>

<operation id="1100" st_id="77" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="9">
<![CDATA[
:486  %l1_result_V_load_45 = load i32* %l1_result_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_45"/></StgValue>
</operation>

<operation id="1101" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:489  %j_1_43 = or i9 %tmp_22, 44

]]></Node>
<StgValue><ssdm name="j_1_43"/></StgValue>
</operation>

<operation id="1102" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="9">
<![CDATA[
:490  %tmp_11_43 = zext i9 %j_1_43 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="1103" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:491  %weights_1_addr_45 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_43

]]></Node>
<StgValue><ssdm name="weights_1_addr_45"/></StgValue>
</operation>

<operation id="1104" st_id="77" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="9">
<![CDATA[
:492  %weights_1_load_44 = load i8* %weights_1_addr_45, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_44"/></StgValue>
</operation>

<operation id="1105" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:496  %l1_result_V_addr_47 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_43

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_47"/></StgValue>
</operation>

<operation id="1106" st_id="77" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="9">
<![CDATA[
:497  %l1_result_V_load_46 = load i32* %l1_result_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_46"/></StgValue>
</operation>

<operation id="1107" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:500  %j_1_44 = or i9 %tmp_22, 45

]]></Node>
<StgValue><ssdm name="j_1_44"/></StgValue>
</operation>

<operation id="1108" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="9">
<![CDATA[
:501  %tmp_11_44 = zext i9 %j_1_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="1109" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:502  %weights_1_addr_46 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_44

]]></Node>
<StgValue><ssdm name="weights_1_addr_46"/></StgValue>
</operation>

<operation id="1110" st_id="77" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="9">
<![CDATA[
:503  %weights_1_load_45 = load i8* %weights_1_addr_46, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_45"/></StgValue>
</operation>

<operation id="1111" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:507  %l1_result_V_addr_48 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_44

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_48"/></StgValue>
</operation>

<operation id="1112" st_id="77" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="9">
<![CDATA[
:508  %l1_result_V_load_47 = load i32* %l1_result_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_47"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1113" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_13_16 = add nsw i32 %l1_result_V_load_19, %tmp_12_16

]]></Node>
<StgValue><ssdm name="tmp_13_16"/></StgValue>
</operation>

<operation id="1114" st_id="78" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %r_V_17 = mul i16 %lhs_V_17, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="1115" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="16">
<![CDATA[
:209  %tmp_12_17 = sext i16 %r_V_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1116" st_id="78" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_13_17 = add nsw i32 %l1_result_V_load_20, %tmp_12_17

]]></Node>
<StgValue><ssdm name="tmp_13_17"/></StgValue>
</operation>

<operation id="1117" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:219  %r_V_18 = mul i16 %lhs_V_18, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="1118" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="8">
<![CDATA[
:229  %lhs_V_19 = sext i8 %weights_1_load_20 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_19"/></StgValue>
</operation>

<operation id="1119" st_id="78" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %r_V_19 = mul i16 %lhs_V_19, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="1120" st_id="78" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="9">
<![CDATA[
:470  %weights_1_load_42 = load i8* %weights_1_addr_43, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_42"/></StgValue>
</operation>

<operation id="1121" st_id="78" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="9">
<![CDATA[
:475  %l1_result_V_load_44 = load i32* %l1_result_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_44"/></StgValue>
</operation>

<operation id="1122" st_id="78" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="9">
<![CDATA[
:481  %weights_1_load_43 = load i8* %weights_1_addr_44, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_43"/></StgValue>
</operation>

<operation id="1123" st_id="78" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="9">
<![CDATA[
:486  %l1_result_V_load_45 = load i32* %l1_result_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_45"/></StgValue>
</operation>

<operation id="1124" st_id="78" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="9">
<![CDATA[
:492  %weights_1_load_44 = load i8* %weights_1_addr_45, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_44"/></StgValue>
</operation>

<operation id="1125" st_id="78" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="9">
<![CDATA[
:497  %l1_result_V_load_46 = load i32* %l1_result_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_46"/></StgValue>
</operation>

<operation id="1126" st_id="78" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="9">
<![CDATA[
:503  %weights_1_load_45 = load i8* %weights_1_addr_46, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_45"/></StgValue>
</operation>

<operation id="1127" st_id="78" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="9">
<![CDATA[
:508  %l1_result_V_load_47 = load i32* %l1_result_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_47"/></StgValue>
</operation>

<operation id="1128" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:511  %j_1_45 = or i9 %tmp_22, 46

]]></Node>
<StgValue><ssdm name="j_1_45"/></StgValue>
</operation>

<operation id="1129" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="9">
<![CDATA[
:512  %tmp_11_45 = zext i9 %j_1_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="1130" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:513  %weights_1_addr_47 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_45

]]></Node>
<StgValue><ssdm name="weights_1_addr_47"/></StgValue>
</operation>

<operation id="1131" st_id="78" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="9">
<![CDATA[
:514  %weights_1_load_46 = load i8* %weights_1_addr_47, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_46"/></StgValue>
</operation>

<operation id="1132" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:518  %l1_result_V_addr_49 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_45

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_49"/></StgValue>
</operation>

<operation id="1133" st_id="78" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="9">
<![CDATA[
:519  %l1_result_V_load_48 = load i32* %l1_result_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_48"/></StgValue>
</operation>

<operation id="1134" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:522  %j_1_46 = or i9 %tmp_22, 47

]]></Node>
<StgValue><ssdm name="j_1_46"/></StgValue>
</operation>

<operation id="1135" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="9">
<![CDATA[
:523  %tmp_11_46 = zext i9 %j_1_46 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="1136" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:524  %weights_1_addr_48 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_46

]]></Node>
<StgValue><ssdm name="weights_1_addr_48"/></StgValue>
</operation>

<operation id="1137" st_id="78" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="9">
<![CDATA[
:525  %weights_1_load_47 = load i8* %weights_1_addr_48, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_47"/></StgValue>
</operation>

<operation id="1138" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:529  %l1_result_V_addr_50 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_46

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_50"/></StgValue>
</operation>

<operation id="1139" st_id="78" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="9">
<![CDATA[
:530  %l1_result_V_load_49 = load i32* %l1_result_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_49"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1140" st_id="79" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_13_17 = add nsw i32 %l1_result_V_load_20, %tmp_12_17

]]></Node>
<StgValue><ssdm name="tmp_13_17"/></StgValue>
</operation>

<operation id="1141" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:219  %r_V_18 = mul i16 %lhs_V_18, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="1142" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16">
<![CDATA[
:220  %tmp_12_18 = sext i16 %r_V_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1143" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_13_18 = add nsw i32 %l1_result_V_load_21, %tmp_12_18

]]></Node>
<StgValue><ssdm name="tmp_13_18"/></StgValue>
</operation>

<operation id="1144" st_id="79" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %r_V_19 = mul i16 %lhs_V_19, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="1145" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="8">
<![CDATA[
:240  %lhs_V_20 = sext i8 %weights_1_load_21 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="1146" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:241  %r_V_20 = mul i16 %lhs_V_20, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="1147" st_id="79" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="9">
<![CDATA[
:492  %weights_1_load_44 = load i8* %weights_1_addr_45, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_44"/></StgValue>
</operation>

<operation id="1148" st_id="79" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="9">
<![CDATA[
:497  %l1_result_V_load_46 = load i32* %l1_result_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_46"/></StgValue>
</operation>

<operation id="1149" st_id="79" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="9">
<![CDATA[
:503  %weights_1_load_45 = load i8* %weights_1_addr_46, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_45"/></StgValue>
</operation>

<operation id="1150" st_id="79" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="9">
<![CDATA[
:508  %l1_result_V_load_47 = load i32* %l1_result_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_47"/></StgValue>
</operation>

<operation id="1151" st_id="79" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="9">
<![CDATA[
:514  %weights_1_load_46 = load i8* %weights_1_addr_47, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_46"/></StgValue>
</operation>

<operation id="1152" st_id="79" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="9">
<![CDATA[
:519  %l1_result_V_load_48 = load i32* %l1_result_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_48"/></StgValue>
</operation>

<operation id="1153" st_id="79" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="9">
<![CDATA[
:525  %weights_1_load_47 = load i8* %weights_1_addr_48, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_47"/></StgValue>
</operation>

<operation id="1154" st_id="79" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="9">
<![CDATA[
:530  %l1_result_V_load_49 = load i32* %l1_result_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_49"/></StgValue>
</operation>

<operation id="1155" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:533  %j_1_47 = or i9 %tmp_22, 48

]]></Node>
<StgValue><ssdm name="j_1_47"/></StgValue>
</operation>

<operation id="1156" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="9">
<![CDATA[
:534  %tmp_11_47 = zext i9 %j_1_47 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="1157" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:535  %weights_1_addr_49 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_47

]]></Node>
<StgValue><ssdm name="weights_1_addr_49"/></StgValue>
</operation>

<operation id="1158" st_id="79" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="9">
<![CDATA[
:536  %weights_1_load_48 = load i8* %weights_1_addr_49, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_48"/></StgValue>
</operation>

<operation id="1159" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:540  %l1_result_V_addr_51 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_47

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_51"/></StgValue>
</operation>

<operation id="1160" st_id="79" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="9">
<![CDATA[
:541  %l1_result_V_load_50 = load i32* %l1_result_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_50"/></StgValue>
</operation>

<operation id="1161" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:544  %j_1_48 = or i9 %tmp_22, 49

]]></Node>
<StgValue><ssdm name="j_1_48"/></StgValue>
</operation>

<operation id="1162" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="9">
<![CDATA[
:545  %tmp_11_48 = zext i9 %j_1_48 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>

<operation id="1163" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:546  %weights_1_addr_50 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_48

]]></Node>
<StgValue><ssdm name="weights_1_addr_50"/></StgValue>
</operation>

<operation id="1164" st_id="79" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="9">
<![CDATA[
:547  %weights_1_load_49 = load i8* %weights_1_addr_50, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_49"/></StgValue>
</operation>

<operation id="1165" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:551  %l1_result_V_addr_52 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_48

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_52"/></StgValue>
</operation>

<operation id="1166" st_id="79" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="9">
<![CDATA[
:552  %l1_result_V_load_51 = load i32* %l1_result_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_51"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1167" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_13_18 = add nsw i32 %l1_result_V_load_21, %tmp_12_18

]]></Node>
<StgValue><ssdm name="tmp_13_18"/></StgValue>
</operation>

<operation id="1168" st_id="80" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %r_V_19 = mul i16 %lhs_V_19, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="1169" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
:231  %tmp_12_19 = sext i16 %r_V_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1170" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_13_19 = add nsw i32 %l1_result_V_load_22, %tmp_12_19

]]></Node>
<StgValue><ssdm name="tmp_13_19"/></StgValue>
</operation>

<operation id="1171" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:241  %r_V_20 = mul i16 %lhs_V_20, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="1172" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="8">
<![CDATA[
:251  %lhs_V_21 = sext i8 %weights_1_load_22 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_21"/></StgValue>
</operation>

<operation id="1173" st_id="80" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %r_V_21 = mul i16 %lhs_V_21, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="1174" st_id="80" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="9">
<![CDATA[
:514  %weights_1_load_46 = load i8* %weights_1_addr_47, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_46"/></StgValue>
</operation>

<operation id="1175" st_id="80" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="9">
<![CDATA[
:519  %l1_result_V_load_48 = load i32* %l1_result_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_48"/></StgValue>
</operation>

<operation id="1176" st_id="80" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="9">
<![CDATA[
:525  %weights_1_load_47 = load i8* %weights_1_addr_48, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_47"/></StgValue>
</operation>

<operation id="1177" st_id="80" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="9">
<![CDATA[
:530  %l1_result_V_load_49 = load i32* %l1_result_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_49"/></StgValue>
</operation>

<operation id="1178" st_id="80" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="9">
<![CDATA[
:536  %weights_1_load_48 = load i8* %weights_1_addr_49, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_48"/></StgValue>
</operation>

<operation id="1179" st_id="80" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="9">
<![CDATA[
:541  %l1_result_V_load_50 = load i32* %l1_result_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_50"/></StgValue>
</operation>

<operation id="1180" st_id="80" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="9">
<![CDATA[
:547  %weights_1_load_49 = load i8* %weights_1_addr_50, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_49"/></StgValue>
</operation>

<operation id="1181" st_id="80" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="9">
<![CDATA[
:552  %l1_result_V_load_51 = load i32* %l1_result_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_51"/></StgValue>
</operation>

<operation id="1182" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:555  %j_1_49 = or i9 %tmp_22, 50

]]></Node>
<StgValue><ssdm name="j_1_49"/></StgValue>
</operation>

<operation id="1183" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="9">
<![CDATA[
:556  %tmp_11_49 = zext i9 %j_1_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>

<operation id="1184" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:557  %weights_1_addr_51 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_49

]]></Node>
<StgValue><ssdm name="weights_1_addr_51"/></StgValue>
</operation>

<operation id="1185" st_id="80" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="9">
<![CDATA[
:558  %weights_1_load_50 = load i8* %weights_1_addr_51, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_50"/></StgValue>
</operation>

<operation id="1186" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:562  %l1_result_V_addr_53 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_49

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_53"/></StgValue>
</operation>

<operation id="1187" st_id="80" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="9">
<![CDATA[
:563  %l1_result_V_load_52 = load i32* %l1_result_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_52"/></StgValue>
</operation>

<operation id="1188" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:566  %j_1_50 = or i9 %tmp_22, 51

]]></Node>
<StgValue><ssdm name="j_1_50"/></StgValue>
</operation>

<operation id="1189" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="9">
<![CDATA[
:567  %tmp_11_50 = zext i9 %j_1_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>

<operation id="1190" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:568  %weights_1_addr_52 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_50

]]></Node>
<StgValue><ssdm name="weights_1_addr_52"/></StgValue>
</operation>

<operation id="1191" st_id="80" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="9">
<![CDATA[
:569  %weights_1_load_51 = load i8* %weights_1_addr_52, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_51"/></StgValue>
</operation>

<operation id="1192" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:573  %l1_result_V_addr_54 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_50

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_54"/></StgValue>
</operation>

<operation id="1193" st_id="80" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="9">
<![CDATA[
:574  %l1_result_V_load_53 = load i32* %l1_result_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_53"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1194" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_13_19 = add nsw i32 %l1_result_V_load_22, %tmp_12_19

]]></Node>
<StgValue><ssdm name="tmp_13_19"/></StgValue>
</operation>

<operation id="1195" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:241  %r_V_20 = mul i16 %lhs_V_20, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="1196" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
:242  %tmp_12_20 = sext i16 %r_V_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1197" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_13_20 = add nsw i32 %l1_result_V_load_23, %tmp_12_20

]]></Node>
<StgValue><ssdm name="tmp_13_20"/></StgValue>
</operation>

<operation id="1198" st_id="81" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %r_V_21 = mul i16 %lhs_V_21, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="1199" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="8">
<![CDATA[
:262  %lhs_V_22 = sext i8 %weights_1_load_23 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_22"/></StgValue>
</operation>

<operation id="1200" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:263  %r_V_22 = mul i16 %lhs_V_22, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="1201" st_id="81" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="9">
<![CDATA[
:536  %weights_1_load_48 = load i8* %weights_1_addr_49, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_48"/></StgValue>
</operation>

<operation id="1202" st_id="81" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="9">
<![CDATA[
:541  %l1_result_V_load_50 = load i32* %l1_result_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_50"/></StgValue>
</operation>

<operation id="1203" st_id="81" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="9">
<![CDATA[
:547  %weights_1_load_49 = load i8* %weights_1_addr_50, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_49"/></StgValue>
</operation>

<operation id="1204" st_id="81" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="9">
<![CDATA[
:552  %l1_result_V_load_51 = load i32* %l1_result_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_51"/></StgValue>
</operation>

<operation id="1205" st_id="81" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="9">
<![CDATA[
:558  %weights_1_load_50 = load i8* %weights_1_addr_51, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_50"/></StgValue>
</operation>

<operation id="1206" st_id="81" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="9">
<![CDATA[
:563  %l1_result_V_load_52 = load i32* %l1_result_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_52"/></StgValue>
</operation>

<operation id="1207" st_id="81" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="9">
<![CDATA[
:569  %weights_1_load_51 = load i8* %weights_1_addr_52, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_51"/></StgValue>
</operation>

<operation id="1208" st_id="81" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="9">
<![CDATA[
:574  %l1_result_V_load_53 = load i32* %l1_result_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_53"/></StgValue>
</operation>

<operation id="1209" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:577  %j_1_51 = or i9 %tmp_22, 52

]]></Node>
<StgValue><ssdm name="j_1_51"/></StgValue>
</operation>

<operation id="1210" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="9">
<![CDATA[
:578  %tmp_11_51 = zext i9 %j_1_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>

<operation id="1211" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:579  %weights_1_addr_53 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_51

]]></Node>
<StgValue><ssdm name="weights_1_addr_53"/></StgValue>
</operation>

<operation id="1212" st_id="81" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="9">
<![CDATA[
:580  %weights_1_load_52 = load i8* %weights_1_addr_53, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_52"/></StgValue>
</operation>

<operation id="1213" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:584  %l1_result_V_addr_55 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_51

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_55"/></StgValue>
</operation>

<operation id="1214" st_id="81" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="9">
<![CDATA[
:585  %l1_result_V_load_54 = load i32* %l1_result_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_54"/></StgValue>
</operation>

<operation id="1215" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:588  %j_1_52 = or i9 %tmp_22, 53

]]></Node>
<StgValue><ssdm name="j_1_52"/></StgValue>
</operation>

<operation id="1216" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="9">
<![CDATA[
:589  %tmp_11_52 = zext i9 %j_1_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>

<operation id="1217" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:590  %weights_1_addr_54 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_52

]]></Node>
<StgValue><ssdm name="weights_1_addr_54"/></StgValue>
</operation>

<operation id="1218" st_id="81" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="9">
<![CDATA[
:591  %weights_1_load_53 = load i8* %weights_1_addr_54, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_53"/></StgValue>
</operation>

<operation id="1219" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:595  %l1_result_V_addr_56 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_52

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_56"/></StgValue>
</operation>

<operation id="1220" st_id="81" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="9">
<![CDATA[
:596  %l1_result_V_load_55 = load i32* %l1_result_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_55"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1221" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_13_20 = add nsw i32 %l1_result_V_load_23, %tmp_12_20

]]></Node>
<StgValue><ssdm name="tmp_13_20"/></StgValue>
</operation>

<operation id="1222" st_id="82" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %r_V_21 = mul i16 %lhs_V_21, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="1223" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="16">
<![CDATA[
:253  %tmp_12_21 = sext i16 %r_V_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>

<operation id="1224" st_id="82" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_13_21 = add nsw i32 %l1_result_V_load_24, %tmp_12_21

]]></Node>
<StgValue><ssdm name="tmp_13_21"/></StgValue>
</operation>

<operation id="1225" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:263  %r_V_22 = mul i16 %lhs_V_22, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="1226" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="8">
<![CDATA[
:273  %lhs_V_23 = sext i8 %weights_1_load_24 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_23"/></StgValue>
</operation>

<operation id="1227" st_id="82" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:274  %r_V_23 = mul i16 %lhs_V_23, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="1228" st_id="82" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="9">
<![CDATA[
:558  %weights_1_load_50 = load i8* %weights_1_addr_51, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_50"/></StgValue>
</operation>

<operation id="1229" st_id="82" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="9">
<![CDATA[
:563  %l1_result_V_load_52 = load i32* %l1_result_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_52"/></StgValue>
</operation>

<operation id="1230" st_id="82" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="9">
<![CDATA[
:569  %weights_1_load_51 = load i8* %weights_1_addr_52, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_51"/></StgValue>
</operation>

<operation id="1231" st_id="82" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="9">
<![CDATA[
:574  %l1_result_V_load_53 = load i32* %l1_result_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_53"/></StgValue>
</operation>

<operation id="1232" st_id="82" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="9">
<![CDATA[
:580  %weights_1_load_52 = load i8* %weights_1_addr_53, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_52"/></StgValue>
</operation>

<operation id="1233" st_id="82" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="9">
<![CDATA[
:585  %l1_result_V_load_54 = load i32* %l1_result_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_54"/></StgValue>
</operation>

<operation id="1234" st_id="82" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="9">
<![CDATA[
:591  %weights_1_load_53 = load i8* %weights_1_addr_54, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_53"/></StgValue>
</operation>

<operation id="1235" st_id="82" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="9">
<![CDATA[
:596  %l1_result_V_load_55 = load i32* %l1_result_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_55"/></StgValue>
</operation>

<operation id="1236" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:599  %j_1_53 = or i9 %tmp_22, 54

]]></Node>
<StgValue><ssdm name="j_1_53"/></StgValue>
</operation>

<operation id="1237" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="9">
<![CDATA[
:600  %tmp_11_53 = zext i9 %j_1_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>

<operation id="1238" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:601  %weights_1_addr_55 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_53

]]></Node>
<StgValue><ssdm name="weights_1_addr_55"/></StgValue>
</operation>

<operation id="1239" st_id="82" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="9">
<![CDATA[
:602  %weights_1_load_54 = load i8* %weights_1_addr_55, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_54"/></StgValue>
</operation>

<operation id="1240" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:606  %l1_result_V_addr_57 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_53

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_57"/></StgValue>
</operation>

<operation id="1241" st_id="82" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="9">
<![CDATA[
:607  %l1_result_V_load_56 = load i32* %l1_result_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_56"/></StgValue>
</operation>

<operation id="1242" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:610  %j_1_54 = or i9 %tmp_22, 55

]]></Node>
<StgValue><ssdm name="j_1_54"/></StgValue>
</operation>

<operation id="1243" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="9">
<![CDATA[
:611  %tmp_11_54 = zext i9 %j_1_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>

<operation id="1244" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:612  %weights_1_addr_56 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_54

]]></Node>
<StgValue><ssdm name="weights_1_addr_56"/></StgValue>
</operation>

<operation id="1245" st_id="82" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="9">
<![CDATA[
:613  %weights_1_load_55 = load i8* %weights_1_addr_56, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_55"/></StgValue>
</operation>

<operation id="1246" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:617  %l1_result_V_addr_58 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_54

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_58"/></StgValue>
</operation>

<operation id="1247" st_id="82" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="9">
<![CDATA[
:618  %l1_result_V_load_57 = load i32* %l1_result_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_57"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1248" st_id="83" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_13_21 = add nsw i32 %l1_result_V_load_24, %tmp_12_21

]]></Node>
<StgValue><ssdm name="tmp_13_21"/></StgValue>
</operation>

<operation id="1249" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:263  %r_V_22 = mul i16 %lhs_V_22, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="1250" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="16">
<![CDATA[
:264  %tmp_12_22 = sext i16 %r_V_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1251" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_13_22 = add nsw i32 %l1_result_V_load_25, %tmp_12_22

]]></Node>
<StgValue><ssdm name="tmp_13_22"/></StgValue>
</operation>

<operation id="1252" st_id="83" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:274  %r_V_23 = mul i16 %lhs_V_23, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="1253" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8">
<![CDATA[
:284  %lhs_V_24 = sext i8 %weights_1_load_25 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_24"/></StgValue>
</operation>

<operation id="1254" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:285  %r_V_24 = mul i16 %lhs_V_24, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="1255" st_id="83" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="9">
<![CDATA[
:580  %weights_1_load_52 = load i8* %weights_1_addr_53, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_52"/></StgValue>
</operation>

<operation id="1256" st_id="83" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="9">
<![CDATA[
:585  %l1_result_V_load_54 = load i32* %l1_result_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_54"/></StgValue>
</operation>

<operation id="1257" st_id="83" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="9">
<![CDATA[
:591  %weights_1_load_53 = load i8* %weights_1_addr_54, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_53"/></StgValue>
</operation>

<operation id="1258" st_id="83" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="9">
<![CDATA[
:596  %l1_result_V_load_55 = load i32* %l1_result_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_55"/></StgValue>
</operation>

<operation id="1259" st_id="83" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="9">
<![CDATA[
:602  %weights_1_load_54 = load i8* %weights_1_addr_55, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_54"/></StgValue>
</operation>

<operation id="1260" st_id="83" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="9">
<![CDATA[
:607  %l1_result_V_load_56 = load i32* %l1_result_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_56"/></StgValue>
</operation>

<operation id="1261" st_id="83" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="9">
<![CDATA[
:613  %weights_1_load_55 = load i8* %weights_1_addr_56, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_55"/></StgValue>
</operation>

<operation id="1262" st_id="83" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="9">
<![CDATA[
:618  %l1_result_V_load_57 = load i32* %l1_result_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_57"/></StgValue>
</operation>

<operation id="1263" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:621  %j_1_55 = or i9 %tmp_22, 56

]]></Node>
<StgValue><ssdm name="j_1_55"/></StgValue>
</operation>

<operation id="1264" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="9">
<![CDATA[
:622  %tmp_11_55 = zext i9 %j_1_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>

<operation id="1265" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:623  %weights_1_addr_57 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_55

]]></Node>
<StgValue><ssdm name="weights_1_addr_57"/></StgValue>
</operation>

<operation id="1266" st_id="83" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="9">
<![CDATA[
:624  %weights_1_load_56 = load i8* %weights_1_addr_57, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_56"/></StgValue>
</operation>

<operation id="1267" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:628  %l1_result_V_addr_59 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_55

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_59"/></StgValue>
</operation>

<operation id="1268" st_id="83" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="9">
<![CDATA[
:629  %l1_result_V_load_58 = load i32* %l1_result_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_58"/></StgValue>
</operation>

<operation id="1269" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:632  %j_1_56 = or i9 %tmp_22, 57

]]></Node>
<StgValue><ssdm name="j_1_56"/></StgValue>
</operation>

<operation id="1270" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="9">
<![CDATA[
:633  %tmp_11_56 = zext i9 %j_1_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>

<operation id="1271" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:634  %weights_1_addr_58 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_56

]]></Node>
<StgValue><ssdm name="weights_1_addr_58"/></StgValue>
</operation>

<operation id="1272" st_id="83" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="9">
<![CDATA[
:635  %weights_1_load_57 = load i8* %weights_1_addr_58, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_57"/></StgValue>
</operation>

<operation id="1273" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:639  %l1_result_V_addr_60 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_56

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_60"/></StgValue>
</operation>

<operation id="1274" st_id="83" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="9">
<![CDATA[
:640  %l1_result_V_load_59 = load i32* %l1_result_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_59"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1275" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_13_22 = add nsw i32 %l1_result_V_load_25, %tmp_12_22

]]></Node>
<StgValue><ssdm name="tmp_13_22"/></StgValue>
</operation>

<operation id="1276" st_id="84" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:274  %r_V_23 = mul i16 %lhs_V_23, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="1277" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="16">
<![CDATA[
:275  %tmp_12_23 = sext i16 %r_V_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1278" st_id="84" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_13_23 = add nsw i32 %l1_result_V_load_26, %tmp_12_23

]]></Node>
<StgValue><ssdm name="tmp_13_23"/></StgValue>
</operation>

<operation id="1279" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:285  %r_V_24 = mul i16 %lhs_V_24, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="1280" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="8">
<![CDATA[
:295  %lhs_V_25 = sext i8 %weights_1_load_26 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_25"/></StgValue>
</operation>

<operation id="1281" st_id="84" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %r_V_25 = mul i16 %lhs_V_25, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="1282" st_id="84" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="9">
<![CDATA[
:602  %weights_1_load_54 = load i8* %weights_1_addr_55, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_54"/></StgValue>
</operation>

<operation id="1283" st_id="84" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="9">
<![CDATA[
:607  %l1_result_V_load_56 = load i32* %l1_result_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_56"/></StgValue>
</operation>

<operation id="1284" st_id="84" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="9">
<![CDATA[
:613  %weights_1_load_55 = load i8* %weights_1_addr_56, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_55"/></StgValue>
</operation>

<operation id="1285" st_id="84" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="9">
<![CDATA[
:618  %l1_result_V_load_57 = load i32* %l1_result_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_57"/></StgValue>
</operation>

<operation id="1286" st_id="84" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="9">
<![CDATA[
:624  %weights_1_load_56 = load i8* %weights_1_addr_57, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_56"/></StgValue>
</operation>

<operation id="1287" st_id="84" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="9">
<![CDATA[
:629  %l1_result_V_load_58 = load i32* %l1_result_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_58"/></StgValue>
</operation>

<operation id="1288" st_id="84" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="9">
<![CDATA[
:635  %weights_1_load_57 = load i8* %weights_1_addr_58, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_57"/></StgValue>
</operation>

<operation id="1289" st_id="84" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="9">
<![CDATA[
:640  %l1_result_V_load_59 = load i32* %l1_result_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_59"/></StgValue>
</operation>

<operation id="1290" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:643  %j_1_57 = or i9 %tmp_22, 58

]]></Node>
<StgValue><ssdm name="j_1_57"/></StgValue>
</operation>

<operation id="1291" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="9">
<![CDATA[
:644  %tmp_11_57 = zext i9 %j_1_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>

<operation id="1292" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:645  %weights_1_addr_59 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_57

]]></Node>
<StgValue><ssdm name="weights_1_addr_59"/></StgValue>
</operation>

<operation id="1293" st_id="84" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="9">
<![CDATA[
:646  %weights_1_load_58 = load i8* %weights_1_addr_59, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_58"/></StgValue>
</operation>

<operation id="1294" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:650  %l1_result_V_addr_61 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_57

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_61"/></StgValue>
</operation>

<operation id="1295" st_id="84" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="9">
<![CDATA[
:651  %l1_result_V_load_60 = load i32* %l1_result_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_60"/></StgValue>
</operation>

<operation id="1296" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:654  %j_1_58 = or i9 %tmp_22, 59

]]></Node>
<StgValue><ssdm name="j_1_58"/></StgValue>
</operation>

<operation id="1297" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="9">
<![CDATA[
:655  %tmp_11_58 = zext i9 %j_1_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>

<operation id="1298" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:656  %weights_1_addr_60 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_58

]]></Node>
<StgValue><ssdm name="weights_1_addr_60"/></StgValue>
</operation>

<operation id="1299" st_id="84" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="9">
<![CDATA[
:657  %weights_1_load_59 = load i8* %weights_1_addr_60, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_59"/></StgValue>
</operation>

<operation id="1300" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:661  %l1_result_V_addr_62 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_58

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_62"/></StgValue>
</operation>

<operation id="1301" st_id="84" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="9">
<![CDATA[
:662  %l1_result_V_load_61 = load i32* %l1_result_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_61"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1302" st_id="85" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_13_23 = add nsw i32 %l1_result_V_load_26, %tmp_12_23

]]></Node>
<StgValue><ssdm name="tmp_13_23"/></StgValue>
</operation>

<operation id="1303" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:285  %r_V_24 = mul i16 %lhs_V_24, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="1304" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="16">
<![CDATA[
:286  %tmp_12_24 = sext i16 %r_V_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1305" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_13_24 = add nsw i32 %l1_result_V_load_27, %tmp_12_24

]]></Node>
<StgValue><ssdm name="tmp_13_24"/></StgValue>
</operation>

<operation id="1306" st_id="85" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %r_V_25 = mul i16 %lhs_V_25, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="1307" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8">
<![CDATA[
:306  %lhs_V_26 = sext i8 %weights_1_load_27 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_26"/></StgValue>
</operation>

<operation id="1308" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:307  %r_V_26 = mul i16 %lhs_V_26, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="1309" st_id="85" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="9">
<![CDATA[
:624  %weights_1_load_56 = load i8* %weights_1_addr_57, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_56"/></StgValue>
</operation>

<operation id="1310" st_id="85" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="9">
<![CDATA[
:629  %l1_result_V_load_58 = load i32* %l1_result_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_58"/></StgValue>
</operation>

<operation id="1311" st_id="85" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="9">
<![CDATA[
:635  %weights_1_load_57 = load i8* %weights_1_addr_58, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_57"/></StgValue>
</operation>

<operation id="1312" st_id="85" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="9">
<![CDATA[
:640  %l1_result_V_load_59 = load i32* %l1_result_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_59"/></StgValue>
</operation>

<operation id="1313" st_id="85" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="9">
<![CDATA[
:646  %weights_1_load_58 = load i8* %weights_1_addr_59, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_58"/></StgValue>
</operation>

<operation id="1314" st_id="85" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="9">
<![CDATA[
:651  %l1_result_V_load_60 = load i32* %l1_result_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_60"/></StgValue>
</operation>

<operation id="1315" st_id="85" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="9">
<![CDATA[
:657  %weights_1_load_59 = load i8* %weights_1_addr_60, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_59"/></StgValue>
</operation>

<operation id="1316" st_id="85" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="9">
<![CDATA[
:662  %l1_result_V_load_61 = load i32* %l1_result_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_61"/></StgValue>
</operation>

<operation id="1317" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:665  %j_1_59 = or i9 %tmp_22, 60

]]></Node>
<StgValue><ssdm name="j_1_59"/></StgValue>
</operation>

<operation id="1318" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="9">
<![CDATA[
:666  %tmp_11_59 = zext i9 %j_1_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>

<operation id="1319" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:667  %weights_1_addr_61 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_59

]]></Node>
<StgValue><ssdm name="weights_1_addr_61"/></StgValue>
</operation>

<operation id="1320" st_id="85" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="9">
<![CDATA[
:668  %weights_1_load_60 = load i8* %weights_1_addr_61, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_60"/></StgValue>
</operation>

<operation id="1321" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:672  %l1_result_V_addr_63 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_59

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_63"/></StgValue>
</operation>

<operation id="1322" st_id="85" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="9">
<![CDATA[
:673  %l1_result_V_load_62 = load i32* %l1_result_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_62"/></StgValue>
</operation>

<operation id="1323" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:676  %j_1_60 = or i9 %tmp_22, 61

]]></Node>
<StgValue><ssdm name="j_1_60"/></StgValue>
</operation>

<operation id="1324" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="9">
<![CDATA[
:677  %tmp_11_60 = zext i9 %j_1_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>

<operation id="1325" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:678  %weights_1_addr_62 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_60

]]></Node>
<StgValue><ssdm name="weights_1_addr_62"/></StgValue>
</operation>

<operation id="1326" st_id="85" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="9">
<![CDATA[
:679  %weights_1_load_61 = load i8* %weights_1_addr_62, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_61"/></StgValue>
</operation>

<operation id="1327" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:683  %l1_result_V_addr_64 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_60

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_64"/></StgValue>
</operation>

<operation id="1328" st_id="85" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="9">
<![CDATA[
:684  %l1_result_V_load_63 = load i32* %l1_result_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_63"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1329" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_13_24 = add nsw i32 %l1_result_V_load_27, %tmp_12_24

]]></Node>
<StgValue><ssdm name="tmp_13_24"/></StgValue>
</operation>

<operation id="1330" st_id="86" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %r_V_25 = mul i16 %lhs_V_25, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="1331" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
:297  %tmp_12_25 = sext i16 %r_V_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1332" st_id="86" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_13_25 = add nsw i32 %l1_result_V_load_28, %tmp_12_25

]]></Node>
<StgValue><ssdm name="tmp_13_25"/></StgValue>
</operation>

<operation id="1333" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:307  %r_V_26 = mul i16 %lhs_V_26, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="1334" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="8">
<![CDATA[
:317  %lhs_V_27 = sext i8 %weights_1_load_28 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_27"/></StgValue>
</operation>

<operation id="1335" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %r_V_27 = mul i16 %lhs_V_27, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="1336" st_id="86" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="9">
<![CDATA[
:646  %weights_1_load_58 = load i8* %weights_1_addr_59, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_58"/></StgValue>
</operation>

<operation id="1337" st_id="86" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="9">
<![CDATA[
:651  %l1_result_V_load_60 = load i32* %l1_result_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_60"/></StgValue>
</operation>

<operation id="1338" st_id="86" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="9">
<![CDATA[
:657  %weights_1_load_59 = load i8* %weights_1_addr_60, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_59"/></StgValue>
</operation>

<operation id="1339" st_id="86" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="9">
<![CDATA[
:662  %l1_result_V_load_61 = load i32* %l1_result_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_61"/></StgValue>
</operation>

<operation id="1340" st_id="86" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="9">
<![CDATA[
:668  %weights_1_load_60 = load i8* %weights_1_addr_61, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_60"/></StgValue>
</operation>

<operation id="1341" st_id="86" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="9">
<![CDATA[
:673  %l1_result_V_load_62 = load i32* %l1_result_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_62"/></StgValue>
</operation>

<operation id="1342" st_id="86" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="9">
<![CDATA[
:679  %weights_1_load_61 = load i8* %weights_1_addr_62, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_61"/></StgValue>
</operation>

<operation id="1343" st_id="86" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="9">
<![CDATA[
:684  %l1_result_V_load_63 = load i32* %l1_result_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_63"/></StgValue>
</operation>

<operation id="1344" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:687  %j_1_61 = or i9 %tmp_22, 62

]]></Node>
<StgValue><ssdm name="j_1_61"/></StgValue>
</operation>

<operation id="1345" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="9">
<![CDATA[
:688  %tmp_11_61 = zext i9 %j_1_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>

<operation id="1346" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:689  %weights_1_addr_63 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_61

]]></Node>
<StgValue><ssdm name="weights_1_addr_63"/></StgValue>
</operation>

<operation id="1347" st_id="86" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="9">
<![CDATA[
:690  %weights_1_load_62 = load i8* %weights_1_addr_63, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_62"/></StgValue>
</operation>

<operation id="1348" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:694  %l1_result_V_addr_65 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_61

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_65"/></StgValue>
</operation>

<operation id="1349" st_id="86" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="9">
<![CDATA[
:695  %l1_result_V_load_64 = load i32* %l1_result_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_64"/></StgValue>
</operation>

<operation id="1350" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:698  %j_1_62 = or i9 %tmp_22, 63

]]></Node>
<StgValue><ssdm name="j_1_62"/></StgValue>
</operation>

<operation id="1351" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="9">
<![CDATA[
:699  %tmp_11_62 = zext i9 %j_1_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>

<operation id="1352" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:700  %weights_1_addr_64 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_62

]]></Node>
<StgValue><ssdm name="weights_1_addr_64"/></StgValue>
</operation>

<operation id="1353" st_id="86" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="9">
<![CDATA[
:701  %weights_1_load_63 = load i8* %weights_1_addr_64, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_63"/></StgValue>
</operation>

<operation id="1354" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:705  %l1_result_V_addr_66 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_62

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_66"/></StgValue>
</operation>

<operation id="1355" st_id="86" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="9">
<![CDATA[
:706  %l1_result_V_load_65 = load i32* %l1_result_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_65"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1356" st_id="87" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_13_25 = add nsw i32 %l1_result_V_load_28, %tmp_12_25

]]></Node>
<StgValue><ssdm name="tmp_13_25"/></StgValue>
</operation>

<operation id="1357" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:307  %r_V_26 = mul i16 %lhs_V_26, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="1358" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
:308  %tmp_12_26 = sext i16 %r_V_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1359" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_13_26 = add nsw i32 %l1_result_V_load_29, %tmp_12_26

]]></Node>
<StgValue><ssdm name="tmp_13_26"/></StgValue>
</operation>

<operation id="1360" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %r_V_27 = mul i16 %lhs_V_27, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="1361" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="8">
<![CDATA[
:328  %lhs_V_28 = sext i8 %weights_1_load_29 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_28"/></StgValue>
</operation>

<operation id="1362" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %r_V_28 = mul i16 %lhs_V_28, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="1363" st_id="87" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="9">
<![CDATA[
:668  %weights_1_load_60 = load i8* %weights_1_addr_61, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_60"/></StgValue>
</operation>

<operation id="1364" st_id="87" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="9">
<![CDATA[
:673  %l1_result_V_load_62 = load i32* %l1_result_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_62"/></StgValue>
</operation>

<operation id="1365" st_id="87" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="9">
<![CDATA[
:679  %weights_1_load_61 = load i8* %weights_1_addr_62, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_61"/></StgValue>
</operation>

<operation id="1366" st_id="87" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="9">
<![CDATA[
:684  %l1_result_V_load_63 = load i32* %l1_result_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_63"/></StgValue>
</operation>

<operation id="1367" st_id="87" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="9">
<![CDATA[
:690  %weights_1_load_62 = load i8* %weights_1_addr_63, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_62"/></StgValue>
</operation>

<operation id="1368" st_id="87" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="9">
<![CDATA[
:695  %l1_result_V_load_64 = load i32* %l1_result_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_64"/></StgValue>
</operation>

<operation id="1369" st_id="87" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="9">
<![CDATA[
:701  %weights_1_load_63 = load i8* %weights_1_addr_64, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_63"/></StgValue>
</operation>

<operation id="1370" st_id="87" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="9">
<![CDATA[
:706  %l1_result_V_load_65 = load i32* %l1_result_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_65"/></StgValue>
</operation>

<operation id="1371" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:709  %j_1_63 = or i9 %tmp_22, 64

]]></Node>
<StgValue><ssdm name="j_1_63"/></StgValue>
</operation>

<operation id="1372" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="9">
<![CDATA[
:710  %tmp_11_63 = zext i9 %j_1_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_63"/></StgValue>
</operation>

<operation id="1373" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:711  %weights_1_addr_65 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_63

]]></Node>
<StgValue><ssdm name="weights_1_addr_65"/></StgValue>
</operation>

<operation id="1374" st_id="87" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="9">
<![CDATA[
:712  %weights_1_load_64 = load i8* %weights_1_addr_65, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_64"/></StgValue>
</operation>

<operation id="1375" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:716  %l1_result_V_addr_67 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_63

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_67"/></StgValue>
</operation>

<operation id="1376" st_id="87" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="9">
<![CDATA[
:717  %l1_result_V_load_66 = load i32* %l1_result_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_66"/></StgValue>
</operation>

<operation id="1377" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:720  %j_1_64 = or i9 %tmp_22, 65

]]></Node>
<StgValue><ssdm name="j_1_64"/></StgValue>
</operation>

<operation id="1378" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="9">
<![CDATA[
:721  %tmp_11_64 = zext i9 %j_1_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_64"/></StgValue>
</operation>

<operation id="1379" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:722  %weights_1_addr_66 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_64

]]></Node>
<StgValue><ssdm name="weights_1_addr_66"/></StgValue>
</operation>

<operation id="1380" st_id="87" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="9">
<![CDATA[
:723  %weights_1_load_65 = load i8* %weights_1_addr_66, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_65"/></StgValue>
</operation>

<operation id="1381" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:727  %l1_result_V_addr_68 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_64

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_68"/></StgValue>
</operation>

<operation id="1382" st_id="87" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="9">
<![CDATA[
:728  %l1_result_V_load_67 = load i32* %l1_result_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_67"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1383" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_13_26 = add nsw i32 %l1_result_V_load_29, %tmp_12_26

]]></Node>
<StgValue><ssdm name="tmp_13_26"/></StgValue>
</operation>

<operation id="1384" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %r_V_27 = mul i16 %lhs_V_27, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="1385" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="16">
<![CDATA[
:319  %tmp_12_27 = sext i16 %r_V_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1386" st_id="88" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_13_27 = add nsw i32 %l1_result_V_load_30, %tmp_12_27

]]></Node>
<StgValue><ssdm name="tmp_13_27"/></StgValue>
</operation>

<operation id="1387" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %r_V_28 = mul i16 %lhs_V_28, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="1388" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="8">
<![CDATA[
:339  %lhs_V_29 = sext i8 %weights_1_load_30 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_29"/></StgValue>
</operation>

<operation id="1389" st_id="88" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:340  %r_V_29 = mul i16 %lhs_V_29, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="1390" st_id="88" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="9">
<![CDATA[
:690  %weights_1_load_62 = load i8* %weights_1_addr_63, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_62"/></StgValue>
</operation>

<operation id="1391" st_id="88" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="9">
<![CDATA[
:695  %l1_result_V_load_64 = load i32* %l1_result_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_64"/></StgValue>
</operation>

<operation id="1392" st_id="88" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="9">
<![CDATA[
:701  %weights_1_load_63 = load i8* %weights_1_addr_64, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_63"/></StgValue>
</operation>

<operation id="1393" st_id="88" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="9">
<![CDATA[
:706  %l1_result_V_load_65 = load i32* %l1_result_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_65"/></StgValue>
</operation>

<operation id="1394" st_id="88" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="9">
<![CDATA[
:712  %weights_1_load_64 = load i8* %weights_1_addr_65, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_64"/></StgValue>
</operation>

<operation id="1395" st_id="88" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="9">
<![CDATA[
:717  %l1_result_V_load_66 = load i32* %l1_result_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_66"/></StgValue>
</operation>

<operation id="1396" st_id="88" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="9">
<![CDATA[
:723  %weights_1_load_65 = load i8* %weights_1_addr_66, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_65"/></StgValue>
</operation>

<operation id="1397" st_id="88" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="9">
<![CDATA[
:728  %l1_result_V_load_67 = load i32* %l1_result_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_67"/></StgValue>
</operation>

<operation id="1398" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:731  %j_1_65 = or i9 %tmp_22, 66

]]></Node>
<StgValue><ssdm name="j_1_65"/></StgValue>
</operation>

<operation id="1399" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="9">
<![CDATA[
:732  %tmp_11_65 = zext i9 %j_1_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_65"/></StgValue>
</operation>

<operation id="1400" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:733  %weights_1_addr_67 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_65

]]></Node>
<StgValue><ssdm name="weights_1_addr_67"/></StgValue>
</operation>

<operation id="1401" st_id="88" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="9">
<![CDATA[
:734  %weights_1_load_66 = load i8* %weights_1_addr_67, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_66"/></StgValue>
</operation>

<operation id="1402" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:738  %l1_result_V_addr_69 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_65

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_69"/></StgValue>
</operation>

<operation id="1403" st_id="88" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="9">
<![CDATA[
:739  %l1_result_V_load_68 = load i32* %l1_result_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_68"/></StgValue>
</operation>

<operation id="1404" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:742  %j_1_66 = or i9 %tmp_22, 67

]]></Node>
<StgValue><ssdm name="j_1_66"/></StgValue>
</operation>

<operation id="1405" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="9">
<![CDATA[
:743  %tmp_11_66 = zext i9 %j_1_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_66"/></StgValue>
</operation>

<operation id="1406" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:744  %weights_1_addr_68 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_66

]]></Node>
<StgValue><ssdm name="weights_1_addr_68"/></StgValue>
</operation>

<operation id="1407" st_id="88" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="9">
<![CDATA[
:745  %weights_1_load_67 = load i8* %weights_1_addr_68, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_67"/></StgValue>
</operation>

<operation id="1408" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:749  %l1_result_V_addr_70 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_66

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_70"/></StgValue>
</operation>

<operation id="1409" st_id="88" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="9">
<![CDATA[
:750  %l1_result_V_load_69 = load i32* %l1_result_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_69"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1410" st_id="89" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_13_27 = add nsw i32 %l1_result_V_load_30, %tmp_12_27

]]></Node>
<StgValue><ssdm name="tmp_13_27"/></StgValue>
</operation>

<operation id="1411" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %r_V_28 = mul i16 %lhs_V_28, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="1412" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="16">
<![CDATA[
:330  %tmp_12_28 = sext i16 %r_V_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1413" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_13_28 = add nsw i32 %l1_result_V_load_31, %tmp_12_28

]]></Node>
<StgValue><ssdm name="tmp_13_28"/></StgValue>
</operation>

<operation id="1414" st_id="89" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:340  %r_V_29 = mul i16 %lhs_V_29, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="1415" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
:350  %lhs_V_30 = sext i8 %weights_1_load_31 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_30"/></StgValue>
</operation>

<operation id="1416" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %r_V_30 = mul i16 %lhs_V_30, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="1417" st_id="89" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="9">
<![CDATA[
:712  %weights_1_load_64 = load i8* %weights_1_addr_65, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_64"/></StgValue>
</operation>

<operation id="1418" st_id="89" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="9">
<![CDATA[
:717  %l1_result_V_load_66 = load i32* %l1_result_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_66"/></StgValue>
</operation>

<operation id="1419" st_id="89" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="9">
<![CDATA[
:723  %weights_1_load_65 = load i8* %weights_1_addr_66, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_65"/></StgValue>
</operation>

<operation id="1420" st_id="89" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="9">
<![CDATA[
:728  %l1_result_V_load_67 = load i32* %l1_result_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_67"/></StgValue>
</operation>

<operation id="1421" st_id="89" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="9">
<![CDATA[
:734  %weights_1_load_66 = load i8* %weights_1_addr_67, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_66"/></StgValue>
</operation>

<operation id="1422" st_id="89" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="9">
<![CDATA[
:739  %l1_result_V_load_68 = load i32* %l1_result_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_68"/></StgValue>
</operation>

<operation id="1423" st_id="89" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="9">
<![CDATA[
:745  %weights_1_load_67 = load i8* %weights_1_addr_68, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_67"/></StgValue>
</operation>

<operation id="1424" st_id="89" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="9">
<![CDATA[
:750  %l1_result_V_load_69 = load i32* %l1_result_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_69"/></StgValue>
</operation>

<operation id="1425" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:753  %j_1_67 = or i9 %tmp_22, 68

]]></Node>
<StgValue><ssdm name="j_1_67"/></StgValue>
</operation>

<operation id="1426" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="9">
<![CDATA[
:754  %tmp_11_67 = zext i9 %j_1_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_67"/></StgValue>
</operation>

<operation id="1427" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:755  %weights_1_addr_69 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_67

]]></Node>
<StgValue><ssdm name="weights_1_addr_69"/></StgValue>
</operation>

<operation id="1428" st_id="89" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="9">
<![CDATA[
:756  %weights_1_load_68 = load i8* %weights_1_addr_69, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_68"/></StgValue>
</operation>

<operation id="1429" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:760  %l1_result_V_addr_71 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_67

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_71"/></StgValue>
</operation>

<operation id="1430" st_id="89" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="9">
<![CDATA[
:761  %l1_result_V_load_70 = load i32* %l1_result_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_70"/></StgValue>
</operation>

<operation id="1431" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:764  %j_1_68 = or i9 %tmp_22, 69

]]></Node>
<StgValue><ssdm name="j_1_68"/></StgValue>
</operation>

<operation id="1432" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="9">
<![CDATA[
:765  %tmp_11_68 = zext i9 %j_1_68 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_68"/></StgValue>
</operation>

<operation id="1433" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:766  %weights_1_addr_70 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_68

]]></Node>
<StgValue><ssdm name="weights_1_addr_70"/></StgValue>
</operation>

<operation id="1434" st_id="89" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="9">
<![CDATA[
:767  %weights_1_load_69 = load i8* %weights_1_addr_70, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_69"/></StgValue>
</operation>

<operation id="1435" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:771  %l1_result_V_addr_72 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_68

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_72"/></StgValue>
</operation>

<operation id="1436" st_id="89" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="9">
<![CDATA[
:772  %l1_result_V_load_71 = load i32* %l1_result_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_71"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1437" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_13_28 = add nsw i32 %l1_result_V_load_31, %tmp_12_28

]]></Node>
<StgValue><ssdm name="tmp_13_28"/></StgValue>
</operation>

<operation id="1438" st_id="90" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:340  %r_V_29 = mul i16 %lhs_V_29, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="1439" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="16">
<![CDATA[
:341  %tmp_12_29 = sext i16 %r_V_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1440" st_id="90" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_13_29 = add nsw i32 %l1_result_V_load_32, %tmp_12_29

]]></Node>
<StgValue><ssdm name="tmp_13_29"/></StgValue>
</operation>

<operation id="1441" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %r_V_30 = mul i16 %lhs_V_30, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="1442" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="8">
<![CDATA[
:361  %lhs_V_31 = sext i8 %weights_1_load_32 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_31"/></StgValue>
</operation>

<operation id="1443" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %r_V_31 = mul i16 %lhs_V_31, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="1444" st_id="90" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="9">
<![CDATA[
:734  %weights_1_load_66 = load i8* %weights_1_addr_67, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_66"/></StgValue>
</operation>

<operation id="1445" st_id="90" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="9">
<![CDATA[
:739  %l1_result_V_load_68 = load i32* %l1_result_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_68"/></StgValue>
</operation>

<operation id="1446" st_id="90" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="9">
<![CDATA[
:745  %weights_1_load_67 = load i8* %weights_1_addr_68, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_67"/></StgValue>
</operation>

<operation id="1447" st_id="90" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="9">
<![CDATA[
:750  %l1_result_V_load_69 = load i32* %l1_result_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_69"/></StgValue>
</operation>

<operation id="1448" st_id="90" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="9">
<![CDATA[
:756  %weights_1_load_68 = load i8* %weights_1_addr_69, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_68"/></StgValue>
</operation>

<operation id="1449" st_id="90" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="9">
<![CDATA[
:761  %l1_result_V_load_70 = load i32* %l1_result_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_70"/></StgValue>
</operation>

<operation id="1450" st_id="90" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="9">
<![CDATA[
:767  %weights_1_load_69 = load i8* %weights_1_addr_70, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_69"/></StgValue>
</operation>

<operation id="1451" st_id="90" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="9">
<![CDATA[
:772  %l1_result_V_load_71 = load i32* %l1_result_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_71"/></StgValue>
</operation>

<operation id="1452" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:775  %j_1_69 = or i9 %tmp_22, 70

]]></Node>
<StgValue><ssdm name="j_1_69"/></StgValue>
</operation>

<operation id="1453" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="9">
<![CDATA[
:776  %tmp_11_69 = zext i9 %j_1_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_69"/></StgValue>
</operation>

<operation id="1454" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:777  %weights_1_addr_71 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_69

]]></Node>
<StgValue><ssdm name="weights_1_addr_71"/></StgValue>
</operation>

<operation id="1455" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="9">
<![CDATA[
:778  %weights_1_load_70 = load i8* %weights_1_addr_71, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_70"/></StgValue>
</operation>

<operation id="1456" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:782  %l1_result_V_addr_73 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_69

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_73"/></StgValue>
</operation>

<operation id="1457" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="9">
<![CDATA[
:783  %l1_result_V_load_72 = load i32* %l1_result_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_72"/></StgValue>
</operation>

<operation id="1458" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:786  %j_1_70 = or i9 %tmp_22, 71

]]></Node>
<StgValue><ssdm name="j_1_70"/></StgValue>
</operation>

<operation id="1459" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="9">
<![CDATA[
:787  %tmp_11_70 = zext i9 %j_1_70 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_70"/></StgValue>
</operation>

<operation id="1460" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:788  %weights_1_addr_72 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_70

]]></Node>
<StgValue><ssdm name="weights_1_addr_72"/></StgValue>
</operation>

<operation id="1461" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="9">
<![CDATA[
:789  %weights_1_load_71 = load i8* %weights_1_addr_72, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_71"/></StgValue>
</operation>

<operation id="1462" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:793  %l1_result_V_addr_74 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_70

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_74"/></StgValue>
</operation>

<operation id="1463" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="9">
<![CDATA[
:794  %l1_result_V_load_73 = load i32* %l1_result_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_73"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1464" st_id="91" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_13_29 = add nsw i32 %l1_result_V_load_32, %tmp_12_29

]]></Node>
<StgValue><ssdm name="tmp_13_29"/></StgValue>
</operation>

<operation id="1465" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %r_V_30 = mul i16 %lhs_V_30, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="1466" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="16">
<![CDATA[
:352  %tmp_12_30 = sext i16 %r_V_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="1467" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_13_30 = add nsw i32 %l1_result_V_load_33, %tmp_12_30

]]></Node>
<StgValue><ssdm name="tmp_13_30"/></StgValue>
</operation>

<operation id="1468" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %r_V_31 = mul i16 %lhs_V_31, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="1469" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="8">
<![CDATA[
:372  %lhs_V_32 = sext i8 %weights_1_load_33 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_32"/></StgValue>
</operation>

<operation id="1470" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:373  %r_V_32 = mul i16 %lhs_V_32, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="1471" st_id="91" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="9">
<![CDATA[
:756  %weights_1_load_68 = load i8* %weights_1_addr_69, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_68"/></StgValue>
</operation>

<operation id="1472" st_id="91" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="9">
<![CDATA[
:761  %l1_result_V_load_70 = load i32* %l1_result_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_70"/></StgValue>
</operation>

<operation id="1473" st_id="91" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="9">
<![CDATA[
:767  %weights_1_load_69 = load i8* %weights_1_addr_70, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_69"/></StgValue>
</operation>

<operation id="1474" st_id="91" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="9">
<![CDATA[
:772  %l1_result_V_load_71 = load i32* %l1_result_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_71"/></StgValue>
</operation>

<operation id="1475" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="9">
<![CDATA[
:778  %weights_1_load_70 = load i8* %weights_1_addr_71, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_70"/></StgValue>
</operation>

<operation id="1476" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="9">
<![CDATA[
:783  %l1_result_V_load_72 = load i32* %l1_result_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_72"/></StgValue>
</operation>

<operation id="1477" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="9">
<![CDATA[
:789  %weights_1_load_71 = load i8* %weights_1_addr_72, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_71"/></StgValue>
</operation>

<operation id="1478" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="9">
<![CDATA[
:794  %l1_result_V_load_73 = load i32* %l1_result_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_73"/></StgValue>
</operation>

<operation id="1479" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:797  %j_1_71 = or i9 %tmp_22, 72

]]></Node>
<StgValue><ssdm name="j_1_71"/></StgValue>
</operation>

<operation id="1480" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="9">
<![CDATA[
:798  %tmp_11_71 = zext i9 %j_1_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_71"/></StgValue>
</operation>

<operation id="1481" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:799  %weights_1_addr_73 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_71

]]></Node>
<StgValue><ssdm name="weights_1_addr_73"/></StgValue>
</operation>

<operation id="1482" st_id="91" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="9">
<![CDATA[
:800  %weights_1_load_72 = load i8* %weights_1_addr_73, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_72"/></StgValue>
</operation>

<operation id="1483" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:804  %l1_result_V_addr_75 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_71

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_75"/></StgValue>
</operation>

<operation id="1484" st_id="91" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="9">
<![CDATA[
:805  %l1_result_V_load_74 = load i32* %l1_result_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_74"/></StgValue>
</operation>

<operation id="1485" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:808  %j_1_72 = or i9 %tmp_22, 73

]]></Node>
<StgValue><ssdm name="j_1_72"/></StgValue>
</operation>

<operation id="1486" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="9">
<![CDATA[
:809  %tmp_11_72 = zext i9 %j_1_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_72"/></StgValue>
</operation>

<operation id="1487" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:810  %weights_1_addr_74 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_72

]]></Node>
<StgValue><ssdm name="weights_1_addr_74"/></StgValue>
</operation>

<operation id="1488" st_id="91" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="9">
<![CDATA[
:811  %weights_1_load_73 = load i8* %weights_1_addr_74, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_73"/></StgValue>
</operation>

<operation id="1489" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:815  %l1_result_V_addr_76 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_72

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_76"/></StgValue>
</operation>

<operation id="1490" st_id="91" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="9">
<![CDATA[
:816  %l1_result_V_load_75 = load i32* %l1_result_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_75"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1491" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_13_30 = add nsw i32 %l1_result_V_load_33, %tmp_12_30

]]></Node>
<StgValue><ssdm name="tmp_13_30"/></StgValue>
</operation>

<operation id="1492" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %r_V_31 = mul i16 %lhs_V_31, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="1493" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="16">
<![CDATA[
:363  %tmp_12_31 = sext i16 %r_V_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1494" st_id="92" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_13_31 = add nsw i32 %l1_result_V_load_34, %tmp_12_31

]]></Node>
<StgValue><ssdm name="tmp_13_31"/></StgValue>
</operation>

<operation id="1495" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:373  %r_V_32 = mul i16 %lhs_V_32, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="1496" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="8">
<![CDATA[
:383  %lhs_V_33 = sext i8 %weights_1_load_34 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_33"/></StgValue>
</operation>

<operation id="1497" st_id="92" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384  %r_V_33 = mul i16 %lhs_V_33, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="1498" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="9">
<![CDATA[
:778  %weights_1_load_70 = load i8* %weights_1_addr_71, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_70"/></StgValue>
</operation>

<operation id="1499" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="9">
<![CDATA[
:783  %l1_result_V_load_72 = load i32* %l1_result_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_72"/></StgValue>
</operation>

<operation id="1500" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="9">
<![CDATA[
:789  %weights_1_load_71 = load i8* %weights_1_addr_72, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_71"/></StgValue>
</operation>

<operation id="1501" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="9">
<![CDATA[
:794  %l1_result_V_load_73 = load i32* %l1_result_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_73"/></StgValue>
</operation>

<operation id="1502" st_id="92" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="9">
<![CDATA[
:800  %weights_1_load_72 = load i8* %weights_1_addr_73, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_72"/></StgValue>
</operation>

<operation id="1503" st_id="92" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="9">
<![CDATA[
:805  %l1_result_V_load_74 = load i32* %l1_result_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_74"/></StgValue>
</operation>

<operation id="1504" st_id="92" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="9">
<![CDATA[
:811  %weights_1_load_73 = load i8* %weights_1_addr_74, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_73"/></StgValue>
</operation>

<operation id="1505" st_id="92" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="9">
<![CDATA[
:816  %l1_result_V_load_75 = load i32* %l1_result_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_75"/></StgValue>
</operation>

<operation id="1506" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:819  %j_1_73 = or i9 %tmp_22, 74

]]></Node>
<StgValue><ssdm name="j_1_73"/></StgValue>
</operation>

<operation id="1507" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="9">
<![CDATA[
:820  %tmp_11_73 = zext i9 %j_1_73 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_73"/></StgValue>
</operation>

<operation id="1508" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:821  %weights_1_addr_75 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_73

]]></Node>
<StgValue><ssdm name="weights_1_addr_75"/></StgValue>
</operation>

<operation id="1509" st_id="92" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="9">
<![CDATA[
:822  %weights_1_load_74 = load i8* %weights_1_addr_75, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_74"/></StgValue>
</operation>

<operation id="1510" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:826  %l1_result_V_addr_77 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_73

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_77"/></StgValue>
</operation>

<operation id="1511" st_id="92" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="9">
<![CDATA[
:827  %l1_result_V_load_76 = load i32* %l1_result_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_76"/></StgValue>
</operation>

<operation id="1512" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:830  %j_1_74 = or i9 %tmp_22, 75

]]></Node>
<StgValue><ssdm name="j_1_74"/></StgValue>
</operation>

<operation id="1513" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="9">
<![CDATA[
:831  %tmp_11_74 = zext i9 %j_1_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_74"/></StgValue>
</operation>

<operation id="1514" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:832  %weights_1_addr_76 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_74

]]></Node>
<StgValue><ssdm name="weights_1_addr_76"/></StgValue>
</operation>

<operation id="1515" st_id="92" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="9">
<![CDATA[
:833  %weights_1_load_75 = load i8* %weights_1_addr_76, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_75"/></StgValue>
</operation>

<operation id="1516" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:837  %l1_result_V_addr_78 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_74

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_78"/></StgValue>
</operation>

<operation id="1517" st_id="92" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="9">
<![CDATA[
:838  %l1_result_V_load_77 = load i32* %l1_result_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_77"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1518" st_id="93" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_13_31 = add nsw i32 %l1_result_V_load_34, %tmp_12_31

]]></Node>
<StgValue><ssdm name="tmp_13_31"/></StgValue>
</operation>

<operation id="1519" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:373  %r_V_32 = mul i16 %lhs_V_32, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="1520" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="16">
<![CDATA[
:374  %tmp_12_32 = sext i16 %r_V_32 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1521" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:377  %tmp_13_32 = add nsw i32 %l1_result_V_load_35, %tmp_12_32

]]></Node>
<StgValue><ssdm name="tmp_13_32"/></StgValue>
</operation>

<operation id="1522" st_id="93" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384  %r_V_33 = mul i16 %lhs_V_33, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="1523" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8">
<![CDATA[
:394  %lhs_V_34 = sext i8 %weights_1_load_35 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_34"/></StgValue>
</operation>

<operation id="1524" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:395  %r_V_34 = mul i16 %lhs_V_34, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="1525" st_id="93" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="9">
<![CDATA[
:800  %weights_1_load_72 = load i8* %weights_1_addr_73, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_72"/></StgValue>
</operation>

<operation id="1526" st_id="93" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="9">
<![CDATA[
:805  %l1_result_V_load_74 = load i32* %l1_result_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_74"/></StgValue>
</operation>

<operation id="1527" st_id="93" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="9">
<![CDATA[
:811  %weights_1_load_73 = load i8* %weights_1_addr_74, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_73"/></StgValue>
</operation>

<operation id="1528" st_id="93" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="9">
<![CDATA[
:816  %l1_result_V_load_75 = load i32* %l1_result_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_75"/></StgValue>
</operation>

<operation id="1529" st_id="93" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="9">
<![CDATA[
:822  %weights_1_load_74 = load i8* %weights_1_addr_75, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_74"/></StgValue>
</operation>

<operation id="1530" st_id="93" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="9">
<![CDATA[
:827  %l1_result_V_load_76 = load i32* %l1_result_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_76"/></StgValue>
</operation>

<operation id="1531" st_id="93" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="9">
<![CDATA[
:833  %weights_1_load_75 = load i8* %weights_1_addr_76, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_75"/></StgValue>
</operation>

<operation id="1532" st_id="93" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="9">
<![CDATA[
:838  %l1_result_V_load_77 = load i32* %l1_result_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_77"/></StgValue>
</operation>

<operation id="1533" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:841  %j_1_75 = or i9 %tmp_22, 76

]]></Node>
<StgValue><ssdm name="j_1_75"/></StgValue>
</operation>

<operation id="1534" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="9">
<![CDATA[
:842  %tmp_11_75 = zext i9 %j_1_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_75"/></StgValue>
</operation>

<operation id="1535" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:843  %weights_1_addr_77 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_75

]]></Node>
<StgValue><ssdm name="weights_1_addr_77"/></StgValue>
</operation>

<operation id="1536" st_id="93" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="9">
<![CDATA[
:844  %weights_1_load_76 = load i8* %weights_1_addr_77, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_76"/></StgValue>
</operation>

<operation id="1537" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:848  %l1_result_V_addr_79 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_75

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_79"/></StgValue>
</operation>

<operation id="1538" st_id="93" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
:849  %l1_result_V_load_78 = load i32* %l1_result_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_78"/></StgValue>
</operation>

<operation id="1539" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:852  %j_1_76 = or i9 %tmp_22, 77

]]></Node>
<StgValue><ssdm name="j_1_76"/></StgValue>
</operation>

<operation id="1540" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="9">
<![CDATA[
:853  %tmp_11_76 = zext i9 %j_1_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_76"/></StgValue>
</operation>

<operation id="1541" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:854  %weights_1_addr_78 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_76

]]></Node>
<StgValue><ssdm name="weights_1_addr_78"/></StgValue>
</operation>

<operation id="1542" st_id="93" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="9">
<![CDATA[
:855  %weights_1_load_77 = load i8* %weights_1_addr_78, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_77"/></StgValue>
</operation>

<operation id="1543" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:859  %l1_result_V_addr_80 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_76

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_80"/></StgValue>
</operation>

<operation id="1544" st_id="93" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="9">
<![CDATA[
:860  %l1_result_V_load_79 = load i32* %l1_result_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_79"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1545" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:377  %tmp_13_32 = add nsw i32 %l1_result_V_load_35, %tmp_12_32

]]></Node>
<StgValue><ssdm name="tmp_13_32"/></StgValue>
</operation>

<operation id="1546" st_id="94" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384  %r_V_33 = mul i16 %lhs_V_33, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="1547" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="16">
<![CDATA[
:385  %tmp_12_33 = sext i16 %r_V_33 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1548" st_id="94" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_13_33 = add nsw i32 %l1_result_V_load_36, %tmp_12_33

]]></Node>
<StgValue><ssdm name="tmp_13_33"/></StgValue>
</operation>

<operation id="1549" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:395  %r_V_34 = mul i16 %lhs_V_34, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="1550" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="8">
<![CDATA[
:405  %lhs_V_35 = sext i8 %weights_1_load_36 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_35"/></StgValue>
</operation>

<operation id="1551" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:406  %r_V_35 = mul i16 %lhs_V_35, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="1552" st_id="94" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="9">
<![CDATA[
:822  %weights_1_load_74 = load i8* %weights_1_addr_75, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_74"/></StgValue>
</operation>

<operation id="1553" st_id="94" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="9">
<![CDATA[
:827  %l1_result_V_load_76 = load i32* %l1_result_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_76"/></StgValue>
</operation>

<operation id="1554" st_id="94" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="9">
<![CDATA[
:833  %weights_1_load_75 = load i8* %weights_1_addr_76, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_75"/></StgValue>
</operation>

<operation id="1555" st_id="94" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="9">
<![CDATA[
:838  %l1_result_V_load_77 = load i32* %l1_result_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_77"/></StgValue>
</operation>

<operation id="1556" st_id="94" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="9">
<![CDATA[
:844  %weights_1_load_76 = load i8* %weights_1_addr_77, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_76"/></StgValue>
</operation>

<operation id="1557" st_id="94" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
:849  %l1_result_V_load_78 = load i32* %l1_result_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_78"/></StgValue>
</operation>

<operation id="1558" st_id="94" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="9">
<![CDATA[
:855  %weights_1_load_77 = load i8* %weights_1_addr_78, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_77"/></StgValue>
</operation>

<operation id="1559" st_id="94" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="9">
<![CDATA[
:860  %l1_result_V_load_79 = load i32* %l1_result_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_79"/></StgValue>
</operation>

<operation id="1560" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:863  %j_1_77 = or i9 %tmp_22, 78

]]></Node>
<StgValue><ssdm name="j_1_77"/></StgValue>
</operation>

<operation id="1561" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="9">
<![CDATA[
:864  %tmp_11_77 = zext i9 %j_1_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_77"/></StgValue>
</operation>

<operation id="1562" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:865  %weights_1_addr_79 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_77

]]></Node>
<StgValue><ssdm name="weights_1_addr_79"/></StgValue>
</operation>

<operation id="1563" st_id="94" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="9">
<![CDATA[
:866  %weights_1_load_78 = load i8* %weights_1_addr_79, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_78"/></StgValue>
</operation>

<operation id="1564" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:870  %l1_result_V_addr_81 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_77

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_81"/></StgValue>
</operation>

<operation id="1565" st_id="94" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="9">
<![CDATA[
:871  %l1_result_V_load_80 = load i32* %l1_result_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_80"/></StgValue>
</operation>

<operation id="1566" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:874  %j_1_78 = or i9 %tmp_22, 79

]]></Node>
<StgValue><ssdm name="j_1_78"/></StgValue>
</operation>

<operation id="1567" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="9">
<![CDATA[
:875  %tmp_11_78 = zext i9 %j_1_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_78"/></StgValue>
</operation>

<operation id="1568" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:876  %weights_1_addr_80 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_78

]]></Node>
<StgValue><ssdm name="weights_1_addr_80"/></StgValue>
</operation>

<operation id="1569" st_id="94" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
:877  %weights_1_load_79 = load i8* %weights_1_addr_80, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_79"/></StgValue>
</operation>

<operation id="1570" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:881  %l1_result_V_addr_82 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_78

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_82"/></StgValue>
</operation>

<operation id="1571" st_id="94" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="9">
<![CDATA[
:882  %l1_result_V_load_81 = load i32* %l1_result_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_81"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1572" st_id="95" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_13_33 = add nsw i32 %l1_result_V_load_36, %tmp_12_33

]]></Node>
<StgValue><ssdm name="tmp_13_33"/></StgValue>
</operation>

<operation id="1573" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:395  %r_V_34 = mul i16 %lhs_V_34, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="1574" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="16">
<![CDATA[
:396  %tmp_12_34 = sext i16 %r_V_34 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1575" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:399  %tmp_13_34 = add nsw i32 %l1_result_V_load_37, %tmp_12_34

]]></Node>
<StgValue><ssdm name="tmp_13_34"/></StgValue>
</operation>

<operation id="1576" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:406  %r_V_35 = mul i16 %lhs_V_35, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="1577" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="8">
<![CDATA[
:416  %lhs_V_36 = sext i8 %weights_1_load_37 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_36"/></StgValue>
</operation>

<operation id="1578" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:417  %r_V_36 = mul i16 %lhs_V_36, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1579" st_id="95" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="9">
<![CDATA[
:844  %weights_1_load_76 = load i8* %weights_1_addr_77, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_76"/></StgValue>
</operation>

<operation id="1580" st_id="95" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
:849  %l1_result_V_load_78 = load i32* %l1_result_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_78"/></StgValue>
</operation>

<operation id="1581" st_id="95" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="9">
<![CDATA[
:855  %weights_1_load_77 = load i8* %weights_1_addr_78, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_77"/></StgValue>
</operation>

<operation id="1582" st_id="95" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="9">
<![CDATA[
:860  %l1_result_V_load_79 = load i32* %l1_result_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_79"/></StgValue>
</operation>

<operation id="1583" st_id="95" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="9">
<![CDATA[
:866  %weights_1_load_78 = load i8* %weights_1_addr_79, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_78"/></StgValue>
</operation>

<operation id="1584" st_id="95" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="9">
<![CDATA[
:871  %l1_result_V_load_80 = load i32* %l1_result_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_80"/></StgValue>
</operation>

<operation id="1585" st_id="95" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
:877  %weights_1_load_79 = load i8* %weights_1_addr_80, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_79"/></StgValue>
</operation>

<operation id="1586" st_id="95" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="9">
<![CDATA[
:882  %l1_result_V_load_81 = load i32* %l1_result_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_81"/></StgValue>
</operation>

<operation id="1587" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:885  %j_1_79 = or i9 %tmp_22, 80

]]></Node>
<StgValue><ssdm name="j_1_79"/></StgValue>
</operation>

<operation id="1588" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="9">
<![CDATA[
:886  %tmp_11_79 = zext i9 %j_1_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_79"/></StgValue>
</operation>

<operation id="1589" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:887  %weights_1_addr_81 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_79

]]></Node>
<StgValue><ssdm name="weights_1_addr_81"/></StgValue>
</operation>

<operation id="1590" st_id="95" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="9">
<![CDATA[
:888  %weights_1_load_80 = load i8* %weights_1_addr_81, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_80"/></StgValue>
</operation>

<operation id="1591" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:892  %l1_result_V_addr_83 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_79

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_83"/></StgValue>
</operation>

<operation id="1592" st_id="95" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="9">
<![CDATA[
:893  %l1_result_V_load_82 = load i32* %l1_result_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_82"/></StgValue>
</operation>

<operation id="1593" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:896  %j_1_80 = or i9 %tmp_22, 81

]]></Node>
<StgValue><ssdm name="j_1_80"/></StgValue>
</operation>

<operation id="1594" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="9">
<![CDATA[
:897  %tmp_11_80 = zext i9 %j_1_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_80"/></StgValue>
</operation>

<operation id="1595" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:898  %weights_1_addr_82 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_80

]]></Node>
<StgValue><ssdm name="weights_1_addr_82"/></StgValue>
</operation>

<operation id="1596" st_id="95" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="9">
<![CDATA[
:899  %weights_1_load_81 = load i8* %weights_1_addr_82, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_81"/></StgValue>
</operation>

<operation id="1597" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:903  %l1_result_V_addr_84 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_80

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_84"/></StgValue>
</operation>

<operation id="1598" st_id="95" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="9">
<![CDATA[
:904  %l1_result_V_load_83 = load i32* %l1_result_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_83"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1599" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:399  %tmp_13_34 = add nsw i32 %l1_result_V_load_37, %tmp_12_34

]]></Node>
<StgValue><ssdm name="tmp_13_34"/></StgValue>
</operation>

<operation id="1600" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:406  %r_V_35 = mul i16 %lhs_V_35, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="1601" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="16">
<![CDATA[
:407  %tmp_12_35 = sext i16 %r_V_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1602" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:410  %tmp_13_35 = add nsw i32 %l1_result_V_load_38, %tmp_12_35

]]></Node>
<StgValue><ssdm name="tmp_13_35"/></StgValue>
</operation>

<operation id="1603" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:417  %r_V_36 = mul i16 %lhs_V_36, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1604" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="8">
<![CDATA[
:427  %lhs_V_37 = sext i8 %weights_1_load_38 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_37"/></StgValue>
</operation>

<operation id="1605" st_id="96" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:428  %r_V_37 = mul i16 %lhs_V_37, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="1606" st_id="96" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="9">
<![CDATA[
:866  %weights_1_load_78 = load i8* %weights_1_addr_79, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_78"/></StgValue>
</operation>

<operation id="1607" st_id="96" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="9">
<![CDATA[
:871  %l1_result_V_load_80 = load i32* %l1_result_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_80"/></StgValue>
</operation>

<operation id="1608" st_id="96" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
:877  %weights_1_load_79 = load i8* %weights_1_addr_80, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_79"/></StgValue>
</operation>

<operation id="1609" st_id="96" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="9">
<![CDATA[
:882  %l1_result_V_load_81 = load i32* %l1_result_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_81"/></StgValue>
</operation>

<operation id="1610" st_id="96" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="9">
<![CDATA[
:888  %weights_1_load_80 = load i8* %weights_1_addr_81, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_80"/></StgValue>
</operation>

<operation id="1611" st_id="96" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="9">
<![CDATA[
:893  %l1_result_V_load_82 = load i32* %l1_result_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_82"/></StgValue>
</operation>

<operation id="1612" st_id="96" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="9">
<![CDATA[
:899  %weights_1_load_81 = load i8* %weights_1_addr_82, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_81"/></StgValue>
</operation>

<operation id="1613" st_id="96" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="9">
<![CDATA[
:904  %l1_result_V_load_83 = load i32* %l1_result_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_83"/></StgValue>
</operation>

<operation id="1614" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:907  %j_1_81 = or i9 %tmp_22, 82

]]></Node>
<StgValue><ssdm name="j_1_81"/></StgValue>
</operation>

<operation id="1615" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="9">
<![CDATA[
:908  %tmp_11_81 = zext i9 %j_1_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_81"/></StgValue>
</operation>

<operation id="1616" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:909  %weights_1_addr_83 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_81

]]></Node>
<StgValue><ssdm name="weights_1_addr_83"/></StgValue>
</operation>

<operation id="1617" st_id="96" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="9">
<![CDATA[
:910  %weights_1_load_82 = load i8* %weights_1_addr_83, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_82"/></StgValue>
</operation>

<operation id="1618" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:914  %l1_result_V_addr_85 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_81

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_85"/></StgValue>
</operation>

<operation id="1619" st_id="96" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="9">
<![CDATA[
:915  %l1_result_V_load_84 = load i32* %l1_result_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_84"/></StgValue>
</operation>

<operation id="1620" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:918  %j_1_82 = or i9 %tmp_22, 83

]]></Node>
<StgValue><ssdm name="j_1_82"/></StgValue>
</operation>

<operation id="1621" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="9">
<![CDATA[
:919  %tmp_11_82 = zext i9 %j_1_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_82"/></StgValue>
</operation>

<operation id="1622" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:920  %weights_1_addr_84 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_82

]]></Node>
<StgValue><ssdm name="weights_1_addr_84"/></StgValue>
</operation>

<operation id="1623" st_id="96" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="9">
<![CDATA[
:921  %weights_1_load_83 = load i8* %weights_1_addr_84, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_83"/></StgValue>
</operation>

<operation id="1624" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:925  %l1_result_V_addr_86 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_82

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_86"/></StgValue>
</operation>

<operation id="1625" st_id="96" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="9">
<![CDATA[
:926  %l1_result_V_load_85 = load i32* %l1_result_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_85"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1626" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:410  %tmp_13_35 = add nsw i32 %l1_result_V_load_38, %tmp_12_35

]]></Node>
<StgValue><ssdm name="tmp_13_35"/></StgValue>
</operation>

<operation id="1627" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:417  %r_V_36 = mul i16 %lhs_V_36, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1628" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="16">
<![CDATA[
:418  %tmp_12_36 = sext i16 %r_V_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1629" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:421  %tmp_13_36 = add nsw i32 %l1_result_V_load_39, %tmp_12_36

]]></Node>
<StgValue><ssdm name="tmp_13_36"/></StgValue>
</operation>

<operation id="1630" st_id="97" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:428  %r_V_37 = mul i16 %lhs_V_37, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="1631" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="8">
<![CDATA[
:438  %lhs_V_38 = sext i8 %weights_1_load_39 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_38"/></StgValue>
</operation>

<operation id="1632" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:439  %r_V_38 = mul i16 %lhs_V_38, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="1633" st_id="97" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="9">
<![CDATA[
:888  %weights_1_load_80 = load i8* %weights_1_addr_81, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_80"/></StgValue>
</operation>

<operation id="1634" st_id="97" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="9">
<![CDATA[
:893  %l1_result_V_load_82 = load i32* %l1_result_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_82"/></StgValue>
</operation>

<operation id="1635" st_id="97" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="9">
<![CDATA[
:899  %weights_1_load_81 = load i8* %weights_1_addr_82, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_81"/></StgValue>
</operation>

<operation id="1636" st_id="97" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="9">
<![CDATA[
:904  %l1_result_V_load_83 = load i32* %l1_result_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_83"/></StgValue>
</operation>

<operation id="1637" st_id="97" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="9">
<![CDATA[
:910  %weights_1_load_82 = load i8* %weights_1_addr_83, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_82"/></StgValue>
</operation>

<operation id="1638" st_id="97" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="9">
<![CDATA[
:915  %l1_result_V_load_84 = load i32* %l1_result_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_84"/></StgValue>
</operation>

<operation id="1639" st_id="97" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="9">
<![CDATA[
:921  %weights_1_load_83 = load i8* %weights_1_addr_84, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_83"/></StgValue>
</operation>

<operation id="1640" st_id="97" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="9">
<![CDATA[
:926  %l1_result_V_load_85 = load i32* %l1_result_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_85"/></StgValue>
</operation>

<operation id="1641" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:929  %j_1_83 = or i9 %tmp_22, 84

]]></Node>
<StgValue><ssdm name="j_1_83"/></StgValue>
</operation>

<operation id="1642" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="9">
<![CDATA[
:930  %tmp_11_83 = zext i9 %j_1_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_83"/></StgValue>
</operation>

<operation id="1643" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:931  %weights_1_addr_85 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_83

]]></Node>
<StgValue><ssdm name="weights_1_addr_85"/></StgValue>
</operation>

<operation id="1644" st_id="97" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="9">
<![CDATA[
:932  %weights_1_load_84 = load i8* %weights_1_addr_85, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_84"/></StgValue>
</operation>

<operation id="1645" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:936  %l1_result_V_addr_87 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_83

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_87"/></StgValue>
</operation>

<operation id="1646" st_id="97" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="9">
<![CDATA[
:937  %l1_result_V_load_86 = load i32* %l1_result_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_86"/></StgValue>
</operation>

<operation id="1647" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:940  %j_1_84 = or i9 %tmp_22, 85

]]></Node>
<StgValue><ssdm name="j_1_84"/></StgValue>
</operation>

<operation id="1648" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="9">
<![CDATA[
:941  %tmp_11_84 = zext i9 %j_1_84 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_84"/></StgValue>
</operation>

<operation id="1649" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:942  %weights_1_addr_86 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_84

]]></Node>
<StgValue><ssdm name="weights_1_addr_86"/></StgValue>
</operation>

<operation id="1650" st_id="97" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="9">
<![CDATA[
:943  %weights_1_load_85 = load i8* %weights_1_addr_86, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_85"/></StgValue>
</operation>

<operation id="1651" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:947  %l1_result_V_addr_88 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_84

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_88"/></StgValue>
</operation>

<operation id="1652" st_id="97" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="9">
<![CDATA[
:948  %l1_result_V_load_87 = load i32* %l1_result_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_87"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1653" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:421  %tmp_13_36 = add nsw i32 %l1_result_V_load_39, %tmp_12_36

]]></Node>
<StgValue><ssdm name="tmp_13_36"/></StgValue>
</operation>

<operation id="1654" st_id="98" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:428  %r_V_37 = mul i16 %lhs_V_37, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="1655" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="16">
<![CDATA[
:429  %tmp_12_37 = sext i16 %r_V_37 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1656" st_id="98" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:432  %tmp_13_37 = add nsw i32 %l1_result_V_load_40, %tmp_12_37

]]></Node>
<StgValue><ssdm name="tmp_13_37"/></StgValue>
</operation>

<operation id="1657" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:439  %r_V_38 = mul i16 %lhs_V_38, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="1658" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="8">
<![CDATA[
:449  %lhs_V_39 = sext i8 %weights_1_load_40 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_39"/></StgValue>
</operation>

<operation id="1659" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:450  %r_V_39 = mul i16 %lhs_V_39, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="1660" st_id="98" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="9">
<![CDATA[
:910  %weights_1_load_82 = load i8* %weights_1_addr_83, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_82"/></StgValue>
</operation>

<operation id="1661" st_id="98" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="9">
<![CDATA[
:915  %l1_result_V_load_84 = load i32* %l1_result_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_84"/></StgValue>
</operation>

<operation id="1662" st_id="98" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="9">
<![CDATA[
:921  %weights_1_load_83 = load i8* %weights_1_addr_84, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_83"/></StgValue>
</operation>

<operation id="1663" st_id="98" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="9">
<![CDATA[
:926  %l1_result_V_load_85 = load i32* %l1_result_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_85"/></StgValue>
</operation>

<operation id="1664" st_id="98" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="9">
<![CDATA[
:932  %weights_1_load_84 = load i8* %weights_1_addr_85, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_84"/></StgValue>
</operation>

<operation id="1665" st_id="98" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="9">
<![CDATA[
:937  %l1_result_V_load_86 = load i32* %l1_result_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_86"/></StgValue>
</operation>

<operation id="1666" st_id="98" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="9">
<![CDATA[
:943  %weights_1_load_85 = load i8* %weights_1_addr_86, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_85"/></StgValue>
</operation>

<operation id="1667" st_id="98" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="9">
<![CDATA[
:948  %l1_result_V_load_87 = load i32* %l1_result_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_87"/></StgValue>
</operation>

<operation id="1668" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:951  %j_1_85 = or i9 %tmp_22, 86

]]></Node>
<StgValue><ssdm name="j_1_85"/></StgValue>
</operation>

<operation id="1669" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="9">
<![CDATA[
:952  %tmp_11_85 = zext i9 %j_1_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_85"/></StgValue>
</operation>

<operation id="1670" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:953  %weights_1_addr_87 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_85

]]></Node>
<StgValue><ssdm name="weights_1_addr_87"/></StgValue>
</operation>

<operation id="1671" st_id="98" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="9">
<![CDATA[
:954  %weights_1_load_86 = load i8* %weights_1_addr_87, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_86"/></StgValue>
</operation>

<operation id="1672" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:958  %l1_result_V_addr_89 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_85

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_89"/></StgValue>
</operation>

<operation id="1673" st_id="98" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="9">
<![CDATA[
:959  %l1_result_V_load_88 = load i32* %l1_result_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_88"/></StgValue>
</operation>

<operation id="1674" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:962  %j_1_86 = or i9 %tmp_22, 87

]]></Node>
<StgValue><ssdm name="j_1_86"/></StgValue>
</operation>

<operation id="1675" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="9">
<![CDATA[
:963  %tmp_11_86 = zext i9 %j_1_86 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_86"/></StgValue>
</operation>

<operation id="1676" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:964  %weights_1_addr_88 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_86

]]></Node>
<StgValue><ssdm name="weights_1_addr_88"/></StgValue>
</operation>

<operation id="1677" st_id="98" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="9">
<![CDATA[
:965  %weights_1_load_87 = load i8* %weights_1_addr_88, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_87"/></StgValue>
</operation>

<operation id="1678" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:969  %l1_result_V_addr_90 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_86

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_90"/></StgValue>
</operation>

<operation id="1679" st_id="98" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="9">
<![CDATA[
:970  %l1_result_V_load_89 = load i32* %l1_result_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_89"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1680" st_id="99" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:432  %tmp_13_37 = add nsw i32 %l1_result_V_load_40, %tmp_12_37

]]></Node>
<StgValue><ssdm name="tmp_13_37"/></StgValue>
</operation>

<operation id="1681" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:439  %r_V_38 = mul i16 %lhs_V_38, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="1682" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="16">
<![CDATA[
:440  %tmp_12_38 = sext i16 %r_V_38 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1683" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_13_38 = add nsw i32 %l1_result_V_load_41, %tmp_12_38

]]></Node>
<StgValue><ssdm name="tmp_13_38"/></StgValue>
</operation>

<operation id="1684" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:450  %r_V_39 = mul i16 %lhs_V_39, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="1685" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
:460  %lhs_V_40 = sext i8 %weights_1_load_41 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_40"/></StgValue>
</operation>

<operation id="1686" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:461  %r_V_40 = mul i16 %lhs_V_40, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1687" st_id="99" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="9">
<![CDATA[
:932  %weights_1_load_84 = load i8* %weights_1_addr_85, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_84"/></StgValue>
</operation>

<operation id="1688" st_id="99" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="9">
<![CDATA[
:937  %l1_result_V_load_86 = load i32* %l1_result_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_86"/></StgValue>
</operation>

<operation id="1689" st_id="99" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="9">
<![CDATA[
:943  %weights_1_load_85 = load i8* %weights_1_addr_86, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_85"/></StgValue>
</operation>

<operation id="1690" st_id="99" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="9">
<![CDATA[
:948  %l1_result_V_load_87 = load i32* %l1_result_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_87"/></StgValue>
</operation>

<operation id="1691" st_id="99" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="9">
<![CDATA[
:954  %weights_1_load_86 = load i8* %weights_1_addr_87, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_86"/></StgValue>
</operation>

<operation id="1692" st_id="99" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="9">
<![CDATA[
:959  %l1_result_V_load_88 = load i32* %l1_result_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_88"/></StgValue>
</operation>

<operation id="1693" st_id="99" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="9">
<![CDATA[
:965  %weights_1_load_87 = load i8* %weights_1_addr_88, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_87"/></StgValue>
</operation>

<operation id="1694" st_id="99" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="9">
<![CDATA[
:970  %l1_result_V_load_89 = load i32* %l1_result_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_89"/></StgValue>
</operation>

<operation id="1695" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:973  %j_1_87 = or i9 %tmp_22, 88

]]></Node>
<StgValue><ssdm name="j_1_87"/></StgValue>
</operation>

<operation id="1696" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="9">
<![CDATA[
:974  %tmp_11_87 = zext i9 %j_1_87 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_87"/></StgValue>
</operation>

<operation id="1697" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:975  %weights_1_addr_89 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_87

]]></Node>
<StgValue><ssdm name="weights_1_addr_89"/></StgValue>
</operation>

<operation id="1698" st_id="99" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="9">
<![CDATA[
:976  %weights_1_load_88 = load i8* %weights_1_addr_89, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_88"/></StgValue>
</operation>

<operation id="1699" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:980  %l1_result_V_addr_91 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_87

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_91"/></StgValue>
</operation>

<operation id="1700" st_id="99" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="9">
<![CDATA[
:981  %l1_result_V_load_90 = load i32* %l1_result_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_90"/></StgValue>
</operation>

<operation id="1701" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:984  %j_1_88 = or i9 %tmp_22, 89

]]></Node>
<StgValue><ssdm name="j_1_88"/></StgValue>
</operation>

<operation id="1702" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="9">
<![CDATA[
:985  %tmp_11_88 = zext i9 %j_1_88 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_88"/></StgValue>
</operation>

<operation id="1703" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:986  %weights_1_addr_90 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_88

]]></Node>
<StgValue><ssdm name="weights_1_addr_90"/></StgValue>
</operation>

<operation id="1704" st_id="99" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="9">
<![CDATA[
:987  %weights_1_load_89 = load i8* %weights_1_addr_90, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_89"/></StgValue>
</operation>

<operation id="1705" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:991  %l1_result_V_addr_92 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_88

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_92"/></StgValue>
</operation>

<operation id="1706" st_id="99" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="9">
<![CDATA[
:992  %l1_result_V_load_91 = load i32* %l1_result_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_91"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1707" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_13_38 = add nsw i32 %l1_result_V_load_41, %tmp_12_38

]]></Node>
<StgValue><ssdm name="tmp_13_38"/></StgValue>
</operation>

<operation id="1708" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:450  %r_V_39 = mul i16 %lhs_V_39, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="1709" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="16">
<![CDATA[
:451  %tmp_12_39 = sext i16 %r_V_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1710" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:454  %tmp_13_39 = add nsw i32 %l1_result_V_load_42, %tmp_12_39

]]></Node>
<StgValue><ssdm name="tmp_13_39"/></StgValue>
</operation>

<operation id="1711" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:461  %r_V_40 = mul i16 %lhs_V_40, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1712" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="8">
<![CDATA[
:471  %lhs_V_41 = sext i8 %weights_1_load_42 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_41"/></StgValue>
</operation>

<operation id="1713" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:472  %r_V_41 = mul i16 %lhs_V_41, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="1714" st_id="100" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="9">
<![CDATA[
:954  %weights_1_load_86 = load i8* %weights_1_addr_87, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_86"/></StgValue>
</operation>

<operation id="1715" st_id="100" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="9">
<![CDATA[
:959  %l1_result_V_load_88 = load i32* %l1_result_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_88"/></StgValue>
</operation>

<operation id="1716" st_id="100" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="9">
<![CDATA[
:965  %weights_1_load_87 = load i8* %weights_1_addr_88, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_87"/></StgValue>
</operation>

<operation id="1717" st_id="100" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="9">
<![CDATA[
:970  %l1_result_V_load_89 = load i32* %l1_result_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_89"/></StgValue>
</operation>

<operation id="1718" st_id="100" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="9">
<![CDATA[
:976  %weights_1_load_88 = load i8* %weights_1_addr_89, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_88"/></StgValue>
</operation>

<operation id="1719" st_id="100" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="9">
<![CDATA[
:981  %l1_result_V_load_90 = load i32* %l1_result_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_90"/></StgValue>
</operation>

<operation id="1720" st_id="100" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="9">
<![CDATA[
:987  %weights_1_load_89 = load i8* %weights_1_addr_90, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_89"/></StgValue>
</operation>

<operation id="1721" st_id="100" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="9">
<![CDATA[
:992  %l1_result_V_load_91 = load i32* %l1_result_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_91"/></StgValue>
</operation>

<operation id="1722" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:995  %j_1_89 = or i9 %tmp_22, 90

]]></Node>
<StgValue><ssdm name="j_1_89"/></StgValue>
</operation>

<operation id="1723" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="9">
<![CDATA[
:996  %tmp_11_89 = zext i9 %j_1_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_89"/></StgValue>
</operation>

<operation id="1724" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:997  %weights_1_addr_91 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_89

]]></Node>
<StgValue><ssdm name="weights_1_addr_91"/></StgValue>
</operation>

<operation id="1725" st_id="100" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="9">
<![CDATA[
:998  %weights_1_load_90 = load i8* %weights_1_addr_91, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_90"/></StgValue>
</operation>

<operation id="1726" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1002  %l1_result_V_addr_93 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_89

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_93"/></StgValue>
</operation>

<operation id="1727" st_id="100" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="9">
<![CDATA[
:1003  %l1_result_V_load_92 = load i32* %l1_result_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_92"/></StgValue>
</operation>

<operation id="1728" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1006  %j_1_90 = or i9 %tmp_22, 91

]]></Node>
<StgValue><ssdm name="j_1_90"/></StgValue>
</operation>

<operation id="1729" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="9">
<![CDATA[
:1007  %tmp_11_90 = zext i9 %j_1_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_90"/></StgValue>
</operation>

<operation id="1730" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1008  %weights_1_addr_92 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_90

]]></Node>
<StgValue><ssdm name="weights_1_addr_92"/></StgValue>
</operation>

<operation id="1731" st_id="100" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="9">
<![CDATA[
:1009  %weights_1_load_91 = load i8* %weights_1_addr_92, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_91"/></StgValue>
</operation>

<operation id="1732" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1013  %l1_result_V_addr_94 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_90

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_94"/></StgValue>
</operation>

<operation id="1733" st_id="100" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="9">
<![CDATA[
:1014  %l1_result_V_load_93 = load i32* %l1_result_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_93"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1734" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:454  %tmp_13_39 = add nsw i32 %l1_result_V_load_42, %tmp_12_39

]]></Node>
<StgValue><ssdm name="tmp_13_39"/></StgValue>
</operation>

<operation id="1735" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:461  %r_V_40 = mul i16 %lhs_V_40, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1736" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="16">
<![CDATA[
:462  %tmp_12_40 = sext i16 %r_V_40 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1737" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_13_40 = add nsw i32 %l1_result_V_load_43, %tmp_12_40

]]></Node>
<StgValue><ssdm name="tmp_13_40"/></StgValue>
</operation>

<operation id="1738" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:472  %r_V_41 = mul i16 %lhs_V_41, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="1739" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="8">
<![CDATA[
:482  %lhs_V_42 = sext i8 %weights_1_load_43 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_42"/></StgValue>
</operation>

<operation id="1740" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:483  %r_V_42 = mul i16 %lhs_V_42, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="1741" st_id="101" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="9">
<![CDATA[
:976  %weights_1_load_88 = load i8* %weights_1_addr_89, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_88"/></StgValue>
</operation>

<operation id="1742" st_id="101" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="9">
<![CDATA[
:981  %l1_result_V_load_90 = load i32* %l1_result_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_90"/></StgValue>
</operation>

<operation id="1743" st_id="101" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="9">
<![CDATA[
:987  %weights_1_load_89 = load i8* %weights_1_addr_90, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_89"/></StgValue>
</operation>

<operation id="1744" st_id="101" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="9">
<![CDATA[
:992  %l1_result_V_load_91 = load i32* %l1_result_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_91"/></StgValue>
</operation>

<operation id="1745" st_id="101" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="9">
<![CDATA[
:998  %weights_1_load_90 = load i8* %weights_1_addr_91, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_90"/></StgValue>
</operation>

<operation id="1746" st_id="101" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="9">
<![CDATA[
:1003  %l1_result_V_load_92 = load i32* %l1_result_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_92"/></StgValue>
</operation>

<operation id="1747" st_id="101" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="9">
<![CDATA[
:1009  %weights_1_load_91 = load i8* %weights_1_addr_92, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_91"/></StgValue>
</operation>

<operation id="1748" st_id="101" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="9">
<![CDATA[
:1014  %l1_result_V_load_93 = load i32* %l1_result_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_93"/></StgValue>
</operation>

<operation id="1749" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1017  %j_1_91 = or i9 %tmp_22, 92

]]></Node>
<StgValue><ssdm name="j_1_91"/></StgValue>
</operation>

<operation id="1750" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="9">
<![CDATA[
:1018  %tmp_11_91 = zext i9 %j_1_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_91"/></StgValue>
</operation>

<operation id="1751" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1019  %weights_1_addr_93 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_91

]]></Node>
<StgValue><ssdm name="weights_1_addr_93"/></StgValue>
</operation>

<operation id="1752" st_id="101" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="9">
<![CDATA[
:1020  %weights_1_load_92 = load i8* %weights_1_addr_93, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_92"/></StgValue>
</operation>

<operation id="1753" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1024  %l1_result_V_addr_95 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_91

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_95"/></StgValue>
</operation>

<operation id="1754" st_id="101" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="9">
<![CDATA[
:1025  %l1_result_V_load_94 = load i32* %l1_result_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_94"/></StgValue>
</operation>

<operation id="1755" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1028  %j_1_92 = or i9 %tmp_22, 93

]]></Node>
<StgValue><ssdm name="j_1_92"/></StgValue>
</operation>

<operation id="1756" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="9">
<![CDATA[
:1029  %tmp_11_92 = zext i9 %j_1_92 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_92"/></StgValue>
</operation>

<operation id="1757" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1030  %weights_1_addr_94 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_92

]]></Node>
<StgValue><ssdm name="weights_1_addr_94"/></StgValue>
</operation>

<operation id="1758" st_id="101" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="9">
<![CDATA[
:1031  %weights_1_load_93 = load i8* %weights_1_addr_94, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_93"/></StgValue>
</operation>

<operation id="1759" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1035  %l1_result_V_addr_96 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_92

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_96"/></StgValue>
</operation>

<operation id="1760" st_id="101" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="9">
<![CDATA[
:1036  %l1_result_V_load_95 = load i32* %l1_result_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_95"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1761" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_13_40 = add nsw i32 %l1_result_V_load_43, %tmp_12_40

]]></Node>
<StgValue><ssdm name="tmp_13_40"/></StgValue>
</operation>

<operation id="1762" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:472  %r_V_41 = mul i16 %lhs_V_41, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="1763" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
:473  %tmp_12_41 = sext i16 %r_V_41 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1764" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_13_41 = add nsw i32 %l1_result_V_load_44, %tmp_12_41

]]></Node>
<StgValue><ssdm name="tmp_13_41"/></StgValue>
</operation>

<operation id="1765" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:483  %r_V_42 = mul i16 %lhs_V_42, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="1766" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="8">
<![CDATA[
:493  %lhs_V_43 = sext i8 %weights_1_load_44 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_43"/></StgValue>
</operation>

<operation id="1767" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:494  %r_V_43 = mul i16 %lhs_V_43, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="1768" st_id="102" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="9">
<![CDATA[
:998  %weights_1_load_90 = load i8* %weights_1_addr_91, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_90"/></StgValue>
</operation>

<operation id="1769" st_id="102" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="9">
<![CDATA[
:1003  %l1_result_V_load_92 = load i32* %l1_result_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_92"/></StgValue>
</operation>

<operation id="1770" st_id="102" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="9">
<![CDATA[
:1009  %weights_1_load_91 = load i8* %weights_1_addr_92, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_91"/></StgValue>
</operation>

<operation id="1771" st_id="102" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="9">
<![CDATA[
:1014  %l1_result_V_load_93 = load i32* %l1_result_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_93"/></StgValue>
</operation>

<operation id="1772" st_id="102" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="9">
<![CDATA[
:1020  %weights_1_load_92 = load i8* %weights_1_addr_93, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_92"/></StgValue>
</operation>

<operation id="1773" st_id="102" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="9">
<![CDATA[
:1025  %l1_result_V_load_94 = load i32* %l1_result_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_94"/></StgValue>
</operation>

<operation id="1774" st_id="102" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="9">
<![CDATA[
:1031  %weights_1_load_93 = load i8* %weights_1_addr_94, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_93"/></StgValue>
</operation>

<operation id="1775" st_id="102" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="9">
<![CDATA[
:1036  %l1_result_V_load_95 = load i32* %l1_result_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_95"/></StgValue>
</operation>

<operation id="1776" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1039  %j_1_93 = or i9 %tmp_22, 94

]]></Node>
<StgValue><ssdm name="j_1_93"/></StgValue>
</operation>

<operation id="1777" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="9">
<![CDATA[
:1040  %tmp_11_93 = zext i9 %j_1_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_93"/></StgValue>
</operation>

<operation id="1778" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1041  %weights_1_addr_95 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_93

]]></Node>
<StgValue><ssdm name="weights_1_addr_95"/></StgValue>
</operation>

<operation id="1779" st_id="102" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="9">
<![CDATA[
:1042  %weights_1_load_94 = load i8* %weights_1_addr_95, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_94"/></StgValue>
</operation>

<operation id="1780" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1046  %l1_result_V_addr_97 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_93

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_97"/></StgValue>
</operation>

<operation id="1781" st_id="102" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="9">
<![CDATA[
:1047  %l1_result_V_load_96 = load i32* %l1_result_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_96"/></StgValue>
</operation>

<operation id="1782" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1050  %j_1_94 = or i9 %tmp_22, 95

]]></Node>
<StgValue><ssdm name="j_1_94"/></StgValue>
</operation>

<operation id="1783" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="9">
<![CDATA[
:1051  %tmp_11_94 = zext i9 %j_1_94 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_94"/></StgValue>
</operation>

<operation id="1784" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1052  %weights_1_addr_96 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_94

]]></Node>
<StgValue><ssdm name="weights_1_addr_96"/></StgValue>
</operation>

<operation id="1785" st_id="102" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="9">
<![CDATA[
:1053  %weights_1_load_95 = load i8* %weights_1_addr_96, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_95"/></StgValue>
</operation>

<operation id="1786" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1057  %l1_result_V_addr_98 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_94

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_98"/></StgValue>
</operation>

<operation id="1787" st_id="102" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="9">
<![CDATA[
:1058  %l1_result_V_load_97 = load i32* %l1_result_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_97"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1788" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_13_41 = add nsw i32 %l1_result_V_load_44, %tmp_12_41

]]></Node>
<StgValue><ssdm name="tmp_13_41"/></StgValue>
</operation>

<operation id="1789" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:483  %r_V_42 = mul i16 %lhs_V_42, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="1790" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="16">
<![CDATA[
:484  %tmp_12_42 = sext i16 %r_V_42 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="1791" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_13_42 = add nsw i32 %l1_result_V_load_45, %tmp_12_42

]]></Node>
<StgValue><ssdm name="tmp_13_42"/></StgValue>
</operation>

<operation id="1792" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:494  %r_V_43 = mul i16 %lhs_V_43, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="1793" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="8">
<![CDATA[
:504  %lhs_V_44 = sext i8 %weights_1_load_45 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_44"/></StgValue>
</operation>

<operation id="1794" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:505  %r_V_44 = mul i16 %lhs_V_44, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="1795" st_id="103" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="9">
<![CDATA[
:1020  %weights_1_load_92 = load i8* %weights_1_addr_93, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_92"/></StgValue>
</operation>

<operation id="1796" st_id="103" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="9">
<![CDATA[
:1025  %l1_result_V_load_94 = load i32* %l1_result_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_94"/></StgValue>
</operation>

<operation id="1797" st_id="103" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="9">
<![CDATA[
:1031  %weights_1_load_93 = load i8* %weights_1_addr_94, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_93"/></StgValue>
</operation>

<operation id="1798" st_id="103" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="9">
<![CDATA[
:1036  %l1_result_V_load_95 = load i32* %l1_result_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_95"/></StgValue>
</operation>

<operation id="1799" st_id="103" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="9">
<![CDATA[
:1042  %weights_1_load_94 = load i8* %weights_1_addr_95, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_94"/></StgValue>
</operation>

<operation id="1800" st_id="103" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="9">
<![CDATA[
:1047  %l1_result_V_load_96 = load i32* %l1_result_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_96"/></StgValue>
</operation>

<operation id="1801" st_id="103" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="9">
<![CDATA[
:1053  %weights_1_load_95 = load i8* %weights_1_addr_96, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_95"/></StgValue>
</operation>

<operation id="1802" st_id="103" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="9">
<![CDATA[
:1058  %l1_result_V_load_97 = load i32* %l1_result_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_97"/></StgValue>
</operation>

<operation id="1803" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1061  %j_1_95 = or i9 %tmp_22, 96

]]></Node>
<StgValue><ssdm name="j_1_95"/></StgValue>
</operation>

<operation id="1804" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="9">
<![CDATA[
:1062  %tmp_11_95 = zext i9 %j_1_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_95"/></StgValue>
</operation>

<operation id="1805" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1063  %weights_1_addr_97 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_95

]]></Node>
<StgValue><ssdm name="weights_1_addr_97"/></StgValue>
</operation>

<operation id="1806" st_id="103" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="9">
<![CDATA[
:1064  %weights_1_load_96 = load i8* %weights_1_addr_97, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_96"/></StgValue>
</operation>

<operation id="1807" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1068  %l1_result_V_addr_99 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_95

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_99"/></StgValue>
</operation>

<operation id="1808" st_id="103" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="9">
<![CDATA[
:1069  %l1_result_V_load_98 = load i32* %l1_result_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_98"/></StgValue>
</operation>

<operation id="1809" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1072  %j_1_96 = or i9 %tmp_22, 97

]]></Node>
<StgValue><ssdm name="j_1_96"/></StgValue>
</operation>

<operation id="1810" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="9">
<![CDATA[
:1073  %tmp_11_96 = zext i9 %j_1_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_96"/></StgValue>
</operation>

<operation id="1811" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1074  %weights_1_addr_98 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_96

]]></Node>
<StgValue><ssdm name="weights_1_addr_98"/></StgValue>
</operation>

<operation id="1812" st_id="103" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="9">
<![CDATA[
:1075  %weights_1_load_97 = load i8* %weights_1_addr_98, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_97"/></StgValue>
</operation>

<operation id="1813" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1079  %l1_result_V_addr_100 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_96

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_100"/></StgValue>
</operation>

<operation id="1814" st_id="103" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="9">
<![CDATA[
:1080  %l1_result_V_load_99 = load i32* %l1_result_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_99"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1815" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_13_42 = add nsw i32 %l1_result_V_load_45, %tmp_12_42

]]></Node>
<StgValue><ssdm name="tmp_13_42"/></StgValue>
</operation>

<operation id="1816" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:494  %r_V_43 = mul i16 %lhs_V_43, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="1817" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="16">
<![CDATA[
:495  %tmp_12_43 = sext i16 %r_V_43 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="1818" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_13_43 = add nsw i32 %l1_result_V_load_46, %tmp_12_43

]]></Node>
<StgValue><ssdm name="tmp_13_43"/></StgValue>
</operation>

<operation id="1819" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:505  %r_V_44 = mul i16 %lhs_V_44, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="1820" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="8">
<![CDATA[
:515  %lhs_V_45 = sext i8 %weights_1_load_46 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_45"/></StgValue>
</operation>

<operation id="1821" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:516  %r_V_45 = mul i16 %lhs_V_45, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="1822" st_id="104" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="9">
<![CDATA[
:1042  %weights_1_load_94 = load i8* %weights_1_addr_95, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_94"/></StgValue>
</operation>

<operation id="1823" st_id="104" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="9">
<![CDATA[
:1047  %l1_result_V_load_96 = load i32* %l1_result_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_96"/></StgValue>
</operation>

<operation id="1824" st_id="104" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="9">
<![CDATA[
:1053  %weights_1_load_95 = load i8* %weights_1_addr_96, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_95"/></StgValue>
</operation>

<operation id="1825" st_id="104" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="9">
<![CDATA[
:1058  %l1_result_V_load_97 = load i32* %l1_result_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_97"/></StgValue>
</operation>

<operation id="1826" st_id="104" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="9">
<![CDATA[
:1064  %weights_1_load_96 = load i8* %weights_1_addr_97, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_96"/></StgValue>
</operation>

<operation id="1827" st_id="104" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="9">
<![CDATA[
:1069  %l1_result_V_load_98 = load i32* %l1_result_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_98"/></StgValue>
</operation>

<operation id="1828" st_id="104" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="9">
<![CDATA[
:1075  %weights_1_load_97 = load i8* %weights_1_addr_98, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_97"/></StgValue>
</operation>

<operation id="1829" st_id="104" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="9">
<![CDATA[
:1080  %l1_result_V_load_99 = load i32* %l1_result_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_99"/></StgValue>
</operation>

<operation id="1830" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1083  %j_1_97 = or i9 %tmp_22, 98

]]></Node>
<StgValue><ssdm name="j_1_97"/></StgValue>
</operation>

<operation id="1831" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="9">
<![CDATA[
:1084  %tmp_11_97 = zext i9 %j_1_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_97"/></StgValue>
</operation>

<operation id="1832" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1085  %weights_1_addr_99 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_97

]]></Node>
<StgValue><ssdm name="weights_1_addr_99"/></StgValue>
</operation>

<operation id="1833" st_id="104" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="9">
<![CDATA[
:1086  %weights_1_load_98 = load i8* %weights_1_addr_99, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_98"/></StgValue>
</operation>

<operation id="1834" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1090  %l1_result_V_addr_101 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_97

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_101"/></StgValue>
</operation>

<operation id="1835" st_id="104" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="9">
<![CDATA[
:1091  %l1_result_V_load_100 = load i32* %l1_result_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_100"/></StgValue>
</operation>

<operation id="1836" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1094  %j_1_98 = or i9 %tmp_22, 99

]]></Node>
<StgValue><ssdm name="j_1_98"/></StgValue>
</operation>

<operation id="1837" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="9">
<![CDATA[
:1095  %tmp_11_98 = zext i9 %j_1_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_98"/></StgValue>
</operation>

<operation id="1838" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1096  %weights_1_addr_100 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_98

]]></Node>
<StgValue><ssdm name="weights_1_addr_100"/></StgValue>
</operation>

<operation id="1839" st_id="104" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="9">
<![CDATA[
:1097  %weights_1_load_99 = load i8* %weights_1_addr_100, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_99"/></StgValue>
</operation>

<operation id="1840" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1101  %l1_result_V_addr_102 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_98

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_102"/></StgValue>
</operation>

<operation id="1841" st_id="104" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="9">
<![CDATA[
:1102  %l1_result_V_load_101 = load i32* %l1_result_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_101"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1842" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_13_43 = add nsw i32 %l1_result_V_load_46, %tmp_12_43

]]></Node>
<StgValue><ssdm name="tmp_13_43"/></StgValue>
</operation>

<operation id="1843" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:505  %r_V_44 = mul i16 %lhs_V_44, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="1844" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="16">
<![CDATA[
:506  %tmp_12_44 = sext i16 %r_V_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="1845" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_13_44 = add nsw i32 %l1_result_V_load_47, %tmp_12_44

]]></Node>
<StgValue><ssdm name="tmp_13_44"/></StgValue>
</operation>

<operation id="1846" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:516  %r_V_45 = mul i16 %lhs_V_45, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="1847" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="8">
<![CDATA[
:526  %lhs_V_46 = sext i8 %weights_1_load_47 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_46"/></StgValue>
</operation>

<operation id="1848" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:527  %r_V_46 = mul i16 %lhs_V_46, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="1849" st_id="105" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="9">
<![CDATA[
:1064  %weights_1_load_96 = load i8* %weights_1_addr_97, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_96"/></StgValue>
</operation>

<operation id="1850" st_id="105" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="9">
<![CDATA[
:1069  %l1_result_V_load_98 = load i32* %l1_result_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_98"/></StgValue>
</operation>

<operation id="1851" st_id="105" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="9">
<![CDATA[
:1075  %weights_1_load_97 = load i8* %weights_1_addr_98, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_97"/></StgValue>
</operation>

<operation id="1852" st_id="105" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="9">
<![CDATA[
:1080  %l1_result_V_load_99 = load i32* %l1_result_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_99"/></StgValue>
</operation>

<operation id="1853" st_id="105" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="9">
<![CDATA[
:1086  %weights_1_load_98 = load i8* %weights_1_addr_99, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_98"/></StgValue>
</operation>

<operation id="1854" st_id="105" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="9">
<![CDATA[
:1091  %l1_result_V_load_100 = load i32* %l1_result_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_100"/></StgValue>
</operation>

<operation id="1855" st_id="105" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="9">
<![CDATA[
:1097  %weights_1_load_99 = load i8* %weights_1_addr_100, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_99"/></StgValue>
</operation>

<operation id="1856" st_id="105" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="9">
<![CDATA[
:1102  %l1_result_V_load_101 = load i32* %l1_result_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_101"/></StgValue>
</operation>

<operation id="1857" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1105  %j_1_99 = or i9 %tmp_22, 100

]]></Node>
<StgValue><ssdm name="j_1_99"/></StgValue>
</operation>

<operation id="1858" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="9">
<![CDATA[
:1106  %tmp_11_99 = zext i9 %j_1_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_99"/></StgValue>
</operation>

<operation id="1859" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1107  %weights_1_addr_101 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_99

]]></Node>
<StgValue><ssdm name="weights_1_addr_101"/></StgValue>
</operation>

<operation id="1860" st_id="105" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="9">
<![CDATA[
:1108  %weights_1_load_100 = load i8* %weights_1_addr_101, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_100"/></StgValue>
</operation>

<operation id="1861" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1112  %l1_result_V_addr_103 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_99

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_103"/></StgValue>
</operation>

<operation id="1862" st_id="105" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="9">
<![CDATA[
:1113  %l1_result_V_load_102 = load i32* %l1_result_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_102"/></StgValue>
</operation>

<operation id="1863" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1116  %j_1_100 = or i9 %tmp_22, 101

]]></Node>
<StgValue><ssdm name="j_1_100"/></StgValue>
</operation>

<operation id="1864" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="9">
<![CDATA[
:1117  %tmp_11_100 = zext i9 %j_1_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_100"/></StgValue>
</operation>

<operation id="1865" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1118  %weights_1_addr_102 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_100

]]></Node>
<StgValue><ssdm name="weights_1_addr_102"/></StgValue>
</operation>

<operation id="1866" st_id="105" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="9">
<![CDATA[
:1119  %weights_1_load_101 = load i8* %weights_1_addr_102, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_101"/></StgValue>
</operation>

<operation id="1867" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1123  %l1_result_V_addr_104 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_100

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_104"/></StgValue>
</operation>

<operation id="1868" st_id="105" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="9">
<![CDATA[
:1124  %l1_result_V_load_103 = load i32* %l1_result_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_103"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1869" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_13_44 = add nsw i32 %l1_result_V_load_47, %tmp_12_44

]]></Node>
<StgValue><ssdm name="tmp_13_44"/></StgValue>
</operation>

<operation id="1870" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:516  %r_V_45 = mul i16 %lhs_V_45, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="1871" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="16">
<![CDATA[
:517  %tmp_12_45 = sext i16 %r_V_45 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="1872" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_13_45 = add nsw i32 %l1_result_V_load_48, %tmp_12_45

]]></Node>
<StgValue><ssdm name="tmp_13_45"/></StgValue>
</operation>

<operation id="1873" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:527  %r_V_46 = mul i16 %lhs_V_46, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="1874" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="8">
<![CDATA[
:537  %lhs_V_47 = sext i8 %weights_1_load_48 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_47"/></StgValue>
</operation>

<operation id="1875" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:538  %r_V_47 = mul i16 %lhs_V_47, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="1876" st_id="106" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="9">
<![CDATA[
:1086  %weights_1_load_98 = load i8* %weights_1_addr_99, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_98"/></StgValue>
</operation>

<operation id="1877" st_id="106" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="9">
<![CDATA[
:1091  %l1_result_V_load_100 = load i32* %l1_result_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_100"/></StgValue>
</operation>

<operation id="1878" st_id="106" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="9">
<![CDATA[
:1097  %weights_1_load_99 = load i8* %weights_1_addr_100, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_99"/></StgValue>
</operation>

<operation id="1879" st_id="106" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="9">
<![CDATA[
:1102  %l1_result_V_load_101 = load i32* %l1_result_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_101"/></StgValue>
</operation>

<operation id="1880" st_id="106" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="9">
<![CDATA[
:1108  %weights_1_load_100 = load i8* %weights_1_addr_101, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_100"/></StgValue>
</operation>

<operation id="1881" st_id="106" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="9">
<![CDATA[
:1113  %l1_result_V_load_102 = load i32* %l1_result_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_102"/></StgValue>
</operation>

<operation id="1882" st_id="106" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="9">
<![CDATA[
:1119  %weights_1_load_101 = load i8* %weights_1_addr_102, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_101"/></StgValue>
</operation>

<operation id="1883" st_id="106" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="9">
<![CDATA[
:1124  %l1_result_V_load_103 = load i32* %l1_result_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_103"/></StgValue>
</operation>

<operation id="1884" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1127  %j_1_101 = or i9 %tmp_22, 102

]]></Node>
<StgValue><ssdm name="j_1_101"/></StgValue>
</operation>

<operation id="1885" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="9">
<![CDATA[
:1128  %tmp_11_101 = zext i9 %j_1_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_101"/></StgValue>
</operation>

<operation id="1886" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1129  %weights_1_addr_103 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_101

]]></Node>
<StgValue><ssdm name="weights_1_addr_103"/></StgValue>
</operation>

<operation id="1887" st_id="106" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="9">
<![CDATA[
:1130  %weights_1_load_102 = load i8* %weights_1_addr_103, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_102"/></StgValue>
</operation>

<operation id="1888" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1134  %l1_result_V_addr_105 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_101

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_105"/></StgValue>
</operation>

<operation id="1889" st_id="106" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="9">
<![CDATA[
:1135  %l1_result_V_load_104 = load i32* %l1_result_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_104"/></StgValue>
</operation>

<operation id="1890" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1138  %j_1_102 = or i9 %tmp_22, 103

]]></Node>
<StgValue><ssdm name="j_1_102"/></StgValue>
</operation>

<operation id="1891" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="9">
<![CDATA[
:1139  %tmp_11_102 = zext i9 %j_1_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_102"/></StgValue>
</operation>

<operation id="1892" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1140  %weights_1_addr_104 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_102

]]></Node>
<StgValue><ssdm name="weights_1_addr_104"/></StgValue>
</operation>

<operation id="1893" st_id="106" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="9">
<![CDATA[
:1141  %weights_1_load_103 = load i8* %weights_1_addr_104, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_103"/></StgValue>
</operation>

<operation id="1894" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1145  %l1_result_V_addr_106 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_102

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_106"/></StgValue>
</operation>

<operation id="1895" st_id="106" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="9">
<![CDATA[
:1146  %l1_result_V_load_105 = load i32* %l1_result_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_105"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1896" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_13_45 = add nsw i32 %l1_result_V_load_48, %tmp_12_45

]]></Node>
<StgValue><ssdm name="tmp_13_45"/></StgValue>
</operation>

<operation id="1897" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:527  %r_V_46 = mul i16 %lhs_V_46, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="1898" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="16">
<![CDATA[
:528  %tmp_12_46 = sext i16 %r_V_46 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="1899" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:531  %tmp_13_46 = add nsw i32 %l1_result_V_load_49, %tmp_12_46

]]></Node>
<StgValue><ssdm name="tmp_13_46"/></StgValue>
</operation>

<operation id="1900" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:538  %r_V_47 = mul i16 %lhs_V_47, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="1901" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="8">
<![CDATA[
:548  %lhs_V_48 = sext i8 %weights_1_load_49 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_48"/></StgValue>
</operation>

<operation id="1902" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:549  %r_V_48 = mul i16 %lhs_V_48, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="1903" st_id="107" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="9">
<![CDATA[
:1108  %weights_1_load_100 = load i8* %weights_1_addr_101, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_100"/></StgValue>
</operation>

<operation id="1904" st_id="107" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="9">
<![CDATA[
:1113  %l1_result_V_load_102 = load i32* %l1_result_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_102"/></StgValue>
</operation>

<operation id="1905" st_id="107" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="9">
<![CDATA[
:1119  %weights_1_load_101 = load i8* %weights_1_addr_102, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_101"/></StgValue>
</operation>

<operation id="1906" st_id="107" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="9">
<![CDATA[
:1124  %l1_result_V_load_103 = load i32* %l1_result_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_103"/></StgValue>
</operation>

<operation id="1907" st_id="107" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="9">
<![CDATA[
:1130  %weights_1_load_102 = load i8* %weights_1_addr_103, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_102"/></StgValue>
</operation>

<operation id="1908" st_id="107" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="9">
<![CDATA[
:1135  %l1_result_V_load_104 = load i32* %l1_result_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_104"/></StgValue>
</operation>

<operation id="1909" st_id="107" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="9">
<![CDATA[
:1141  %weights_1_load_103 = load i8* %weights_1_addr_104, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_103"/></StgValue>
</operation>

<operation id="1910" st_id="107" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="9">
<![CDATA[
:1146  %l1_result_V_load_105 = load i32* %l1_result_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_105"/></StgValue>
</operation>

<operation id="1911" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1149  %j_1_103 = or i9 %tmp_22, 104

]]></Node>
<StgValue><ssdm name="j_1_103"/></StgValue>
</operation>

<operation id="1912" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="9">
<![CDATA[
:1150  %tmp_11_103 = zext i9 %j_1_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_103"/></StgValue>
</operation>

<operation id="1913" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1151  %weights_1_addr_105 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_103

]]></Node>
<StgValue><ssdm name="weights_1_addr_105"/></StgValue>
</operation>

<operation id="1914" st_id="107" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="9">
<![CDATA[
:1152  %weights_1_load_104 = load i8* %weights_1_addr_105, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_104"/></StgValue>
</operation>

<operation id="1915" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1156  %l1_result_V_addr_107 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_103

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_107"/></StgValue>
</operation>

<operation id="1916" st_id="107" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="9">
<![CDATA[
:1157  %l1_result_V_load_106 = load i32* %l1_result_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_106"/></StgValue>
</operation>

<operation id="1917" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1160  %j_1_104 = or i9 %tmp_22, 105

]]></Node>
<StgValue><ssdm name="j_1_104"/></StgValue>
</operation>

<operation id="1918" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="9">
<![CDATA[
:1161  %tmp_11_104 = zext i9 %j_1_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_104"/></StgValue>
</operation>

<operation id="1919" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1162  %weights_1_addr_106 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_104

]]></Node>
<StgValue><ssdm name="weights_1_addr_106"/></StgValue>
</operation>

<operation id="1920" st_id="107" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="9">
<![CDATA[
:1163  %weights_1_load_105 = load i8* %weights_1_addr_106, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_105"/></StgValue>
</operation>

<operation id="1921" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1167  %l1_result_V_addr_108 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_104

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_108"/></StgValue>
</operation>

<operation id="1922" st_id="107" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="9">
<![CDATA[
:1168  %l1_result_V_load_107 = load i32* %l1_result_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_107"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1923" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:531  %tmp_13_46 = add nsw i32 %l1_result_V_load_49, %tmp_12_46

]]></Node>
<StgValue><ssdm name="tmp_13_46"/></StgValue>
</operation>

<operation id="1924" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:538  %r_V_47 = mul i16 %lhs_V_47, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="1925" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="16">
<![CDATA[
:539  %tmp_12_47 = sext i16 %r_V_47 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="1926" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:542  %tmp_13_47 = add nsw i32 %l1_result_V_load_50, %tmp_12_47

]]></Node>
<StgValue><ssdm name="tmp_13_47"/></StgValue>
</operation>

<operation id="1927" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:549  %r_V_48 = mul i16 %lhs_V_48, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="1928" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="8">
<![CDATA[
:559  %lhs_V_49 = sext i8 %weights_1_load_50 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_49"/></StgValue>
</operation>

<operation id="1929" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:560  %r_V_49 = mul i16 %lhs_V_49, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="1930" st_id="108" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="9">
<![CDATA[
:1130  %weights_1_load_102 = load i8* %weights_1_addr_103, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_102"/></StgValue>
</operation>

<operation id="1931" st_id="108" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="9">
<![CDATA[
:1135  %l1_result_V_load_104 = load i32* %l1_result_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_104"/></StgValue>
</operation>

<operation id="1932" st_id="108" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="9">
<![CDATA[
:1141  %weights_1_load_103 = load i8* %weights_1_addr_104, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_103"/></StgValue>
</operation>

<operation id="1933" st_id="108" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="9">
<![CDATA[
:1146  %l1_result_V_load_105 = load i32* %l1_result_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_105"/></StgValue>
</operation>

<operation id="1934" st_id="108" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="9">
<![CDATA[
:1152  %weights_1_load_104 = load i8* %weights_1_addr_105, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_104"/></StgValue>
</operation>

<operation id="1935" st_id="108" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="9">
<![CDATA[
:1157  %l1_result_V_load_106 = load i32* %l1_result_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_106"/></StgValue>
</operation>

<operation id="1936" st_id="108" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="9">
<![CDATA[
:1163  %weights_1_load_105 = load i8* %weights_1_addr_106, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_105"/></StgValue>
</operation>

<operation id="1937" st_id="108" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="9">
<![CDATA[
:1168  %l1_result_V_load_107 = load i32* %l1_result_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_107"/></StgValue>
</operation>

<operation id="1938" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1171  %j_1_105 = or i9 %tmp_22, 106

]]></Node>
<StgValue><ssdm name="j_1_105"/></StgValue>
</operation>

<operation id="1939" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="9">
<![CDATA[
:1172  %tmp_11_105 = zext i9 %j_1_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_105"/></StgValue>
</operation>

<operation id="1940" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1173  %weights_1_addr_107 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_105

]]></Node>
<StgValue><ssdm name="weights_1_addr_107"/></StgValue>
</operation>

<operation id="1941" st_id="108" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="9">
<![CDATA[
:1174  %weights_1_load_106 = load i8* %weights_1_addr_107, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_106"/></StgValue>
</operation>

<operation id="1942" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1178  %l1_result_V_addr_109 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_105

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_109"/></StgValue>
</operation>

<operation id="1943" st_id="108" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="9">
<![CDATA[
:1179  %l1_result_V_load_108 = load i32* %l1_result_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_108"/></StgValue>
</operation>

<operation id="1944" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1182  %j_1_106 = or i9 %tmp_22, 107

]]></Node>
<StgValue><ssdm name="j_1_106"/></StgValue>
</operation>

<operation id="1945" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="9">
<![CDATA[
:1183  %tmp_11_106 = zext i9 %j_1_106 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_106"/></StgValue>
</operation>

<operation id="1946" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1184  %weights_1_addr_108 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_106

]]></Node>
<StgValue><ssdm name="weights_1_addr_108"/></StgValue>
</operation>

<operation id="1947" st_id="108" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="9">
<![CDATA[
:1185  %weights_1_load_107 = load i8* %weights_1_addr_108, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_107"/></StgValue>
</operation>

<operation id="1948" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1189  %l1_result_V_addr_110 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_106

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_110"/></StgValue>
</operation>

<operation id="1949" st_id="108" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="9">
<![CDATA[
:1190  %l1_result_V_load_109 = load i32* %l1_result_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_109"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1950" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:542  %tmp_13_47 = add nsw i32 %l1_result_V_load_50, %tmp_12_47

]]></Node>
<StgValue><ssdm name="tmp_13_47"/></StgValue>
</operation>

<operation id="1951" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:549  %r_V_48 = mul i16 %lhs_V_48, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="1952" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="16">
<![CDATA[
:550  %tmp_12_48 = sext i16 %r_V_48 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="1953" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:553  %tmp_13_48 = add nsw i32 %l1_result_V_load_51, %tmp_12_48

]]></Node>
<StgValue><ssdm name="tmp_13_48"/></StgValue>
</operation>

<operation id="1954" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:560  %r_V_49 = mul i16 %lhs_V_49, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="1955" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="8">
<![CDATA[
:570  %lhs_V_50 = sext i8 %weights_1_load_51 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_50"/></StgValue>
</operation>

<operation id="1956" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:571  %r_V_50 = mul i16 %lhs_V_50, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="1957" st_id="109" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="9">
<![CDATA[
:1152  %weights_1_load_104 = load i8* %weights_1_addr_105, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_104"/></StgValue>
</operation>

<operation id="1958" st_id="109" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="9">
<![CDATA[
:1157  %l1_result_V_load_106 = load i32* %l1_result_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_106"/></StgValue>
</operation>

<operation id="1959" st_id="109" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="9">
<![CDATA[
:1163  %weights_1_load_105 = load i8* %weights_1_addr_106, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_105"/></StgValue>
</operation>

<operation id="1960" st_id="109" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="9">
<![CDATA[
:1168  %l1_result_V_load_107 = load i32* %l1_result_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_107"/></StgValue>
</operation>

<operation id="1961" st_id="109" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="9">
<![CDATA[
:1174  %weights_1_load_106 = load i8* %weights_1_addr_107, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_106"/></StgValue>
</operation>

<operation id="1962" st_id="109" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="9">
<![CDATA[
:1179  %l1_result_V_load_108 = load i32* %l1_result_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_108"/></StgValue>
</operation>

<operation id="1963" st_id="109" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="9">
<![CDATA[
:1185  %weights_1_load_107 = load i8* %weights_1_addr_108, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_107"/></StgValue>
</operation>

<operation id="1964" st_id="109" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="9">
<![CDATA[
:1190  %l1_result_V_load_109 = load i32* %l1_result_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_109"/></StgValue>
</operation>

<operation id="1965" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1193  %j_1_107 = or i9 %tmp_22, 108

]]></Node>
<StgValue><ssdm name="j_1_107"/></StgValue>
</operation>

<operation id="1966" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="9">
<![CDATA[
:1194  %tmp_11_107 = zext i9 %j_1_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_107"/></StgValue>
</operation>

<operation id="1967" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1195  %weights_1_addr_109 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_107

]]></Node>
<StgValue><ssdm name="weights_1_addr_109"/></StgValue>
</operation>

<operation id="1968" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="9">
<![CDATA[
:1196  %weights_1_load_108 = load i8* %weights_1_addr_109, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_108"/></StgValue>
</operation>

<operation id="1969" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1200  %l1_result_V_addr_111 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_107

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_111"/></StgValue>
</operation>

<operation id="1970" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="9">
<![CDATA[
:1201  %l1_result_V_load_110 = load i32* %l1_result_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_110"/></StgValue>
</operation>

<operation id="1971" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1204  %j_1_108 = or i9 %tmp_22, 109

]]></Node>
<StgValue><ssdm name="j_1_108"/></StgValue>
</operation>

<operation id="1972" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="9">
<![CDATA[
:1205  %tmp_11_108 = zext i9 %j_1_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_108"/></StgValue>
</operation>

<operation id="1973" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1206  %weights_1_addr_110 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_108

]]></Node>
<StgValue><ssdm name="weights_1_addr_110"/></StgValue>
</operation>

<operation id="1974" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="9">
<![CDATA[
:1207  %weights_1_load_109 = load i8* %weights_1_addr_110, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_109"/></StgValue>
</operation>

<operation id="1975" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1211  %l1_result_V_addr_112 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_108

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_112"/></StgValue>
</operation>

<operation id="1976" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="9">
<![CDATA[
:1212  %l1_result_V_load_111 = load i32* %l1_result_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_111"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1977" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:553  %tmp_13_48 = add nsw i32 %l1_result_V_load_51, %tmp_12_48

]]></Node>
<StgValue><ssdm name="tmp_13_48"/></StgValue>
</operation>

<operation id="1978" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:560  %r_V_49 = mul i16 %lhs_V_49, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="1979" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="16">
<![CDATA[
:561  %tmp_12_49 = sext i16 %r_V_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="1980" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:564  %tmp_13_49 = add nsw i32 %l1_result_V_load_52, %tmp_12_49

]]></Node>
<StgValue><ssdm name="tmp_13_49"/></StgValue>
</operation>

<operation id="1981" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:571  %r_V_50 = mul i16 %lhs_V_50, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="1982" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="8">
<![CDATA[
:581  %lhs_V_51 = sext i8 %weights_1_load_52 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_51"/></StgValue>
</operation>

<operation id="1983" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:582  %r_V_51 = mul i16 %lhs_V_51, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="1984" st_id="110" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="9">
<![CDATA[
:1174  %weights_1_load_106 = load i8* %weights_1_addr_107, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_106"/></StgValue>
</operation>

<operation id="1985" st_id="110" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="9">
<![CDATA[
:1179  %l1_result_V_load_108 = load i32* %l1_result_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_108"/></StgValue>
</operation>

<operation id="1986" st_id="110" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="9">
<![CDATA[
:1185  %weights_1_load_107 = load i8* %weights_1_addr_108, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_107"/></StgValue>
</operation>

<operation id="1987" st_id="110" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="9">
<![CDATA[
:1190  %l1_result_V_load_109 = load i32* %l1_result_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_109"/></StgValue>
</operation>

<operation id="1988" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="9">
<![CDATA[
:1196  %weights_1_load_108 = load i8* %weights_1_addr_109, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_108"/></StgValue>
</operation>

<operation id="1989" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="9">
<![CDATA[
:1201  %l1_result_V_load_110 = load i32* %l1_result_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_110"/></StgValue>
</operation>

<operation id="1990" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="9">
<![CDATA[
:1207  %weights_1_load_109 = load i8* %weights_1_addr_110, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_109"/></StgValue>
</operation>

<operation id="1991" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="9">
<![CDATA[
:1212  %l1_result_V_load_111 = load i32* %l1_result_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_111"/></StgValue>
</operation>

<operation id="1992" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1215  %j_1_109 = or i9 %tmp_22, 110

]]></Node>
<StgValue><ssdm name="j_1_109"/></StgValue>
</operation>

<operation id="1993" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="9">
<![CDATA[
:1216  %tmp_11_109 = zext i9 %j_1_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_109"/></StgValue>
</operation>

<operation id="1994" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1217  %weights_1_addr_111 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_109

]]></Node>
<StgValue><ssdm name="weights_1_addr_111"/></StgValue>
</operation>

<operation id="1995" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="9">
<![CDATA[
:1218  %weights_1_load_110 = load i8* %weights_1_addr_111, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_110"/></StgValue>
</operation>

<operation id="1996" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1222  %l1_result_V_addr_113 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_109

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_113"/></StgValue>
</operation>

<operation id="1997" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="9">
<![CDATA[
:1223  %l1_result_V_load_112 = load i32* %l1_result_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_112"/></StgValue>
</operation>

<operation id="1998" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1226  %j_1_110 = or i9 %tmp_22, 111

]]></Node>
<StgValue><ssdm name="j_1_110"/></StgValue>
</operation>

<operation id="1999" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="9">
<![CDATA[
:1227  %tmp_11_110 = zext i9 %j_1_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_110"/></StgValue>
</operation>

<operation id="2000" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1228  %weights_1_addr_112 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_110

]]></Node>
<StgValue><ssdm name="weights_1_addr_112"/></StgValue>
</operation>

<operation id="2001" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="9">
<![CDATA[
:1229  %weights_1_load_111 = load i8* %weights_1_addr_112, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_111"/></StgValue>
</operation>

<operation id="2002" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1233  %l1_result_V_addr_114 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_110

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_114"/></StgValue>
</operation>

<operation id="2003" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="9">
<![CDATA[
:1234  %l1_result_V_load_113 = load i32* %l1_result_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_113"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2004" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:564  %tmp_13_49 = add nsw i32 %l1_result_V_load_52, %tmp_12_49

]]></Node>
<StgValue><ssdm name="tmp_13_49"/></StgValue>
</operation>

<operation id="2005" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:571  %r_V_50 = mul i16 %lhs_V_50, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="2006" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="16">
<![CDATA[
:572  %tmp_12_50 = sext i16 %r_V_50 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2007" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_13_50 = add nsw i32 %l1_result_V_load_53, %tmp_12_50

]]></Node>
<StgValue><ssdm name="tmp_13_50"/></StgValue>
</operation>

<operation id="2008" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:582  %r_V_51 = mul i16 %lhs_V_51, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="2009" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="8">
<![CDATA[
:592  %lhs_V_52 = sext i8 %weights_1_load_53 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_52"/></StgValue>
</operation>

<operation id="2010" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:593  %r_V_52 = mul i16 %lhs_V_52, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="2011" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="9">
<![CDATA[
:1196  %weights_1_load_108 = load i8* %weights_1_addr_109, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_108"/></StgValue>
</operation>

<operation id="2012" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="9">
<![CDATA[
:1201  %l1_result_V_load_110 = load i32* %l1_result_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_110"/></StgValue>
</operation>

<operation id="2013" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="9">
<![CDATA[
:1207  %weights_1_load_109 = load i8* %weights_1_addr_110, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_109"/></StgValue>
</operation>

<operation id="2014" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="9">
<![CDATA[
:1212  %l1_result_V_load_111 = load i32* %l1_result_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_111"/></StgValue>
</operation>

<operation id="2015" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="9">
<![CDATA[
:1218  %weights_1_load_110 = load i8* %weights_1_addr_111, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_110"/></StgValue>
</operation>

<operation id="2016" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="9">
<![CDATA[
:1223  %l1_result_V_load_112 = load i32* %l1_result_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_112"/></StgValue>
</operation>

<operation id="2017" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="9">
<![CDATA[
:1229  %weights_1_load_111 = load i8* %weights_1_addr_112, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_111"/></StgValue>
</operation>

<operation id="2018" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="9">
<![CDATA[
:1234  %l1_result_V_load_113 = load i32* %l1_result_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_113"/></StgValue>
</operation>

<operation id="2019" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1237  %j_1_111 = or i9 %tmp_22, 112

]]></Node>
<StgValue><ssdm name="j_1_111"/></StgValue>
</operation>

<operation id="2020" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="9">
<![CDATA[
:1238  %tmp_11_111 = zext i9 %j_1_111 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_111"/></StgValue>
</operation>

<operation id="2021" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1239  %weights_1_addr_113 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_111

]]></Node>
<StgValue><ssdm name="weights_1_addr_113"/></StgValue>
</operation>

<operation id="2022" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="9">
<![CDATA[
:1240  %weights_1_load_112 = load i8* %weights_1_addr_113, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_112"/></StgValue>
</operation>

<operation id="2023" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1244  %l1_result_V_addr_115 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_111

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_115"/></StgValue>
</operation>

<operation id="2024" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="9">
<![CDATA[
:1245  %l1_result_V_load_114 = load i32* %l1_result_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_114"/></StgValue>
</operation>

<operation id="2025" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1248  %j_1_112 = or i9 %tmp_22, 113

]]></Node>
<StgValue><ssdm name="j_1_112"/></StgValue>
</operation>

<operation id="2026" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="9">
<![CDATA[
:1249  %tmp_11_112 = zext i9 %j_1_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_112"/></StgValue>
</operation>

<operation id="2027" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1250  %weights_1_addr_114 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_112

]]></Node>
<StgValue><ssdm name="weights_1_addr_114"/></StgValue>
</operation>

<operation id="2028" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="9">
<![CDATA[
:1251  %weights_1_load_113 = load i8* %weights_1_addr_114, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_113"/></StgValue>
</operation>

<operation id="2029" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1255  %l1_result_V_addr_116 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_112

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_116"/></StgValue>
</operation>

<operation id="2030" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="9">
<![CDATA[
:1256  %l1_result_V_load_115 = load i32* %l1_result_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_115"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2031" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_13_50 = add nsw i32 %l1_result_V_load_53, %tmp_12_50

]]></Node>
<StgValue><ssdm name="tmp_13_50"/></StgValue>
</operation>

<operation id="2032" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:582  %r_V_51 = mul i16 %lhs_V_51, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="2033" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="16">
<![CDATA[
:583  %tmp_12_51 = sext i16 %r_V_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2034" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:586  %tmp_13_51 = add nsw i32 %l1_result_V_load_54, %tmp_12_51

]]></Node>
<StgValue><ssdm name="tmp_13_51"/></StgValue>
</operation>

<operation id="2035" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:593  %r_V_52 = mul i16 %lhs_V_52, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="2036" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="8">
<![CDATA[
:603  %lhs_V_53 = sext i8 %weights_1_load_54 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_53"/></StgValue>
</operation>

<operation id="2037" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:604  %r_V_53 = mul i16 %lhs_V_53, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="2038" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="9">
<![CDATA[
:1218  %weights_1_load_110 = load i8* %weights_1_addr_111, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_110"/></StgValue>
</operation>

<operation id="2039" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="9">
<![CDATA[
:1223  %l1_result_V_load_112 = load i32* %l1_result_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_112"/></StgValue>
</operation>

<operation id="2040" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="9">
<![CDATA[
:1229  %weights_1_load_111 = load i8* %weights_1_addr_112, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_111"/></StgValue>
</operation>

<operation id="2041" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="9">
<![CDATA[
:1234  %l1_result_V_load_113 = load i32* %l1_result_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_113"/></StgValue>
</operation>

<operation id="2042" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="9">
<![CDATA[
:1240  %weights_1_load_112 = load i8* %weights_1_addr_113, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_112"/></StgValue>
</operation>

<operation id="2043" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="9">
<![CDATA[
:1245  %l1_result_V_load_114 = load i32* %l1_result_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_114"/></StgValue>
</operation>

<operation id="2044" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="9">
<![CDATA[
:1251  %weights_1_load_113 = load i8* %weights_1_addr_114, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_113"/></StgValue>
</operation>

<operation id="2045" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="9">
<![CDATA[
:1256  %l1_result_V_load_115 = load i32* %l1_result_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_115"/></StgValue>
</operation>

<operation id="2046" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1259  %j_1_113 = or i9 %tmp_22, 114

]]></Node>
<StgValue><ssdm name="j_1_113"/></StgValue>
</operation>

<operation id="2047" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="9">
<![CDATA[
:1260  %tmp_11_113 = zext i9 %j_1_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_113"/></StgValue>
</operation>

<operation id="2048" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1261  %weights_1_addr_115 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_113

]]></Node>
<StgValue><ssdm name="weights_1_addr_115"/></StgValue>
</operation>

<operation id="2049" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="9">
<![CDATA[
:1262  %weights_1_load_114 = load i8* %weights_1_addr_115, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_114"/></StgValue>
</operation>

<operation id="2050" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1266  %l1_result_V_addr_117 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_113

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_117"/></StgValue>
</operation>

<operation id="2051" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="9">
<![CDATA[
:1267  %l1_result_V_load_116 = load i32* %l1_result_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_116"/></StgValue>
</operation>

<operation id="2052" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1270  %j_1_114 = or i9 %tmp_22, 115

]]></Node>
<StgValue><ssdm name="j_1_114"/></StgValue>
</operation>

<operation id="2053" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="9">
<![CDATA[
:1271  %tmp_11_114 = zext i9 %j_1_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_114"/></StgValue>
</operation>

<operation id="2054" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1272  %weights_1_addr_116 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_114

]]></Node>
<StgValue><ssdm name="weights_1_addr_116"/></StgValue>
</operation>

<operation id="2055" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="9">
<![CDATA[
:1273  %weights_1_load_115 = load i8* %weights_1_addr_116, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_115"/></StgValue>
</operation>

<operation id="2056" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1277  %l1_result_V_addr_118 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_114

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_118"/></StgValue>
</operation>

<operation id="2057" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="9">
<![CDATA[
:1278  %l1_result_V_load_117 = load i32* %l1_result_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_117"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2058" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:586  %tmp_13_51 = add nsw i32 %l1_result_V_load_54, %tmp_12_51

]]></Node>
<StgValue><ssdm name="tmp_13_51"/></StgValue>
</operation>

<operation id="2059" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:593  %r_V_52 = mul i16 %lhs_V_52, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="2060" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="16">
<![CDATA[
:594  %tmp_12_52 = sext i16 %r_V_52 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2061" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:597  %tmp_13_52 = add nsw i32 %l1_result_V_load_55, %tmp_12_52

]]></Node>
<StgValue><ssdm name="tmp_13_52"/></StgValue>
</operation>

<operation id="2062" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:604  %r_V_53 = mul i16 %lhs_V_53, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="2063" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="8">
<![CDATA[
:614  %lhs_V_54 = sext i8 %weights_1_load_55 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_54"/></StgValue>
</operation>

<operation id="2064" st_id="113" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:615  %r_V_54 = mul i16 %lhs_V_54, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="2065" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="9">
<![CDATA[
:1240  %weights_1_load_112 = load i8* %weights_1_addr_113, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_112"/></StgValue>
</operation>

<operation id="2066" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="9">
<![CDATA[
:1245  %l1_result_V_load_114 = load i32* %l1_result_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_114"/></StgValue>
</operation>

<operation id="2067" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="9">
<![CDATA[
:1251  %weights_1_load_113 = load i8* %weights_1_addr_114, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_113"/></StgValue>
</operation>

<operation id="2068" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="9">
<![CDATA[
:1256  %l1_result_V_load_115 = load i32* %l1_result_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_115"/></StgValue>
</operation>

<operation id="2069" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="9">
<![CDATA[
:1262  %weights_1_load_114 = load i8* %weights_1_addr_115, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_114"/></StgValue>
</operation>

<operation id="2070" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="9">
<![CDATA[
:1267  %l1_result_V_load_116 = load i32* %l1_result_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_116"/></StgValue>
</operation>

<operation id="2071" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="9">
<![CDATA[
:1273  %weights_1_load_115 = load i8* %weights_1_addr_116, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_115"/></StgValue>
</operation>

<operation id="2072" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="9">
<![CDATA[
:1278  %l1_result_V_load_117 = load i32* %l1_result_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_117"/></StgValue>
</operation>

<operation id="2073" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1281  %j_1_115 = or i9 %tmp_22, 116

]]></Node>
<StgValue><ssdm name="j_1_115"/></StgValue>
</operation>

<operation id="2074" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="9">
<![CDATA[
:1282  %tmp_11_115 = zext i9 %j_1_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_115"/></StgValue>
</operation>

<operation id="2075" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1283  %weights_1_addr_117 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_115

]]></Node>
<StgValue><ssdm name="weights_1_addr_117"/></StgValue>
</operation>

<operation id="2076" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="9">
<![CDATA[
:1284  %weights_1_load_116 = load i8* %weights_1_addr_117, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_116"/></StgValue>
</operation>

<operation id="2077" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1288  %l1_result_V_addr_119 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_115

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_119"/></StgValue>
</operation>

<operation id="2078" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="9">
<![CDATA[
:1289  %l1_result_V_load_118 = load i32* %l1_result_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_118"/></StgValue>
</operation>

<operation id="2079" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1292  %j_1_116 = or i9 %tmp_22, 117

]]></Node>
<StgValue><ssdm name="j_1_116"/></StgValue>
</operation>

<operation id="2080" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="9">
<![CDATA[
:1293  %tmp_11_116 = zext i9 %j_1_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_116"/></StgValue>
</operation>

<operation id="2081" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1294  %weights_1_addr_118 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_116

]]></Node>
<StgValue><ssdm name="weights_1_addr_118"/></StgValue>
</operation>

<operation id="2082" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="9">
<![CDATA[
:1295  %weights_1_load_117 = load i8* %weights_1_addr_118, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_117"/></StgValue>
</operation>

<operation id="2083" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1299  %l1_result_V_addr_120 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_116

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_120"/></StgValue>
</operation>

<operation id="2084" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="9">
<![CDATA[
:1300  %l1_result_V_load_119 = load i32* %l1_result_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_119"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2085" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:597  %tmp_13_52 = add nsw i32 %l1_result_V_load_55, %tmp_12_52

]]></Node>
<StgValue><ssdm name="tmp_13_52"/></StgValue>
</operation>

<operation id="2086" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:604  %r_V_53 = mul i16 %lhs_V_53, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="2087" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="16">
<![CDATA[
:605  %tmp_12_53 = sext i16 %r_V_53 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2088" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:608  %tmp_13_53 = add nsw i32 %l1_result_V_load_56, %tmp_12_53

]]></Node>
<StgValue><ssdm name="tmp_13_53"/></StgValue>
</operation>

<operation id="2089" st_id="114" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:615  %r_V_54 = mul i16 %lhs_V_54, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="2090" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="8">
<![CDATA[
:625  %lhs_V_55 = sext i8 %weights_1_load_56 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_55"/></StgValue>
</operation>

<operation id="2091" st_id="114" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:626  %r_V_55 = mul i16 %lhs_V_55, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="2092" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="9">
<![CDATA[
:1262  %weights_1_load_114 = load i8* %weights_1_addr_115, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_114"/></StgValue>
</operation>

<operation id="2093" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="9">
<![CDATA[
:1267  %l1_result_V_load_116 = load i32* %l1_result_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_116"/></StgValue>
</operation>

<operation id="2094" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="9">
<![CDATA[
:1273  %weights_1_load_115 = load i8* %weights_1_addr_116, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_115"/></StgValue>
</operation>

<operation id="2095" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="9">
<![CDATA[
:1278  %l1_result_V_load_117 = load i32* %l1_result_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_117"/></StgValue>
</operation>

<operation id="2096" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="9">
<![CDATA[
:1284  %weights_1_load_116 = load i8* %weights_1_addr_117, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_116"/></StgValue>
</operation>

<operation id="2097" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="9">
<![CDATA[
:1289  %l1_result_V_load_118 = load i32* %l1_result_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_118"/></StgValue>
</operation>

<operation id="2098" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="9">
<![CDATA[
:1295  %weights_1_load_117 = load i8* %weights_1_addr_118, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_117"/></StgValue>
</operation>

<operation id="2099" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="9">
<![CDATA[
:1300  %l1_result_V_load_119 = load i32* %l1_result_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_119"/></StgValue>
</operation>

<operation id="2100" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1303  %j_1_117 = or i9 %tmp_22, 118

]]></Node>
<StgValue><ssdm name="j_1_117"/></StgValue>
</operation>

<operation id="2101" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="9">
<![CDATA[
:1304  %tmp_11_117 = zext i9 %j_1_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_117"/></StgValue>
</operation>

<operation id="2102" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1305  %weights_1_addr_119 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_117

]]></Node>
<StgValue><ssdm name="weights_1_addr_119"/></StgValue>
</operation>

<operation id="2103" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="9">
<![CDATA[
:1306  %weights_1_load_118 = load i8* %weights_1_addr_119, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_118"/></StgValue>
</operation>

<operation id="2104" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1310  %l1_result_V_addr_121 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_117

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_121"/></StgValue>
</operation>

<operation id="2105" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="9">
<![CDATA[
:1311  %l1_result_V_load_120 = load i32* %l1_result_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_120"/></StgValue>
</operation>

<operation id="2106" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1314  %j_1_118 = or i9 %tmp_22, 119

]]></Node>
<StgValue><ssdm name="j_1_118"/></StgValue>
</operation>

<operation id="2107" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="9">
<![CDATA[
:1315  %tmp_11_118 = zext i9 %j_1_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_118"/></StgValue>
</operation>

<operation id="2108" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1316  %weights_1_addr_120 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_118

]]></Node>
<StgValue><ssdm name="weights_1_addr_120"/></StgValue>
</operation>

<operation id="2109" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="9">
<![CDATA[
:1317  %weights_1_load_119 = load i8* %weights_1_addr_120, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_119"/></StgValue>
</operation>

<operation id="2110" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1321  %l1_result_V_addr_122 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_118

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_122"/></StgValue>
</operation>

<operation id="2111" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="9">
<![CDATA[
:1322  %l1_result_V_load_121 = load i32* %l1_result_V_addr_122, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_121"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2112" st_id="115" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:608  %tmp_13_53 = add nsw i32 %l1_result_V_load_56, %tmp_12_53

]]></Node>
<StgValue><ssdm name="tmp_13_53"/></StgValue>
</operation>

<operation id="2113" st_id="115" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:615  %r_V_54 = mul i16 %lhs_V_54, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="2114" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="16">
<![CDATA[
:616  %tmp_12_54 = sext i16 %r_V_54 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2115" st_id="115" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:619  %tmp_13_54 = add nsw i32 %l1_result_V_load_57, %tmp_12_54

]]></Node>
<StgValue><ssdm name="tmp_13_54"/></StgValue>
</operation>

<operation id="2116" st_id="115" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:626  %r_V_55 = mul i16 %lhs_V_55, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="2117" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="8">
<![CDATA[
:636  %lhs_V_56 = sext i8 %weights_1_load_57 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_56"/></StgValue>
</operation>

<operation id="2118" st_id="115" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:637  %r_V_56 = mul i16 %lhs_V_56, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="2119" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="9">
<![CDATA[
:1284  %weights_1_load_116 = load i8* %weights_1_addr_117, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_116"/></StgValue>
</operation>

<operation id="2120" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="9">
<![CDATA[
:1289  %l1_result_V_load_118 = load i32* %l1_result_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_118"/></StgValue>
</operation>

<operation id="2121" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="9">
<![CDATA[
:1295  %weights_1_load_117 = load i8* %weights_1_addr_118, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_117"/></StgValue>
</operation>

<operation id="2122" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="9">
<![CDATA[
:1300  %l1_result_V_load_119 = load i32* %l1_result_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_119"/></StgValue>
</operation>

<operation id="2123" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="9">
<![CDATA[
:1306  %weights_1_load_118 = load i8* %weights_1_addr_119, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_118"/></StgValue>
</operation>

<operation id="2124" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="9">
<![CDATA[
:1311  %l1_result_V_load_120 = load i32* %l1_result_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_120"/></StgValue>
</operation>

<operation id="2125" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="9">
<![CDATA[
:1317  %weights_1_load_119 = load i8* %weights_1_addr_120, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_119"/></StgValue>
</operation>

<operation id="2126" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="9">
<![CDATA[
:1322  %l1_result_V_load_121 = load i32* %l1_result_V_addr_122, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_121"/></StgValue>
</operation>

<operation id="2127" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1325  %j_1_119 = or i9 %tmp_22, 120

]]></Node>
<StgValue><ssdm name="j_1_119"/></StgValue>
</operation>

<operation id="2128" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="9">
<![CDATA[
:1326  %tmp_11_119 = zext i9 %j_1_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_119"/></StgValue>
</operation>

<operation id="2129" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1327  %weights_1_addr_121 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_119

]]></Node>
<StgValue><ssdm name="weights_1_addr_121"/></StgValue>
</operation>

<operation id="2130" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="9">
<![CDATA[
:1328  %weights_1_load_120 = load i8* %weights_1_addr_121, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_120"/></StgValue>
</operation>

<operation id="2131" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1332  %l1_result_V_addr_123 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_119

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_123"/></StgValue>
</operation>

<operation id="2132" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="9">
<![CDATA[
:1333  %l1_result_V_load_122 = load i32* %l1_result_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_122"/></StgValue>
</operation>

<operation id="2133" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1336  %j_1_120 = or i9 %tmp_22, 121

]]></Node>
<StgValue><ssdm name="j_1_120"/></StgValue>
</operation>

<operation id="2134" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="9">
<![CDATA[
:1337  %tmp_11_120 = zext i9 %j_1_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_120"/></StgValue>
</operation>

<operation id="2135" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1338  %weights_1_addr_122 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_120

]]></Node>
<StgValue><ssdm name="weights_1_addr_122"/></StgValue>
</operation>

<operation id="2136" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="9">
<![CDATA[
:1339  %weights_1_load_121 = load i8* %weights_1_addr_122, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_121"/></StgValue>
</operation>

<operation id="2137" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1343  %l1_result_V_addr_124 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_120

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_124"/></StgValue>
</operation>

<operation id="2138" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="9">
<![CDATA[
:1344  %l1_result_V_load_123 = load i32* %l1_result_V_addr_124, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_123"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2139" st_id="116" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:619  %tmp_13_54 = add nsw i32 %l1_result_V_load_57, %tmp_12_54

]]></Node>
<StgValue><ssdm name="tmp_13_54"/></StgValue>
</operation>

<operation id="2140" st_id="116" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:626  %r_V_55 = mul i16 %lhs_V_55, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="2141" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="16">
<![CDATA[
:627  %tmp_12_55 = sext i16 %r_V_55 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2142" st_id="116" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:630  %tmp_13_55 = add nsw i32 %l1_result_V_load_58, %tmp_12_55

]]></Node>
<StgValue><ssdm name="tmp_13_55"/></StgValue>
</operation>

<operation id="2143" st_id="116" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:637  %r_V_56 = mul i16 %lhs_V_56, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="2144" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="8">
<![CDATA[
:647  %lhs_V_57 = sext i8 %weights_1_load_58 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_57"/></StgValue>
</operation>

<operation id="2145" st_id="116" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:648  %r_V_57 = mul i16 %lhs_V_57, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="2146" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="9">
<![CDATA[
:1306  %weights_1_load_118 = load i8* %weights_1_addr_119, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_118"/></StgValue>
</operation>

<operation id="2147" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="9">
<![CDATA[
:1311  %l1_result_V_load_120 = load i32* %l1_result_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_120"/></StgValue>
</operation>

<operation id="2148" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="9">
<![CDATA[
:1317  %weights_1_load_119 = load i8* %weights_1_addr_120, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_119"/></StgValue>
</operation>

<operation id="2149" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="9">
<![CDATA[
:1322  %l1_result_V_load_121 = load i32* %l1_result_V_addr_122, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_121"/></StgValue>
</operation>

<operation id="2150" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="9">
<![CDATA[
:1328  %weights_1_load_120 = load i8* %weights_1_addr_121, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_120"/></StgValue>
</operation>

<operation id="2151" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="9">
<![CDATA[
:1333  %l1_result_V_load_122 = load i32* %l1_result_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_122"/></StgValue>
</operation>

<operation id="2152" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="9">
<![CDATA[
:1339  %weights_1_load_121 = load i8* %weights_1_addr_122, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_121"/></StgValue>
</operation>

<operation id="2153" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="9">
<![CDATA[
:1344  %l1_result_V_load_123 = load i32* %l1_result_V_addr_124, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_123"/></StgValue>
</operation>

<operation id="2154" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1347  %j_1_121 = or i9 %tmp_22, 122

]]></Node>
<StgValue><ssdm name="j_1_121"/></StgValue>
</operation>

<operation id="2155" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="9">
<![CDATA[
:1348  %tmp_11_121 = zext i9 %j_1_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_121"/></StgValue>
</operation>

<operation id="2156" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1349  %weights_1_addr_123 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_121

]]></Node>
<StgValue><ssdm name="weights_1_addr_123"/></StgValue>
</operation>

<operation id="2157" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="9">
<![CDATA[
:1350  %weights_1_load_122 = load i8* %weights_1_addr_123, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_122"/></StgValue>
</operation>

<operation id="2158" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1354  %l1_result_V_addr_125 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_121

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_125"/></StgValue>
</operation>

<operation id="2159" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="9">
<![CDATA[
:1355  %l1_result_V_load_124 = load i32* %l1_result_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_124"/></StgValue>
</operation>

<operation id="2160" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1358  %j_1_122 = or i9 %tmp_22, 123

]]></Node>
<StgValue><ssdm name="j_1_122"/></StgValue>
</operation>

<operation id="2161" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="9">
<![CDATA[
:1359  %tmp_11_122 = zext i9 %j_1_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_122"/></StgValue>
</operation>

<operation id="2162" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1360  %weights_1_addr_124 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_122

]]></Node>
<StgValue><ssdm name="weights_1_addr_124"/></StgValue>
</operation>

<operation id="2163" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="9">
<![CDATA[
:1361  %weights_1_load_123 = load i8* %weights_1_addr_124, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_123"/></StgValue>
</operation>

<operation id="2164" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1365  %l1_result_V_addr_126 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_122

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_126"/></StgValue>
</operation>

<operation id="2165" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="9">
<![CDATA[
:1366  %l1_result_V_load_125 = load i32* %l1_result_V_addr_126, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_125"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2166" st_id="117" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:630  %tmp_13_55 = add nsw i32 %l1_result_V_load_58, %tmp_12_55

]]></Node>
<StgValue><ssdm name="tmp_13_55"/></StgValue>
</operation>

<operation id="2167" st_id="117" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:637  %r_V_56 = mul i16 %lhs_V_56, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="2168" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="16">
<![CDATA[
:638  %tmp_12_56 = sext i16 %r_V_56 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2169" st_id="117" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_13_56 = add nsw i32 %l1_result_V_load_59, %tmp_12_56

]]></Node>
<StgValue><ssdm name="tmp_13_56"/></StgValue>
</operation>

<operation id="2170" st_id="117" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:648  %r_V_57 = mul i16 %lhs_V_57, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="2171" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="8">
<![CDATA[
:658  %lhs_V_58 = sext i8 %weights_1_load_59 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_58"/></StgValue>
</operation>

<operation id="2172" st_id="117" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:659  %r_V_58 = mul i16 %lhs_V_58, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="2173" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="9">
<![CDATA[
:1328  %weights_1_load_120 = load i8* %weights_1_addr_121, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_120"/></StgValue>
</operation>

<operation id="2174" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="9">
<![CDATA[
:1333  %l1_result_V_load_122 = load i32* %l1_result_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_122"/></StgValue>
</operation>

<operation id="2175" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="9">
<![CDATA[
:1339  %weights_1_load_121 = load i8* %weights_1_addr_122, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_121"/></StgValue>
</operation>

<operation id="2176" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="9">
<![CDATA[
:1344  %l1_result_V_load_123 = load i32* %l1_result_V_addr_124, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_123"/></StgValue>
</operation>

<operation id="2177" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="9">
<![CDATA[
:1350  %weights_1_load_122 = load i8* %weights_1_addr_123, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_122"/></StgValue>
</operation>

<operation id="2178" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="9">
<![CDATA[
:1355  %l1_result_V_load_124 = load i32* %l1_result_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_124"/></StgValue>
</operation>

<operation id="2179" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="9">
<![CDATA[
:1361  %weights_1_load_123 = load i8* %weights_1_addr_124, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_123"/></StgValue>
</operation>

<operation id="2180" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="9">
<![CDATA[
:1366  %l1_result_V_load_125 = load i32* %l1_result_V_addr_126, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_125"/></StgValue>
</operation>

<operation id="2181" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1369  %j_1_123 = or i9 %tmp_22, 124

]]></Node>
<StgValue><ssdm name="j_1_123"/></StgValue>
</operation>

<operation id="2182" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="9">
<![CDATA[
:1370  %tmp_11_123 = zext i9 %j_1_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_123"/></StgValue>
</operation>

<operation id="2183" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1371  %weights_1_addr_125 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_123

]]></Node>
<StgValue><ssdm name="weights_1_addr_125"/></StgValue>
</operation>

<operation id="2184" st_id="117" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="9">
<![CDATA[
:1372  %weights_1_load_124 = load i8* %weights_1_addr_125, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_124"/></StgValue>
</operation>

<operation id="2185" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1376  %l1_result_V_addr_127 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_123

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_127"/></StgValue>
</operation>

<operation id="2186" st_id="117" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="9">
<![CDATA[
:1377  %l1_result_V_load_126 = load i32* %l1_result_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_126"/></StgValue>
</operation>

<operation id="2187" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1380  %j_1_124 = or i9 %tmp_22, 125

]]></Node>
<StgValue><ssdm name="j_1_124"/></StgValue>
</operation>

<operation id="2188" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="9">
<![CDATA[
:1381  %tmp_11_124 = zext i9 %j_1_124 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_124"/></StgValue>
</operation>

<operation id="2189" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1382  %weights_1_addr_126 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_124

]]></Node>
<StgValue><ssdm name="weights_1_addr_126"/></StgValue>
</operation>

<operation id="2190" st_id="117" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="9">
<![CDATA[
:1383  %weights_1_load_125 = load i8* %weights_1_addr_126, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_125"/></StgValue>
</operation>

<operation id="2191" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1387  %l1_result_V_addr_128 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_124

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_128"/></StgValue>
</operation>

<operation id="2192" st_id="117" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="9">
<![CDATA[
:1388  %l1_result_V_load_127 = load i32* %l1_result_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_127"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2193" st_id="118" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_13_56 = add nsw i32 %l1_result_V_load_59, %tmp_12_56

]]></Node>
<StgValue><ssdm name="tmp_13_56"/></StgValue>
</operation>

<operation id="2194" st_id="118" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:648  %r_V_57 = mul i16 %lhs_V_57, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="2195" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="16">
<![CDATA[
:649  %tmp_12_57 = sext i16 %r_V_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2196" st_id="118" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:652  %tmp_13_57 = add nsw i32 %l1_result_V_load_60, %tmp_12_57

]]></Node>
<StgValue><ssdm name="tmp_13_57"/></StgValue>
</operation>

<operation id="2197" st_id="118" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:659  %r_V_58 = mul i16 %lhs_V_58, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="2198" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="8">
<![CDATA[
:669  %lhs_V_59 = sext i8 %weights_1_load_60 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_59"/></StgValue>
</operation>

<operation id="2199" st_id="118" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:670  %r_V_59 = mul i16 %lhs_V_59, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="2200" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="9">
<![CDATA[
:1350  %weights_1_load_122 = load i8* %weights_1_addr_123, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_122"/></StgValue>
</operation>

<operation id="2201" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="9">
<![CDATA[
:1355  %l1_result_V_load_124 = load i32* %l1_result_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_124"/></StgValue>
</operation>

<operation id="2202" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="9">
<![CDATA[
:1361  %weights_1_load_123 = load i8* %weights_1_addr_124, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_123"/></StgValue>
</operation>

<operation id="2203" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="9">
<![CDATA[
:1366  %l1_result_V_load_125 = load i32* %l1_result_V_addr_126, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_125"/></StgValue>
</operation>

<operation id="2204" st_id="118" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="9">
<![CDATA[
:1372  %weights_1_load_124 = load i8* %weights_1_addr_125, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_124"/></StgValue>
</operation>

<operation id="2205" st_id="118" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="9">
<![CDATA[
:1377  %l1_result_V_load_126 = load i32* %l1_result_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_126"/></StgValue>
</operation>

<operation id="2206" st_id="118" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="9">
<![CDATA[
:1383  %weights_1_load_125 = load i8* %weights_1_addr_126, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_125"/></StgValue>
</operation>

<operation id="2207" st_id="118" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="9">
<![CDATA[
:1388  %l1_result_V_load_127 = load i32* %l1_result_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_127"/></StgValue>
</operation>

<operation id="2208" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1391  %j_1_125 = or i9 %tmp_22, 126

]]></Node>
<StgValue><ssdm name="j_1_125"/></StgValue>
</operation>

<operation id="2209" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="9">
<![CDATA[
:1392  %tmp_11_125 = zext i9 %j_1_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_125"/></StgValue>
</operation>

<operation id="2210" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1393  %weights_1_addr_127 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_125

]]></Node>
<StgValue><ssdm name="weights_1_addr_127"/></StgValue>
</operation>

<operation id="2211" st_id="118" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="9">
<![CDATA[
:1394  %weights_1_load_126 = load i8* %weights_1_addr_127, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_126"/></StgValue>
</operation>

<operation id="2212" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1398  %l1_result_V_addr_129 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_125

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_129"/></StgValue>
</operation>

<operation id="2213" st_id="118" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="9">
<![CDATA[
:1399  %l1_result_V_load_128 = load i32* %l1_result_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_128"/></StgValue>
</operation>

<operation id="2214" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1402  %j_1_126 = or i9 %tmp_22, 127

]]></Node>
<StgValue><ssdm name="j_1_126"/></StgValue>
</operation>

<operation id="2215" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="9">
<![CDATA[
:1403  %tmp_11_126 = zext i9 %j_1_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_126"/></StgValue>
</operation>

<operation id="2216" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1404  %weights_1_addr_128 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11_126

]]></Node>
<StgValue><ssdm name="weights_1_addr_128"/></StgValue>
</operation>

<operation id="2217" st_id="118" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="9">
<![CDATA[
:1405  %weights_1_load_127 = load i8* %weights_1_addr_128, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_127"/></StgValue>
</operation>

<operation id="2218" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1409  %l1_result_V_addr_130 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11_126

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_130"/></StgValue>
</operation>

<operation id="2219" st_id="118" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="9">
<![CDATA[
:1410  %l1_result_V_load_129 = load i32* %l1_result_V_addr_130, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_129"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2220" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:14  store i32 %tmp_26, i32* %l1_result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2221" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:26  store i32 %tmp_13_1, i32* %l1_result_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2222" st_id="119" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:652  %tmp_13_57 = add nsw i32 %l1_result_V_load_60, %tmp_12_57

]]></Node>
<StgValue><ssdm name="tmp_13_57"/></StgValue>
</operation>

<operation id="2223" st_id="119" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:659  %r_V_58 = mul i16 %lhs_V_58, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="2224" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
:660  %tmp_12_58 = sext i16 %r_V_58 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2225" st_id="119" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:663  %tmp_13_58 = add nsw i32 %l1_result_V_load_61, %tmp_12_58

]]></Node>
<StgValue><ssdm name="tmp_13_58"/></StgValue>
</operation>

<operation id="2226" st_id="119" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:670  %r_V_59 = mul i16 %lhs_V_59, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="2227" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="8">
<![CDATA[
:680  %lhs_V_60 = sext i8 %weights_1_load_61 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_60"/></StgValue>
</operation>

<operation id="2228" st_id="119" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:681  %r_V_60 = mul i16 %lhs_V_60, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="2229" st_id="119" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="9">
<![CDATA[
:1372  %weights_1_load_124 = load i8* %weights_1_addr_125, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_124"/></StgValue>
</operation>

<operation id="2230" st_id="119" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="9">
<![CDATA[
:1377  %l1_result_V_load_126 = load i32* %l1_result_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_126"/></StgValue>
</operation>

<operation id="2231" st_id="119" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="9">
<![CDATA[
:1383  %weights_1_load_125 = load i8* %weights_1_addr_126, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_125"/></StgValue>
</operation>

<operation id="2232" st_id="119" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="9">
<![CDATA[
:1388  %l1_result_V_load_127 = load i32* %l1_result_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_127"/></StgValue>
</operation>

<operation id="2233" st_id="119" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="9">
<![CDATA[
:1394  %weights_1_load_126 = load i8* %weights_1_addr_127, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_126"/></StgValue>
</operation>

<operation id="2234" st_id="119" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="9">
<![CDATA[
:1399  %l1_result_V_load_128 = load i32* %l1_result_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_128"/></StgValue>
</operation>

<operation id="2235" st_id="119" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="9">
<![CDATA[
:1405  %weights_1_load_127 = load i8* %weights_1_addr_128, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_127"/></StgValue>
</operation>

<operation id="2236" st_id="119" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="9">
<![CDATA[
:1410  %l1_result_V_load_129 = load i32* %l1_result_V_addr_130, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_129"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2237" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:37  store i32 %tmp_13_2, i32* %l1_result_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2238" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:48  store i32 %tmp_13_3, i32* %l1_result_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2239" st_id="120" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:663  %tmp_13_58 = add nsw i32 %l1_result_V_load_61, %tmp_12_58

]]></Node>
<StgValue><ssdm name="tmp_13_58"/></StgValue>
</operation>

<operation id="2240" st_id="120" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:670  %r_V_59 = mul i16 %lhs_V_59, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="2241" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="16">
<![CDATA[
:671  %tmp_12_59 = sext i16 %r_V_59 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2242" st_id="120" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:674  %tmp_13_59 = add nsw i32 %l1_result_V_load_62, %tmp_12_59

]]></Node>
<StgValue><ssdm name="tmp_13_59"/></StgValue>
</operation>

<operation id="2243" st_id="120" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:681  %r_V_60 = mul i16 %lhs_V_60, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="2244" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="8">
<![CDATA[
:691  %lhs_V_61 = sext i8 %weights_1_load_62 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_61"/></StgValue>
</operation>

<operation id="2245" st_id="120" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:692  %r_V_61 = mul i16 %lhs_V_61, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="2246" st_id="120" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="9">
<![CDATA[
:1394  %weights_1_load_126 = load i8* %weights_1_addr_127, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_126"/></StgValue>
</operation>

<operation id="2247" st_id="120" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="9">
<![CDATA[
:1399  %l1_result_V_load_128 = load i32* %l1_result_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_128"/></StgValue>
</operation>

<operation id="2248" st_id="120" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="9">
<![CDATA[
:1405  %weights_1_load_127 = load i8* %weights_1_addr_128, align 1

]]></Node>
<StgValue><ssdm name="weights_1_load_127"/></StgValue>
</operation>

<operation id="2249" st_id="120" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="9">
<![CDATA[
:1410  %l1_result_V_load_129 = load i32* %l1_result_V_addr_130, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_129"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2250" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:59  store i32 %tmp_13_4, i32* %l1_result_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:70  store i32 %tmp_13_5, i32* %l1_result_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="121" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:674  %tmp_13_59 = add nsw i32 %l1_result_V_load_62, %tmp_12_59

]]></Node>
<StgValue><ssdm name="tmp_13_59"/></StgValue>
</operation>

<operation id="2253" st_id="121" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:681  %r_V_60 = mul i16 %lhs_V_60, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="2254" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="16">
<![CDATA[
:682  %tmp_12_60 = sext i16 %r_V_60 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2255" st_id="121" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:685  %tmp_13_60 = add nsw i32 %l1_result_V_load_63, %tmp_12_60

]]></Node>
<StgValue><ssdm name="tmp_13_60"/></StgValue>
</operation>

<operation id="2256" st_id="121" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:692  %r_V_61 = mul i16 %lhs_V_61, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="2257" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="8">
<![CDATA[
:702  %lhs_V_62 = sext i8 %weights_1_load_63 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_62"/></StgValue>
</operation>

<operation id="2258" st_id="121" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:703  %r_V_62 = mul i16 %lhs_V_62, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2259" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:81  store i32 %tmp_13_6, i32* %l1_result_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:92  store i32 %tmp_13_7, i32* %l1_result_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2261" st_id="122" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:685  %tmp_13_60 = add nsw i32 %l1_result_V_load_63, %tmp_12_60

]]></Node>
<StgValue><ssdm name="tmp_13_60"/></StgValue>
</operation>

<operation id="2262" st_id="122" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:692  %r_V_61 = mul i16 %lhs_V_61, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="2263" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="16">
<![CDATA[
:693  %tmp_12_61 = sext i16 %r_V_61 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2264" st_id="122" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:696  %tmp_13_61 = add nsw i32 %l1_result_V_load_64, %tmp_12_61

]]></Node>
<StgValue><ssdm name="tmp_13_61"/></StgValue>
</operation>

<operation id="2265" st_id="122" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:703  %r_V_62 = mul i16 %lhs_V_62, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="2266" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="8">
<![CDATA[
:713  %lhs_V_63 = sext i8 %weights_1_load_64 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_63"/></StgValue>
</operation>

<operation id="2267" st_id="122" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:714  %r_V_63 = mul i16 %lhs_V_63, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2268" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:103  store i32 %tmp_13_8, i32* %l1_result_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2269" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:114  store i32 %tmp_13_9, i32* %l1_result_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2270" st_id="123" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:696  %tmp_13_61 = add nsw i32 %l1_result_V_load_64, %tmp_12_61

]]></Node>
<StgValue><ssdm name="tmp_13_61"/></StgValue>
</operation>

<operation id="2271" st_id="123" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:703  %r_V_62 = mul i16 %lhs_V_62, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="2272" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
:704  %tmp_12_62 = sext i16 %r_V_62 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>

<operation id="2273" st_id="123" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_13_62 = add nsw i32 %l1_result_V_load_65, %tmp_12_62

]]></Node>
<StgValue><ssdm name="tmp_13_62"/></StgValue>
</operation>

<operation id="2274" st_id="123" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:714  %r_V_63 = mul i16 %lhs_V_63, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="2275" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="8">
<![CDATA[
:724  %lhs_V_64 = sext i8 %weights_1_load_65 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_64"/></StgValue>
</operation>

<operation id="2276" st_id="123" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:725  %r_V_64 = mul i16 %lhs_V_64, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2277" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:125  store i32 %tmp_13_s, i32* %l1_result_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2278" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:136  store i32 %tmp_13_10, i32* %l1_result_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2279" st_id="124" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_13_62 = add nsw i32 %l1_result_V_load_65, %tmp_12_62

]]></Node>
<StgValue><ssdm name="tmp_13_62"/></StgValue>
</operation>

<operation id="2280" st_id="124" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:714  %r_V_63 = mul i16 %lhs_V_63, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="2281" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="16">
<![CDATA[
:715  %tmp_12_63 = sext i16 %r_V_63 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_63"/></StgValue>
</operation>

<operation id="2282" st_id="124" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:718  %tmp_13_63 = add nsw i32 %l1_result_V_load_66, %tmp_12_63

]]></Node>
<StgValue><ssdm name="tmp_13_63"/></StgValue>
</operation>

<operation id="2283" st_id="124" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:725  %r_V_64 = mul i16 %lhs_V_64, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="2284" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="8">
<![CDATA[
:735  %lhs_V_65 = sext i8 %weights_1_load_66 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_65"/></StgValue>
</operation>

<operation id="2285" st_id="124" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:736  %r_V_65 = mul i16 %lhs_V_65, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2286" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:147  store i32 %tmp_13_11, i32* %l1_result_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2287" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:158  store i32 %tmp_13_12, i32* %l1_result_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="125" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:718  %tmp_13_63 = add nsw i32 %l1_result_V_load_66, %tmp_12_63

]]></Node>
<StgValue><ssdm name="tmp_13_63"/></StgValue>
</operation>

<operation id="2289" st_id="125" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:725  %r_V_64 = mul i16 %lhs_V_64, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="2290" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="16">
<![CDATA[
:726  %tmp_12_64 = sext i16 %r_V_64 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_64"/></StgValue>
</operation>

<operation id="2291" st_id="125" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:729  %tmp_13_64 = add nsw i32 %l1_result_V_load_67, %tmp_12_64

]]></Node>
<StgValue><ssdm name="tmp_13_64"/></StgValue>
</operation>

<operation id="2292" st_id="125" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:736  %r_V_65 = mul i16 %lhs_V_65, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="2293" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="8">
<![CDATA[
:746  %lhs_V_66 = sext i8 %weights_1_load_67 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_66"/></StgValue>
</operation>

<operation id="2294" st_id="125" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:747  %r_V_66 = mul i16 %lhs_V_66, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2295" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:169  store i32 %tmp_13_13, i32* %l1_result_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:180  store i32 %tmp_13_14, i32* %l1_result_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2297" st_id="126" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:729  %tmp_13_64 = add nsw i32 %l1_result_V_load_67, %tmp_12_64

]]></Node>
<StgValue><ssdm name="tmp_13_64"/></StgValue>
</operation>

<operation id="2298" st_id="126" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:736  %r_V_65 = mul i16 %lhs_V_65, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="2299" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="16">
<![CDATA[
:737  %tmp_12_65 = sext i16 %r_V_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_65"/></StgValue>
</operation>

<operation id="2300" st_id="126" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:740  %tmp_13_65 = add nsw i32 %l1_result_V_load_68, %tmp_12_65

]]></Node>
<StgValue><ssdm name="tmp_13_65"/></StgValue>
</operation>

<operation id="2301" st_id="126" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:747  %r_V_66 = mul i16 %lhs_V_66, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="2302" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="8">
<![CDATA[
:757  %lhs_V_67 = sext i8 %weights_1_load_68 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_67"/></StgValue>
</operation>

<operation id="2303" st_id="126" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:758  %r_V_67 = mul i16 %lhs_V_67, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2304" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:191  store i32 %tmp_13_15, i32* %l1_result_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2305" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:202  store i32 %tmp_13_16, i32* %l1_result_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2306" st_id="127" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:740  %tmp_13_65 = add nsw i32 %l1_result_V_load_68, %tmp_12_65

]]></Node>
<StgValue><ssdm name="tmp_13_65"/></StgValue>
</operation>

<operation id="2307" st_id="127" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:747  %r_V_66 = mul i16 %lhs_V_66, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="2308" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="16">
<![CDATA[
:748  %tmp_12_66 = sext i16 %r_V_66 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_66"/></StgValue>
</operation>

<operation id="2309" st_id="127" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:751  %tmp_13_66 = add nsw i32 %l1_result_V_load_69, %tmp_12_66

]]></Node>
<StgValue><ssdm name="tmp_13_66"/></StgValue>
</operation>

<operation id="2310" st_id="127" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:758  %r_V_67 = mul i16 %lhs_V_67, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="2311" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="8">
<![CDATA[
:768  %lhs_V_68 = sext i8 %weights_1_load_69 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_68"/></StgValue>
</operation>

<operation id="2312" st_id="127" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:769  %r_V_68 = mul i16 %lhs_V_68, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2313" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:213  store i32 %tmp_13_17, i32* %l1_result_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2314" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:224  store i32 %tmp_13_18, i32* %l1_result_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2315" st_id="128" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:751  %tmp_13_66 = add nsw i32 %l1_result_V_load_69, %tmp_12_66

]]></Node>
<StgValue><ssdm name="tmp_13_66"/></StgValue>
</operation>

<operation id="2316" st_id="128" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:758  %r_V_67 = mul i16 %lhs_V_67, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="2317" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="16">
<![CDATA[
:759  %tmp_12_67 = sext i16 %r_V_67 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_67"/></StgValue>
</operation>

<operation id="2318" st_id="128" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:762  %tmp_13_67 = add nsw i32 %l1_result_V_load_70, %tmp_12_67

]]></Node>
<StgValue><ssdm name="tmp_13_67"/></StgValue>
</operation>

<operation id="2319" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:769  %r_V_68 = mul i16 %lhs_V_68, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="2320" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="8">
<![CDATA[
:779  %lhs_V_69 = sext i8 %weights_1_load_70 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_69"/></StgValue>
</operation>

<operation id="2321" st_id="128" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:780  %r_V_69 = mul i16 %lhs_V_69, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2322" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:235  store i32 %tmp_13_19, i32* %l1_result_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2323" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:246  store i32 %tmp_13_20, i32* %l1_result_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="129" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:762  %tmp_13_67 = add nsw i32 %l1_result_V_load_70, %tmp_12_67

]]></Node>
<StgValue><ssdm name="tmp_13_67"/></StgValue>
</operation>

<operation id="2325" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:769  %r_V_68 = mul i16 %lhs_V_68, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="2326" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="16">
<![CDATA[
:770  %tmp_12_68 = sext i16 %r_V_68 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_68"/></StgValue>
</operation>

<operation id="2327" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_13_68 = add nsw i32 %l1_result_V_load_71, %tmp_12_68

]]></Node>
<StgValue><ssdm name="tmp_13_68"/></StgValue>
</operation>

<operation id="2328" st_id="129" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:780  %r_V_69 = mul i16 %lhs_V_69, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="2329" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="8">
<![CDATA[
:790  %lhs_V_70 = sext i8 %weights_1_load_71 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_70"/></StgValue>
</operation>

<operation id="2330" st_id="129" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:791  %r_V_70 = mul i16 %lhs_V_70, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2331" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:257  store i32 %tmp_13_21, i32* %l1_result_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2332" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:268  store i32 %tmp_13_22, i32* %l1_result_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2333" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_13_68 = add nsw i32 %l1_result_V_load_71, %tmp_12_68

]]></Node>
<StgValue><ssdm name="tmp_13_68"/></StgValue>
</operation>

<operation id="2334" st_id="130" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:780  %r_V_69 = mul i16 %lhs_V_69, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="2335" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="16">
<![CDATA[
:781  %tmp_12_69 = sext i16 %r_V_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_69"/></StgValue>
</operation>

<operation id="2336" st_id="130" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:784  %tmp_13_69 = add nsw i32 %l1_result_V_load_72, %tmp_12_69

]]></Node>
<StgValue><ssdm name="tmp_13_69"/></StgValue>
</operation>

<operation id="2337" st_id="130" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:791  %r_V_70 = mul i16 %lhs_V_70, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="2338" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="8">
<![CDATA[
:801  %lhs_V_71 = sext i8 %weights_1_load_72 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_71"/></StgValue>
</operation>

<operation id="2339" st_id="130" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:802  %r_V_71 = mul i16 %lhs_V_71, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2340" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:279  store i32 %tmp_13_23, i32* %l1_result_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2341" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:290  store i32 %tmp_13_24, i32* %l1_result_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2342" st_id="131" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:784  %tmp_13_69 = add nsw i32 %l1_result_V_load_72, %tmp_12_69

]]></Node>
<StgValue><ssdm name="tmp_13_69"/></StgValue>
</operation>

<operation id="2343" st_id="131" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:791  %r_V_70 = mul i16 %lhs_V_70, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="2344" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="16">
<![CDATA[
:792  %tmp_12_70 = sext i16 %r_V_70 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_70"/></StgValue>
</operation>

<operation id="2345" st_id="131" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:795  %tmp_13_70 = add nsw i32 %l1_result_V_load_73, %tmp_12_70

]]></Node>
<StgValue><ssdm name="tmp_13_70"/></StgValue>
</operation>

<operation id="2346" st_id="131" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:802  %r_V_71 = mul i16 %lhs_V_71, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="2347" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="8">
<![CDATA[
:812  %lhs_V_72 = sext i8 %weights_1_load_73 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_72"/></StgValue>
</operation>

<operation id="2348" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:813  %r_V_72 = mul i16 %lhs_V_72, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2349" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:301  store i32 %tmp_13_25, i32* %l1_result_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2350" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:312  store i32 %tmp_13_26, i32* %l1_result_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2351" st_id="132" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:795  %tmp_13_70 = add nsw i32 %l1_result_V_load_73, %tmp_12_70

]]></Node>
<StgValue><ssdm name="tmp_13_70"/></StgValue>
</operation>

<operation id="2352" st_id="132" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:802  %r_V_71 = mul i16 %lhs_V_71, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="2353" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="16">
<![CDATA[
:803  %tmp_12_71 = sext i16 %r_V_71 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_71"/></StgValue>
</operation>

<operation id="2354" st_id="132" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:806  %tmp_13_71 = add nsw i32 %l1_result_V_load_74, %tmp_12_71

]]></Node>
<StgValue><ssdm name="tmp_13_71"/></StgValue>
</operation>

<operation id="2355" st_id="132" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:813  %r_V_72 = mul i16 %lhs_V_72, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="2356" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="8">
<![CDATA[
:823  %lhs_V_73 = sext i8 %weights_1_load_74 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_73"/></StgValue>
</operation>

<operation id="2357" st_id="132" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:824  %r_V_73 = mul i16 %lhs_V_73, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2358" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:323  store i32 %tmp_13_27, i32* %l1_result_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2359" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:334  store i32 %tmp_13_28, i32* %l1_result_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2360" st_id="133" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:806  %tmp_13_71 = add nsw i32 %l1_result_V_load_74, %tmp_12_71

]]></Node>
<StgValue><ssdm name="tmp_13_71"/></StgValue>
</operation>

<operation id="2361" st_id="133" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:813  %r_V_72 = mul i16 %lhs_V_72, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="2362" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="16">
<![CDATA[
:814  %tmp_12_72 = sext i16 %r_V_72 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_72"/></StgValue>
</operation>

<operation id="2363" st_id="133" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:817  %tmp_13_72 = add nsw i32 %l1_result_V_load_75, %tmp_12_72

]]></Node>
<StgValue><ssdm name="tmp_13_72"/></StgValue>
</operation>

<operation id="2364" st_id="133" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:824  %r_V_73 = mul i16 %lhs_V_73, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="2365" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="8">
<![CDATA[
:834  %lhs_V_74 = sext i8 %weights_1_load_75 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_74"/></StgValue>
</operation>

<operation id="2366" st_id="133" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:835  %r_V_74 = mul i16 %lhs_V_74, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2367" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:345  store i32 %tmp_13_29, i32* %l1_result_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2368" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:356  store i32 %tmp_13_30, i32* %l1_result_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2369" st_id="134" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:817  %tmp_13_72 = add nsw i32 %l1_result_V_load_75, %tmp_12_72

]]></Node>
<StgValue><ssdm name="tmp_13_72"/></StgValue>
</operation>

<operation id="2370" st_id="134" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:824  %r_V_73 = mul i16 %lhs_V_73, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="2371" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="16">
<![CDATA[
:825  %tmp_12_73 = sext i16 %r_V_73 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_73"/></StgValue>
</operation>

<operation id="2372" st_id="134" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:828  %tmp_13_73 = add nsw i32 %l1_result_V_load_76, %tmp_12_73

]]></Node>
<StgValue><ssdm name="tmp_13_73"/></StgValue>
</operation>

<operation id="2373" st_id="134" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:835  %r_V_74 = mul i16 %lhs_V_74, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="2374" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="8">
<![CDATA[
:845  %lhs_V_75 = sext i8 %weights_1_load_76 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_75"/></StgValue>
</operation>

<operation id="2375" st_id="134" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:846  %r_V_75 = mul i16 %lhs_V_75, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2376" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:367  store i32 %tmp_13_31, i32* %l1_result_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2377" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:378  store i32 %tmp_13_32, i32* %l1_result_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2378" st_id="135" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:828  %tmp_13_73 = add nsw i32 %l1_result_V_load_76, %tmp_12_73

]]></Node>
<StgValue><ssdm name="tmp_13_73"/></StgValue>
</operation>

<operation id="2379" st_id="135" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:835  %r_V_74 = mul i16 %lhs_V_74, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="2380" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="16">
<![CDATA[
:836  %tmp_12_74 = sext i16 %r_V_74 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_74"/></StgValue>
</operation>

<operation id="2381" st_id="135" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:839  %tmp_13_74 = add nsw i32 %l1_result_V_load_77, %tmp_12_74

]]></Node>
<StgValue><ssdm name="tmp_13_74"/></StgValue>
</operation>

<operation id="2382" st_id="135" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:846  %r_V_75 = mul i16 %lhs_V_75, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="2383" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="8">
<![CDATA[
:856  %lhs_V_76 = sext i8 %weights_1_load_77 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_76"/></StgValue>
</operation>

<operation id="2384" st_id="135" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:857  %r_V_76 = mul i16 %lhs_V_76, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2385" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:389  store i32 %tmp_13_33, i32* %l1_result_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2386" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:400  store i32 %tmp_13_34, i32* %l1_result_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2387" st_id="136" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:839  %tmp_13_74 = add nsw i32 %l1_result_V_load_77, %tmp_12_74

]]></Node>
<StgValue><ssdm name="tmp_13_74"/></StgValue>
</operation>

<operation id="2388" st_id="136" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:846  %r_V_75 = mul i16 %lhs_V_75, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="2389" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
:847  %tmp_12_75 = sext i16 %r_V_75 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_75"/></StgValue>
</operation>

<operation id="2390" st_id="136" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:850  %tmp_13_75 = add nsw i32 %l1_result_V_load_78, %tmp_12_75

]]></Node>
<StgValue><ssdm name="tmp_13_75"/></StgValue>
</operation>

<operation id="2391" st_id="136" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:857  %r_V_76 = mul i16 %lhs_V_76, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="2392" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="8">
<![CDATA[
:867  %lhs_V_77 = sext i8 %weights_1_load_78 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_77"/></StgValue>
</operation>

<operation id="2393" st_id="136" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:868  %r_V_77 = mul i16 %lhs_V_77, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2394" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:411  store i32 %tmp_13_35, i32* %l1_result_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2395" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:422  store i32 %tmp_13_36, i32* %l1_result_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2396" st_id="137" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:850  %tmp_13_75 = add nsw i32 %l1_result_V_load_78, %tmp_12_75

]]></Node>
<StgValue><ssdm name="tmp_13_75"/></StgValue>
</operation>

<operation id="2397" st_id="137" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:857  %r_V_76 = mul i16 %lhs_V_76, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="2398" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="16">
<![CDATA[
:858  %tmp_12_76 = sext i16 %r_V_76 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_76"/></StgValue>
</operation>

<operation id="2399" st_id="137" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:861  %tmp_13_76 = add nsw i32 %l1_result_V_load_79, %tmp_12_76

]]></Node>
<StgValue><ssdm name="tmp_13_76"/></StgValue>
</operation>

<operation id="2400" st_id="137" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:868  %r_V_77 = mul i16 %lhs_V_77, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="2401" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="8">
<![CDATA[
:878  %lhs_V_78 = sext i8 %weights_1_load_79 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_78"/></StgValue>
</operation>

<operation id="2402" st_id="137" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:879  %r_V_78 = mul i16 %lhs_V_78, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2403" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:433  store i32 %tmp_13_37, i32* %l1_result_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2404" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:444  store i32 %tmp_13_38, i32* %l1_result_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2405" st_id="138" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:861  %tmp_13_76 = add nsw i32 %l1_result_V_load_79, %tmp_12_76

]]></Node>
<StgValue><ssdm name="tmp_13_76"/></StgValue>
</operation>

<operation id="2406" st_id="138" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:868  %r_V_77 = mul i16 %lhs_V_77, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="2407" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="16">
<![CDATA[
:869  %tmp_12_77 = sext i16 %r_V_77 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_77"/></StgValue>
</operation>

<operation id="2408" st_id="138" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:872  %tmp_13_77 = add nsw i32 %l1_result_V_load_80, %tmp_12_77

]]></Node>
<StgValue><ssdm name="tmp_13_77"/></StgValue>
</operation>

<operation id="2409" st_id="138" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:879  %r_V_78 = mul i16 %lhs_V_78, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="2410" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="8">
<![CDATA[
:889  %lhs_V_79 = sext i8 %weights_1_load_80 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_79"/></StgValue>
</operation>

<operation id="2411" st_id="138" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:890  %r_V_79 = mul i16 %lhs_V_79, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2412" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:455  store i32 %tmp_13_39, i32* %l1_result_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2413" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:466  store i32 %tmp_13_40, i32* %l1_result_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2414" st_id="139" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:872  %tmp_13_77 = add nsw i32 %l1_result_V_load_80, %tmp_12_77

]]></Node>
<StgValue><ssdm name="tmp_13_77"/></StgValue>
</operation>

<operation id="2415" st_id="139" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:879  %r_V_78 = mul i16 %lhs_V_78, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="2416" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="16">
<![CDATA[
:880  %tmp_12_78 = sext i16 %r_V_78 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_78"/></StgValue>
</operation>

<operation id="2417" st_id="139" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:883  %tmp_13_78 = add nsw i32 %l1_result_V_load_81, %tmp_12_78

]]></Node>
<StgValue><ssdm name="tmp_13_78"/></StgValue>
</operation>

<operation id="2418" st_id="139" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:890  %r_V_79 = mul i16 %lhs_V_79, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="2419" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="8">
<![CDATA[
:900  %lhs_V_80 = sext i8 %weights_1_load_81 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_80"/></StgValue>
</operation>

<operation id="2420" st_id="139" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:901  %r_V_80 = mul i16 %lhs_V_80, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2421" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:477  store i32 %tmp_13_41, i32* %l1_result_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2422" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:488  store i32 %tmp_13_42, i32* %l1_result_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2423" st_id="140" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:883  %tmp_13_78 = add nsw i32 %l1_result_V_load_81, %tmp_12_78

]]></Node>
<StgValue><ssdm name="tmp_13_78"/></StgValue>
</operation>

<operation id="2424" st_id="140" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:890  %r_V_79 = mul i16 %lhs_V_79, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="2425" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="16">
<![CDATA[
:891  %tmp_12_79 = sext i16 %r_V_79 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_79"/></StgValue>
</operation>

<operation id="2426" st_id="140" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:894  %tmp_13_79 = add nsw i32 %l1_result_V_load_82, %tmp_12_79

]]></Node>
<StgValue><ssdm name="tmp_13_79"/></StgValue>
</operation>

<operation id="2427" st_id="140" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:901  %r_V_80 = mul i16 %lhs_V_80, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="2428" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="8">
<![CDATA[
:911  %lhs_V_81 = sext i8 %weights_1_load_82 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_81"/></StgValue>
</operation>

<operation id="2429" st_id="140" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:912  %r_V_81 = mul i16 %lhs_V_81, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2430" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:499  store i32 %tmp_13_43, i32* %l1_result_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2431" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:510  store i32 %tmp_13_44, i32* %l1_result_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2432" st_id="141" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:894  %tmp_13_79 = add nsw i32 %l1_result_V_load_82, %tmp_12_79

]]></Node>
<StgValue><ssdm name="tmp_13_79"/></StgValue>
</operation>

<operation id="2433" st_id="141" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:901  %r_V_80 = mul i16 %lhs_V_80, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="2434" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="16">
<![CDATA[
:902  %tmp_12_80 = sext i16 %r_V_80 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_80"/></StgValue>
</operation>

<operation id="2435" st_id="141" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:905  %tmp_13_80 = add nsw i32 %l1_result_V_load_83, %tmp_12_80

]]></Node>
<StgValue><ssdm name="tmp_13_80"/></StgValue>
</operation>

<operation id="2436" st_id="141" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:912  %r_V_81 = mul i16 %lhs_V_81, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="2437" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="8">
<![CDATA[
:922  %lhs_V_82 = sext i8 %weights_1_load_83 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_82"/></StgValue>
</operation>

<operation id="2438" st_id="141" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:923  %r_V_82 = mul i16 %lhs_V_82, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2439" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:521  store i32 %tmp_13_45, i32* %l1_result_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2440" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:532  store i32 %tmp_13_46, i32* %l1_result_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2441" st_id="142" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:905  %tmp_13_80 = add nsw i32 %l1_result_V_load_83, %tmp_12_80

]]></Node>
<StgValue><ssdm name="tmp_13_80"/></StgValue>
</operation>

<operation id="2442" st_id="142" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:912  %r_V_81 = mul i16 %lhs_V_81, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="2443" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="16">
<![CDATA[
:913  %tmp_12_81 = sext i16 %r_V_81 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_81"/></StgValue>
</operation>

<operation id="2444" st_id="142" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:916  %tmp_13_81 = add nsw i32 %l1_result_V_load_84, %tmp_12_81

]]></Node>
<StgValue><ssdm name="tmp_13_81"/></StgValue>
</operation>

<operation id="2445" st_id="142" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:923  %r_V_82 = mul i16 %lhs_V_82, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="2446" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="8">
<![CDATA[
:933  %lhs_V_83 = sext i8 %weights_1_load_84 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_83"/></StgValue>
</operation>

<operation id="2447" st_id="142" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:934  %r_V_83 = mul i16 %lhs_V_83, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2448" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:543  store i32 %tmp_13_47, i32* %l1_result_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:554  store i32 %tmp_13_48, i32* %l1_result_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2450" st_id="143" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:916  %tmp_13_81 = add nsw i32 %l1_result_V_load_84, %tmp_12_81

]]></Node>
<StgValue><ssdm name="tmp_13_81"/></StgValue>
</operation>

<operation id="2451" st_id="143" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:923  %r_V_82 = mul i16 %lhs_V_82, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="2452" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="16">
<![CDATA[
:924  %tmp_12_82 = sext i16 %r_V_82 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_82"/></StgValue>
</operation>

<operation id="2453" st_id="143" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:927  %tmp_13_82 = add nsw i32 %l1_result_V_load_85, %tmp_12_82

]]></Node>
<StgValue><ssdm name="tmp_13_82"/></StgValue>
</operation>

<operation id="2454" st_id="143" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:934  %r_V_83 = mul i16 %lhs_V_83, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="2455" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="8">
<![CDATA[
:944  %lhs_V_84 = sext i8 %weights_1_load_85 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_84"/></StgValue>
</operation>

<operation id="2456" st_id="143" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:945  %r_V_84 = mul i16 %lhs_V_84, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2457" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:565  store i32 %tmp_13_49, i32* %l1_result_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2458" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:576  store i32 %tmp_13_50, i32* %l1_result_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2459" st_id="144" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:927  %tmp_13_82 = add nsw i32 %l1_result_V_load_85, %tmp_12_82

]]></Node>
<StgValue><ssdm name="tmp_13_82"/></StgValue>
</operation>

<operation id="2460" st_id="144" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:934  %r_V_83 = mul i16 %lhs_V_83, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="2461" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="16">
<![CDATA[
:935  %tmp_12_83 = sext i16 %r_V_83 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_83"/></StgValue>
</operation>

<operation id="2462" st_id="144" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:938  %tmp_13_83 = add nsw i32 %l1_result_V_load_86, %tmp_12_83

]]></Node>
<StgValue><ssdm name="tmp_13_83"/></StgValue>
</operation>

<operation id="2463" st_id="144" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:945  %r_V_84 = mul i16 %lhs_V_84, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="2464" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="8">
<![CDATA[
:955  %lhs_V_85 = sext i8 %weights_1_load_86 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_85"/></StgValue>
</operation>

<operation id="2465" st_id="144" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:956  %r_V_85 = mul i16 %lhs_V_85, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2466" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:587  store i32 %tmp_13_51, i32* %l1_result_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2467" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:598  store i32 %tmp_13_52, i32* %l1_result_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2468" st_id="145" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:938  %tmp_13_83 = add nsw i32 %l1_result_V_load_86, %tmp_12_83

]]></Node>
<StgValue><ssdm name="tmp_13_83"/></StgValue>
</operation>

<operation id="2469" st_id="145" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:945  %r_V_84 = mul i16 %lhs_V_84, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="2470" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="16">
<![CDATA[
:946  %tmp_12_84 = sext i16 %r_V_84 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_84"/></StgValue>
</operation>

<operation id="2471" st_id="145" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:949  %tmp_13_84 = add nsw i32 %l1_result_V_load_87, %tmp_12_84

]]></Node>
<StgValue><ssdm name="tmp_13_84"/></StgValue>
</operation>

<operation id="2472" st_id="145" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:956  %r_V_85 = mul i16 %lhs_V_85, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="2473" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="8">
<![CDATA[
:966  %lhs_V_86 = sext i8 %weights_1_load_87 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_86"/></StgValue>
</operation>

<operation id="2474" st_id="145" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:967  %r_V_86 = mul i16 %lhs_V_86, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2475" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:609  store i32 %tmp_13_53, i32* %l1_result_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2476" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:620  store i32 %tmp_13_54, i32* %l1_result_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2477" st_id="146" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:949  %tmp_13_84 = add nsw i32 %l1_result_V_load_87, %tmp_12_84

]]></Node>
<StgValue><ssdm name="tmp_13_84"/></StgValue>
</operation>

<operation id="2478" st_id="146" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:956  %r_V_85 = mul i16 %lhs_V_85, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="2479" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="16">
<![CDATA[
:957  %tmp_12_85 = sext i16 %r_V_85 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_85"/></StgValue>
</operation>

<operation id="2480" st_id="146" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:960  %tmp_13_85 = add nsw i32 %l1_result_V_load_88, %tmp_12_85

]]></Node>
<StgValue><ssdm name="tmp_13_85"/></StgValue>
</operation>

<operation id="2481" st_id="146" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:967  %r_V_86 = mul i16 %lhs_V_86, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="2482" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="8">
<![CDATA[
:977  %lhs_V_87 = sext i8 %weights_1_load_88 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_87"/></StgValue>
</operation>

<operation id="2483" st_id="146" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:978  %r_V_87 = mul i16 %lhs_V_87, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2484" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:631  store i32 %tmp_13_55, i32* %l1_result_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2485" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:642  store i32 %tmp_13_56, i32* %l1_result_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2486" st_id="147" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:960  %tmp_13_85 = add nsw i32 %l1_result_V_load_88, %tmp_12_85

]]></Node>
<StgValue><ssdm name="tmp_13_85"/></StgValue>
</operation>

<operation id="2487" st_id="147" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:967  %r_V_86 = mul i16 %lhs_V_86, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="2488" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="16">
<![CDATA[
:968  %tmp_12_86 = sext i16 %r_V_86 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_86"/></StgValue>
</operation>

<operation id="2489" st_id="147" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:971  %tmp_13_86 = add nsw i32 %l1_result_V_load_89, %tmp_12_86

]]></Node>
<StgValue><ssdm name="tmp_13_86"/></StgValue>
</operation>

<operation id="2490" st_id="147" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:978  %r_V_87 = mul i16 %lhs_V_87, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="2491" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="8">
<![CDATA[
:988  %lhs_V_88 = sext i8 %weights_1_load_89 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_88"/></StgValue>
</operation>

<operation id="2492" st_id="147" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:989  %r_V_88 = mul i16 %lhs_V_88, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2493" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:653  store i32 %tmp_13_57, i32* %l1_result_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2494" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:664  store i32 %tmp_13_58, i32* %l1_result_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2495" st_id="148" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:971  %tmp_13_86 = add nsw i32 %l1_result_V_load_89, %tmp_12_86

]]></Node>
<StgValue><ssdm name="tmp_13_86"/></StgValue>
</operation>

<operation id="2496" st_id="148" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:978  %r_V_87 = mul i16 %lhs_V_87, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="2497" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="16">
<![CDATA[
:979  %tmp_12_87 = sext i16 %r_V_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_87"/></StgValue>
</operation>

<operation id="2498" st_id="148" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:982  %tmp_13_87 = add nsw i32 %l1_result_V_load_90, %tmp_12_87

]]></Node>
<StgValue><ssdm name="tmp_13_87"/></StgValue>
</operation>

<operation id="2499" st_id="148" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:989  %r_V_88 = mul i16 %lhs_V_88, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="2500" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="8">
<![CDATA[
:999  %lhs_V_89 = sext i8 %weights_1_load_90 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_89"/></StgValue>
</operation>

<operation id="2501" st_id="148" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1000  %r_V_89 = mul i16 %lhs_V_89, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2502" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:675  store i32 %tmp_13_59, i32* %l1_result_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2503" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:686  store i32 %tmp_13_60, i32* %l1_result_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2504" st_id="149" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:982  %tmp_13_87 = add nsw i32 %l1_result_V_load_90, %tmp_12_87

]]></Node>
<StgValue><ssdm name="tmp_13_87"/></StgValue>
</operation>

<operation id="2505" st_id="149" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:989  %r_V_88 = mul i16 %lhs_V_88, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="2506" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="16">
<![CDATA[
:990  %tmp_12_88 = sext i16 %r_V_88 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_88"/></StgValue>
</operation>

<operation id="2507" st_id="149" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:993  %tmp_13_88 = add nsw i32 %l1_result_V_load_91, %tmp_12_88

]]></Node>
<StgValue><ssdm name="tmp_13_88"/></StgValue>
</operation>

<operation id="2508" st_id="149" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1000  %r_V_89 = mul i16 %lhs_V_89, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="2509" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="8">
<![CDATA[
:1010  %lhs_V_90 = sext i8 %weights_1_load_91 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_90"/></StgValue>
</operation>

<operation id="2510" st_id="149" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1011  %r_V_90 = mul i16 %lhs_V_90, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2511" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:697  store i32 %tmp_13_61, i32* %l1_result_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2512" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:708  store i32 %tmp_13_62, i32* %l1_result_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2513" st_id="150" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:993  %tmp_13_88 = add nsw i32 %l1_result_V_load_91, %tmp_12_88

]]></Node>
<StgValue><ssdm name="tmp_13_88"/></StgValue>
</operation>

<operation id="2514" st_id="150" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1000  %r_V_89 = mul i16 %lhs_V_89, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="2515" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="16">
<![CDATA[
:1001  %tmp_12_89 = sext i16 %r_V_89 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_89"/></StgValue>
</operation>

<operation id="2516" st_id="150" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1004  %tmp_13_89 = add nsw i32 %l1_result_V_load_92, %tmp_12_89

]]></Node>
<StgValue><ssdm name="tmp_13_89"/></StgValue>
</operation>

<operation id="2517" st_id="150" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1011  %r_V_90 = mul i16 %lhs_V_90, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="2518" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="8">
<![CDATA[
:1021  %lhs_V_91 = sext i8 %weights_1_load_92 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_91"/></StgValue>
</operation>

<operation id="2519" st_id="150" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1022  %r_V_91 = mul i16 %lhs_V_91, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2520" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:719  store i32 %tmp_13_63, i32* %l1_result_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2521" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:730  store i32 %tmp_13_64, i32* %l1_result_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="151" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1004  %tmp_13_89 = add nsw i32 %l1_result_V_load_92, %tmp_12_89

]]></Node>
<StgValue><ssdm name="tmp_13_89"/></StgValue>
</operation>

<operation id="2523" st_id="151" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1011  %r_V_90 = mul i16 %lhs_V_90, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="2524" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="16">
<![CDATA[
:1012  %tmp_12_90 = sext i16 %r_V_90 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_90"/></StgValue>
</operation>

<operation id="2525" st_id="151" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1015  %tmp_13_90 = add nsw i32 %l1_result_V_load_93, %tmp_12_90

]]></Node>
<StgValue><ssdm name="tmp_13_90"/></StgValue>
</operation>

<operation id="2526" st_id="151" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1022  %r_V_91 = mul i16 %lhs_V_91, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="2527" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="8">
<![CDATA[
:1032  %lhs_V_92 = sext i8 %weights_1_load_93 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_92"/></StgValue>
</operation>

<operation id="2528" st_id="151" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1033  %r_V_92 = mul i16 %lhs_V_92, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2529" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:741  store i32 %tmp_13_65, i32* %l1_result_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2530" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:752  store i32 %tmp_13_66, i32* %l1_result_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2531" st_id="152" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1015  %tmp_13_90 = add nsw i32 %l1_result_V_load_93, %tmp_12_90

]]></Node>
<StgValue><ssdm name="tmp_13_90"/></StgValue>
</operation>

<operation id="2532" st_id="152" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1022  %r_V_91 = mul i16 %lhs_V_91, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="2533" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="16">
<![CDATA[
:1023  %tmp_12_91 = sext i16 %r_V_91 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_91"/></StgValue>
</operation>

<operation id="2534" st_id="152" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1026  %tmp_13_91 = add nsw i32 %l1_result_V_load_94, %tmp_12_91

]]></Node>
<StgValue><ssdm name="tmp_13_91"/></StgValue>
</operation>

<operation id="2535" st_id="152" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1033  %r_V_92 = mul i16 %lhs_V_92, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="2536" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="8">
<![CDATA[
:1043  %lhs_V_93 = sext i8 %weights_1_load_94 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_93"/></StgValue>
</operation>

<operation id="2537" st_id="152" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1044  %r_V_93 = mul i16 %lhs_V_93, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2538" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:763  store i32 %tmp_13_67, i32* %l1_result_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2539" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:774  store i32 %tmp_13_68, i32* %l1_result_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2540" st_id="153" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1026  %tmp_13_91 = add nsw i32 %l1_result_V_load_94, %tmp_12_91

]]></Node>
<StgValue><ssdm name="tmp_13_91"/></StgValue>
</operation>

<operation id="2541" st_id="153" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1033  %r_V_92 = mul i16 %lhs_V_92, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="2542" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="16">
<![CDATA[
:1034  %tmp_12_92 = sext i16 %r_V_92 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_92"/></StgValue>
</operation>

<operation id="2543" st_id="153" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1037  %tmp_13_92 = add nsw i32 %l1_result_V_load_95, %tmp_12_92

]]></Node>
<StgValue><ssdm name="tmp_13_92"/></StgValue>
</operation>

<operation id="2544" st_id="153" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1044  %r_V_93 = mul i16 %lhs_V_93, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="2545" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="8">
<![CDATA[
:1054  %lhs_V_94 = sext i8 %weights_1_load_95 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_94"/></StgValue>
</operation>

<operation id="2546" st_id="153" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1055  %r_V_94 = mul i16 %lhs_V_94, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2547" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:785  store i32 %tmp_13_69, i32* %l1_result_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2548" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:796  store i32 %tmp_13_70, i32* %l1_result_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2549" st_id="154" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1037  %tmp_13_92 = add nsw i32 %l1_result_V_load_95, %tmp_12_92

]]></Node>
<StgValue><ssdm name="tmp_13_92"/></StgValue>
</operation>

<operation id="2550" st_id="154" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1044  %r_V_93 = mul i16 %lhs_V_93, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="2551" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="16">
<![CDATA[
:1045  %tmp_12_93 = sext i16 %r_V_93 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_93"/></StgValue>
</operation>

<operation id="2552" st_id="154" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1048  %tmp_13_93 = add nsw i32 %l1_result_V_load_96, %tmp_12_93

]]></Node>
<StgValue><ssdm name="tmp_13_93"/></StgValue>
</operation>

<operation id="2553" st_id="154" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1055  %r_V_94 = mul i16 %lhs_V_94, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="2554" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="8">
<![CDATA[
:1065  %lhs_V_95 = sext i8 %weights_1_load_96 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_95"/></StgValue>
</operation>

<operation id="2555" st_id="154" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1066  %r_V_95 = mul i16 %lhs_V_95, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2556" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:807  store i32 %tmp_13_71, i32* %l1_result_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2557" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:818  store i32 %tmp_13_72, i32* %l1_result_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2558" st_id="155" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1048  %tmp_13_93 = add nsw i32 %l1_result_V_load_96, %tmp_12_93

]]></Node>
<StgValue><ssdm name="tmp_13_93"/></StgValue>
</operation>

<operation id="2559" st_id="155" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1055  %r_V_94 = mul i16 %lhs_V_94, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="2560" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="16">
<![CDATA[
:1056  %tmp_12_94 = sext i16 %r_V_94 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_94"/></StgValue>
</operation>

<operation id="2561" st_id="155" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1059  %tmp_13_94 = add nsw i32 %l1_result_V_load_97, %tmp_12_94

]]></Node>
<StgValue><ssdm name="tmp_13_94"/></StgValue>
</operation>

<operation id="2562" st_id="155" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1066  %r_V_95 = mul i16 %lhs_V_95, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="2563" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="8">
<![CDATA[
:1076  %lhs_V_96 = sext i8 %weights_1_load_97 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_96"/></StgValue>
</operation>

<operation id="2564" st_id="155" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1077  %r_V_96 = mul i16 %lhs_V_96, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2565" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:829  store i32 %tmp_13_73, i32* %l1_result_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2566" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:840  store i32 %tmp_13_74, i32* %l1_result_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2567" st_id="156" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1059  %tmp_13_94 = add nsw i32 %l1_result_V_load_97, %tmp_12_94

]]></Node>
<StgValue><ssdm name="tmp_13_94"/></StgValue>
</operation>

<operation id="2568" st_id="156" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1066  %r_V_95 = mul i16 %lhs_V_95, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="2569" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="16">
<![CDATA[
:1067  %tmp_12_95 = sext i16 %r_V_95 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_95"/></StgValue>
</operation>

<operation id="2570" st_id="156" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1070  %tmp_13_95 = add nsw i32 %l1_result_V_load_98, %tmp_12_95

]]></Node>
<StgValue><ssdm name="tmp_13_95"/></StgValue>
</operation>

<operation id="2571" st_id="156" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1077  %r_V_96 = mul i16 %lhs_V_96, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="2572" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="8">
<![CDATA[
:1087  %lhs_V_97 = sext i8 %weights_1_load_98 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_97"/></StgValue>
</operation>

<operation id="2573" st_id="156" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1088  %r_V_97 = mul i16 %lhs_V_97, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2574" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:851  store i32 %tmp_13_75, i32* %l1_result_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2575" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:862  store i32 %tmp_13_76, i32* %l1_result_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2576" st_id="157" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1070  %tmp_13_95 = add nsw i32 %l1_result_V_load_98, %tmp_12_95

]]></Node>
<StgValue><ssdm name="tmp_13_95"/></StgValue>
</operation>

<operation id="2577" st_id="157" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1077  %r_V_96 = mul i16 %lhs_V_96, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="2578" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="16">
<![CDATA[
:1078  %tmp_12_96 = sext i16 %r_V_96 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_96"/></StgValue>
</operation>

<operation id="2579" st_id="157" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1081  %tmp_13_96 = add nsw i32 %l1_result_V_load_99, %tmp_12_96

]]></Node>
<StgValue><ssdm name="tmp_13_96"/></StgValue>
</operation>

<operation id="2580" st_id="157" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1088  %r_V_97 = mul i16 %lhs_V_97, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="2581" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="8">
<![CDATA[
:1098  %lhs_V_98 = sext i8 %weights_1_load_99 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_98"/></StgValue>
</operation>

<operation id="2582" st_id="157" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1099  %r_V_98 = mul i16 %lhs_V_98, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2583" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:873  store i32 %tmp_13_77, i32* %l1_result_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2584" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:884  store i32 %tmp_13_78, i32* %l1_result_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2585" st_id="158" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1081  %tmp_13_96 = add nsw i32 %l1_result_V_load_99, %tmp_12_96

]]></Node>
<StgValue><ssdm name="tmp_13_96"/></StgValue>
</operation>

<operation id="2586" st_id="158" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1088  %r_V_97 = mul i16 %lhs_V_97, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="2587" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="16">
<![CDATA[
:1089  %tmp_12_97 = sext i16 %r_V_97 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_97"/></StgValue>
</operation>

<operation id="2588" st_id="158" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1092  %tmp_13_97 = add nsw i32 %l1_result_V_load_100, %tmp_12_97

]]></Node>
<StgValue><ssdm name="tmp_13_97"/></StgValue>
</operation>

<operation id="2589" st_id="158" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1099  %r_V_98 = mul i16 %lhs_V_98, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="2590" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="8">
<![CDATA[
:1109  %lhs_V_99 = sext i8 %weights_1_load_100 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_99"/></StgValue>
</operation>

<operation id="2591" st_id="158" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1110  %r_V_99 = mul i16 %lhs_V_99, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2592" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:895  store i32 %tmp_13_79, i32* %l1_result_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2593" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:906  store i32 %tmp_13_80, i32* %l1_result_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2594" st_id="159" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1092  %tmp_13_97 = add nsw i32 %l1_result_V_load_100, %tmp_12_97

]]></Node>
<StgValue><ssdm name="tmp_13_97"/></StgValue>
</operation>

<operation id="2595" st_id="159" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1099  %r_V_98 = mul i16 %lhs_V_98, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="2596" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="16">
<![CDATA[
:1100  %tmp_12_98 = sext i16 %r_V_98 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_98"/></StgValue>
</operation>

<operation id="2597" st_id="159" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1103  %tmp_13_98 = add nsw i32 %l1_result_V_load_101, %tmp_12_98

]]></Node>
<StgValue><ssdm name="tmp_13_98"/></StgValue>
</operation>

<operation id="2598" st_id="159" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1110  %r_V_99 = mul i16 %lhs_V_99, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="2599" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="8">
<![CDATA[
:1120  %lhs_V_100 = sext i8 %weights_1_load_101 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_100"/></StgValue>
</operation>

<operation id="2600" st_id="159" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1121  %r_V_100 = mul i16 %lhs_V_100, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2601" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:917  store i32 %tmp_13_81, i32* %l1_result_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2602" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:928  store i32 %tmp_13_82, i32* %l1_result_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2603" st_id="160" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1103  %tmp_13_98 = add nsw i32 %l1_result_V_load_101, %tmp_12_98

]]></Node>
<StgValue><ssdm name="tmp_13_98"/></StgValue>
</operation>

<operation id="2604" st_id="160" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1110  %r_V_99 = mul i16 %lhs_V_99, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="2605" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="16">
<![CDATA[
:1111  %tmp_12_99 = sext i16 %r_V_99 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_99"/></StgValue>
</operation>

<operation id="2606" st_id="160" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1114  %tmp_13_99 = add nsw i32 %l1_result_V_load_102, %tmp_12_99

]]></Node>
<StgValue><ssdm name="tmp_13_99"/></StgValue>
</operation>

<operation id="2607" st_id="160" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1121  %r_V_100 = mul i16 %lhs_V_100, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="2608" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="8">
<![CDATA[
:1131  %lhs_V_101 = sext i8 %weights_1_load_102 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_101"/></StgValue>
</operation>

<operation id="2609" st_id="160" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1132  %r_V_101 = mul i16 %lhs_V_101, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2610" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:939  store i32 %tmp_13_83, i32* %l1_result_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2611" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:950  store i32 %tmp_13_84, i32* %l1_result_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2612" st_id="161" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1114  %tmp_13_99 = add nsw i32 %l1_result_V_load_102, %tmp_12_99

]]></Node>
<StgValue><ssdm name="tmp_13_99"/></StgValue>
</operation>

<operation id="2613" st_id="161" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1121  %r_V_100 = mul i16 %lhs_V_100, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="2614" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="16">
<![CDATA[
:1122  %tmp_12_100 = sext i16 %r_V_100 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_100"/></StgValue>
</operation>

<operation id="2615" st_id="161" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1125  %tmp_13_100 = add nsw i32 %l1_result_V_load_103, %tmp_12_100

]]></Node>
<StgValue><ssdm name="tmp_13_100"/></StgValue>
</operation>

<operation id="2616" st_id="161" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1132  %r_V_101 = mul i16 %lhs_V_101, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="2617" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="8">
<![CDATA[
:1142  %lhs_V_102 = sext i8 %weights_1_load_103 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_102"/></StgValue>
</operation>

<operation id="2618" st_id="161" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1143  %r_V_102 = mul i16 %lhs_V_102, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2619" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:961  store i32 %tmp_13_85, i32* %l1_result_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2620" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:972  store i32 %tmp_13_86, i32* %l1_result_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2621" st_id="162" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1125  %tmp_13_100 = add nsw i32 %l1_result_V_load_103, %tmp_12_100

]]></Node>
<StgValue><ssdm name="tmp_13_100"/></StgValue>
</operation>

<operation id="2622" st_id="162" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1132  %r_V_101 = mul i16 %lhs_V_101, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="2623" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="16">
<![CDATA[
:1133  %tmp_12_101 = sext i16 %r_V_101 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_101"/></StgValue>
</operation>

<operation id="2624" st_id="162" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1136  %tmp_13_101 = add nsw i32 %l1_result_V_load_104, %tmp_12_101

]]></Node>
<StgValue><ssdm name="tmp_13_101"/></StgValue>
</operation>

<operation id="2625" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1143  %r_V_102 = mul i16 %lhs_V_102, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="2626" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="8">
<![CDATA[
:1153  %lhs_V_103 = sext i8 %weights_1_load_104 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_103"/></StgValue>
</operation>

<operation id="2627" st_id="162" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1154  %r_V_103 = mul i16 %lhs_V_103, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2628" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:983  store i32 %tmp_13_87, i32* %l1_result_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2629" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:994  store i32 %tmp_13_88, i32* %l1_result_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2630" st_id="163" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1136  %tmp_13_101 = add nsw i32 %l1_result_V_load_104, %tmp_12_101

]]></Node>
<StgValue><ssdm name="tmp_13_101"/></StgValue>
</operation>

<operation id="2631" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1143  %r_V_102 = mul i16 %lhs_V_102, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="2632" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="16">
<![CDATA[
:1144  %tmp_12_102 = sext i16 %r_V_102 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_102"/></StgValue>
</operation>

<operation id="2633" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1147  %tmp_13_102 = add nsw i32 %l1_result_V_load_105, %tmp_12_102

]]></Node>
<StgValue><ssdm name="tmp_13_102"/></StgValue>
</operation>

<operation id="2634" st_id="163" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1154  %r_V_103 = mul i16 %lhs_V_103, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="2635" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="8">
<![CDATA[
:1164  %lhs_V_104 = sext i8 %weights_1_load_105 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_104"/></StgValue>
</operation>

<operation id="2636" st_id="163" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1165  %r_V_104 = mul i16 %lhs_V_104, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2637" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1005  store i32 %tmp_13_89, i32* %l1_result_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2638" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1016  store i32 %tmp_13_90, i32* %l1_result_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2639" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1147  %tmp_13_102 = add nsw i32 %l1_result_V_load_105, %tmp_12_102

]]></Node>
<StgValue><ssdm name="tmp_13_102"/></StgValue>
</operation>

<operation id="2640" st_id="164" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1154  %r_V_103 = mul i16 %lhs_V_103, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="2641" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="16">
<![CDATA[
:1155  %tmp_12_103 = sext i16 %r_V_103 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_103"/></StgValue>
</operation>

<operation id="2642" st_id="164" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1158  %tmp_13_103 = add nsw i32 %l1_result_V_load_106, %tmp_12_103

]]></Node>
<StgValue><ssdm name="tmp_13_103"/></StgValue>
</operation>

<operation id="2643" st_id="164" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1165  %r_V_104 = mul i16 %lhs_V_104, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="2644" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="8">
<![CDATA[
:1175  %lhs_V_105 = sext i8 %weights_1_load_106 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_105"/></StgValue>
</operation>

<operation id="2645" st_id="164" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1176  %r_V_105 = mul i16 %lhs_V_105, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2646" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1027  store i32 %tmp_13_91, i32* %l1_result_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2647" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1038  store i32 %tmp_13_92, i32* %l1_result_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2648" st_id="165" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1158  %tmp_13_103 = add nsw i32 %l1_result_V_load_106, %tmp_12_103

]]></Node>
<StgValue><ssdm name="tmp_13_103"/></StgValue>
</operation>

<operation id="2649" st_id="165" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1165  %r_V_104 = mul i16 %lhs_V_104, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="2650" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="16">
<![CDATA[
:1166  %tmp_12_104 = sext i16 %r_V_104 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_104"/></StgValue>
</operation>

<operation id="2651" st_id="165" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1169  %tmp_13_104 = add nsw i32 %l1_result_V_load_107, %tmp_12_104

]]></Node>
<StgValue><ssdm name="tmp_13_104"/></StgValue>
</operation>

<operation id="2652" st_id="165" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1176  %r_V_105 = mul i16 %lhs_V_105, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="2653" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="8">
<![CDATA[
:1186  %lhs_V_106 = sext i8 %weights_1_load_107 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_106"/></StgValue>
</operation>

<operation id="2654" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1187  %r_V_106 = mul i16 %lhs_V_106, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2655" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1049  store i32 %tmp_13_93, i32* %l1_result_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2656" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1060  store i32 %tmp_13_94, i32* %l1_result_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2657" st_id="166" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1169  %tmp_13_104 = add nsw i32 %l1_result_V_load_107, %tmp_12_104

]]></Node>
<StgValue><ssdm name="tmp_13_104"/></StgValue>
</operation>

<operation id="2658" st_id="166" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1176  %r_V_105 = mul i16 %lhs_V_105, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="2659" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="16">
<![CDATA[
:1177  %tmp_12_105 = sext i16 %r_V_105 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_105"/></StgValue>
</operation>

<operation id="2660" st_id="166" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1180  %tmp_13_105 = add nsw i32 %l1_result_V_load_108, %tmp_12_105

]]></Node>
<StgValue><ssdm name="tmp_13_105"/></StgValue>
</operation>

<operation id="2661" st_id="166" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1187  %r_V_106 = mul i16 %lhs_V_106, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="2662" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="8">
<![CDATA[
:1197  %lhs_V_107 = sext i8 %weights_1_load_108 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_107"/></StgValue>
</operation>

<operation id="2663" st_id="166" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1198  %r_V_107 = mul i16 %lhs_V_107, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2664" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1071  store i32 %tmp_13_95, i32* %l1_result_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2665" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1082  store i32 %tmp_13_96, i32* %l1_result_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2666" st_id="167" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1180  %tmp_13_105 = add nsw i32 %l1_result_V_load_108, %tmp_12_105

]]></Node>
<StgValue><ssdm name="tmp_13_105"/></StgValue>
</operation>

<operation id="2667" st_id="167" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1187  %r_V_106 = mul i16 %lhs_V_106, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="2668" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="16">
<![CDATA[
:1188  %tmp_12_106 = sext i16 %r_V_106 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_106"/></StgValue>
</operation>

<operation id="2669" st_id="167" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1191  %tmp_13_106 = add nsw i32 %l1_result_V_load_109, %tmp_12_106

]]></Node>
<StgValue><ssdm name="tmp_13_106"/></StgValue>
</operation>

<operation id="2670" st_id="167" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1198  %r_V_107 = mul i16 %lhs_V_107, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="2671" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="8">
<![CDATA[
:1208  %lhs_V_108 = sext i8 %weights_1_load_109 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_108"/></StgValue>
</operation>

<operation id="2672" st_id="167" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1209  %r_V_108 = mul i16 %lhs_V_108, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2673" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1093  store i32 %tmp_13_97, i32* %l1_result_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2674" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1104  store i32 %tmp_13_98, i32* %l1_result_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2675" st_id="168" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1191  %tmp_13_106 = add nsw i32 %l1_result_V_load_109, %tmp_12_106

]]></Node>
<StgValue><ssdm name="tmp_13_106"/></StgValue>
</operation>

<operation id="2676" st_id="168" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1198  %r_V_107 = mul i16 %lhs_V_107, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="2677" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="16">
<![CDATA[
:1199  %tmp_12_107 = sext i16 %r_V_107 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_107"/></StgValue>
</operation>

<operation id="2678" st_id="168" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1202  %tmp_13_107 = add nsw i32 %l1_result_V_load_110, %tmp_12_107

]]></Node>
<StgValue><ssdm name="tmp_13_107"/></StgValue>
</operation>

<operation id="2679" st_id="168" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1209  %r_V_108 = mul i16 %lhs_V_108, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="2680" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="8">
<![CDATA[
:1219  %lhs_V_109 = sext i8 %weights_1_load_110 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_109"/></StgValue>
</operation>

<operation id="2681" st_id="168" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1220  %r_V_109 = mul i16 %lhs_V_109, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2682" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1115  store i32 %tmp_13_99, i32* %l1_result_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2683" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1126  store i32 %tmp_13_100, i32* %l1_result_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2684" st_id="169" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1202  %tmp_13_107 = add nsw i32 %l1_result_V_load_110, %tmp_12_107

]]></Node>
<StgValue><ssdm name="tmp_13_107"/></StgValue>
</operation>

<operation id="2685" st_id="169" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1209  %r_V_108 = mul i16 %lhs_V_108, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="2686" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="16">
<![CDATA[
:1210  %tmp_12_108 = sext i16 %r_V_108 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_108"/></StgValue>
</operation>

<operation id="2687" st_id="169" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1213  %tmp_13_108 = add nsw i32 %l1_result_V_load_111, %tmp_12_108

]]></Node>
<StgValue><ssdm name="tmp_13_108"/></StgValue>
</operation>

<operation id="2688" st_id="169" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1220  %r_V_109 = mul i16 %lhs_V_109, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="2689" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="8">
<![CDATA[
:1230  %lhs_V_110 = sext i8 %weights_1_load_111 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_110"/></StgValue>
</operation>

<operation id="2690" st_id="169" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1231  %r_V_110 = mul i16 %lhs_V_110, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2691" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1137  store i32 %tmp_13_101, i32* %l1_result_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2692" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1148  store i32 %tmp_13_102, i32* %l1_result_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2693" st_id="170" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1213  %tmp_13_108 = add nsw i32 %l1_result_V_load_111, %tmp_12_108

]]></Node>
<StgValue><ssdm name="tmp_13_108"/></StgValue>
</operation>

<operation id="2694" st_id="170" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1220  %r_V_109 = mul i16 %lhs_V_109, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="2695" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="16">
<![CDATA[
:1221  %tmp_12_109 = sext i16 %r_V_109 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_109"/></StgValue>
</operation>

<operation id="2696" st_id="170" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1224  %tmp_13_109 = add nsw i32 %l1_result_V_load_112, %tmp_12_109

]]></Node>
<StgValue><ssdm name="tmp_13_109"/></StgValue>
</operation>

<operation id="2697" st_id="170" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1231  %r_V_110 = mul i16 %lhs_V_110, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="2698" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="8">
<![CDATA[
:1241  %lhs_V_111 = sext i8 %weights_1_load_112 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_111"/></StgValue>
</operation>

<operation id="2699" st_id="170" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1242  %r_V_111 = mul i16 %lhs_V_111, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2700" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1159  store i32 %tmp_13_103, i32* %l1_result_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2701" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1170  store i32 %tmp_13_104, i32* %l1_result_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2702" st_id="171" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1224  %tmp_13_109 = add nsw i32 %l1_result_V_load_112, %tmp_12_109

]]></Node>
<StgValue><ssdm name="tmp_13_109"/></StgValue>
</operation>

<operation id="2703" st_id="171" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1231  %r_V_110 = mul i16 %lhs_V_110, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="2704" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="16">
<![CDATA[
:1232  %tmp_12_110 = sext i16 %r_V_110 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_110"/></StgValue>
</operation>

<operation id="2705" st_id="171" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1235  %tmp_13_110 = add nsw i32 %l1_result_V_load_113, %tmp_12_110

]]></Node>
<StgValue><ssdm name="tmp_13_110"/></StgValue>
</operation>

<operation id="2706" st_id="171" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1242  %r_V_111 = mul i16 %lhs_V_111, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="2707" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="8">
<![CDATA[
:1252  %lhs_V_112 = sext i8 %weights_1_load_113 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_112"/></StgValue>
</operation>

<operation id="2708" st_id="171" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1253  %r_V_112 = mul i16 %lhs_V_112, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2709" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1181  store i32 %tmp_13_105, i32* %l1_result_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2710" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1192  store i32 %tmp_13_106, i32* %l1_result_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2711" st_id="172" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1235  %tmp_13_110 = add nsw i32 %l1_result_V_load_113, %tmp_12_110

]]></Node>
<StgValue><ssdm name="tmp_13_110"/></StgValue>
</operation>

<operation id="2712" st_id="172" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1242  %r_V_111 = mul i16 %lhs_V_111, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="2713" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="16">
<![CDATA[
:1243  %tmp_12_111 = sext i16 %r_V_111 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_111"/></StgValue>
</operation>

<operation id="2714" st_id="172" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1246  %tmp_13_111 = add nsw i32 %l1_result_V_load_114, %tmp_12_111

]]></Node>
<StgValue><ssdm name="tmp_13_111"/></StgValue>
</operation>

<operation id="2715" st_id="172" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1253  %r_V_112 = mul i16 %lhs_V_112, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="2716" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="8">
<![CDATA[
:1263  %lhs_V_113 = sext i8 %weights_1_load_114 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_113"/></StgValue>
</operation>

<operation id="2717" st_id="172" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1264  %r_V_113 = mul i16 %lhs_V_113, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2718" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1203  store i32 %tmp_13_107, i32* %l1_result_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2719" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1214  store i32 %tmp_13_108, i32* %l1_result_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2720" st_id="173" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1246  %tmp_13_111 = add nsw i32 %l1_result_V_load_114, %tmp_12_111

]]></Node>
<StgValue><ssdm name="tmp_13_111"/></StgValue>
</operation>

<operation id="2721" st_id="173" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1253  %r_V_112 = mul i16 %lhs_V_112, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="2722" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="16">
<![CDATA[
:1254  %tmp_12_112 = sext i16 %r_V_112 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_112"/></StgValue>
</operation>

<operation id="2723" st_id="173" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1257  %tmp_13_112 = add nsw i32 %l1_result_V_load_115, %tmp_12_112

]]></Node>
<StgValue><ssdm name="tmp_13_112"/></StgValue>
</operation>

<operation id="2724" st_id="173" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1264  %r_V_113 = mul i16 %lhs_V_113, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="2725" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="8">
<![CDATA[
:1274  %lhs_V_114 = sext i8 %weights_1_load_115 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_114"/></StgValue>
</operation>

<operation id="2726" st_id="173" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1275  %r_V_114 = mul i16 %lhs_V_114, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2727" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1225  store i32 %tmp_13_109, i32* %l1_result_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2728" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1236  store i32 %tmp_13_110, i32* %l1_result_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2729" st_id="174" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1257  %tmp_13_112 = add nsw i32 %l1_result_V_load_115, %tmp_12_112

]]></Node>
<StgValue><ssdm name="tmp_13_112"/></StgValue>
</operation>

<operation id="2730" st_id="174" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1264  %r_V_113 = mul i16 %lhs_V_113, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="2731" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="16">
<![CDATA[
:1265  %tmp_12_113 = sext i16 %r_V_113 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_113"/></StgValue>
</operation>

<operation id="2732" st_id="174" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1268  %tmp_13_113 = add nsw i32 %l1_result_V_load_116, %tmp_12_113

]]></Node>
<StgValue><ssdm name="tmp_13_113"/></StgValue>
</operation>

<operation id="2733" st_id="174" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1275  %r_V_114 = mul i16 %lhs_V_114, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="2734" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="8">
<![CDATA[
:1285  %lhs_V_115 = sext i8 %weights_1_load_116 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_115"/></StgValue>
</operation>

<operation id="2735" st_id="174" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1286  %r_V_115 = mul i16 %lhs_V_115, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2736" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1247  store i32 %tmp_13_111, i32* %l1_result_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2737" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1258  store i32 %tmp_13_112, i32* %l1_result_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2738" st_id="175" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1268  %tmp_13_113 = add nsw i32 %l1_result_V_load_116, %tmp_12_113

]]></Node>
<StgValue><ssdm name="tmp_13_113"/></StgValue>
</operation>

<operation id="2739" st_id="175" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1275  %r_V_114 = mul i16 %lhs_V_114, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="2740" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="16">
<![CDATA[
:1276  %tmp_12_114 = sext i16 %r_V_114 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_114"/></StgValue>
</operation>

<operation id="2741" st_id="175" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1279  %tmp_13_114 = add nsw i32 %l1_result_V_load_117, %tmp_12_114

]]></Node>
<StgValue><ssdm name="tmp_13_114"/></StgValue>
</operation>

<operation id="2742" st_id="175" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1286  %r_V_115 = mul i16 %lhs_V_115, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="2743" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="8">
<![CDATA[
:1296  %lhs_V_116 = sext i8 %weights_1_load_117 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_116"/></StgValue>
</operation>

<operation id="2744" st_id="175" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1297  %r_V_116 = mul i16 %lhs_V_116, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2745" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1269  store i32 %tmp_13_113, i32* %l1_result_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2746" st_id="176" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1279  %tmp_13_114 = add nsw i32 %l1_result_V_load_117, %tmp_12_114

]]></Node>
<StgValue><ssdm name="tmp_13_114"/></StgValue>
</operation>

<operation id="2747" st_id="176" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1286  %r_V_115 = mul i16 %lhs_V_115, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="2748" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="16">
<![CDATA[
:1287  %tmp_12_115 = sext i16 %r_V_115 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_115"/></StgValue>
</operation>

<operation id="2749" st_id="176" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1290  %tmp_13_115 = add nsw i32 %l1_result_V_load_118, %tmp_12_115

]]></Node>
<StgValue><ssdm name="tmp_13_115"/></StgValue>
</operation>

<operation id="2750" st_id="176" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1297  %r_V_116 = mul i16 %lhs_V_116, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="2751" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="8">
<![CDATA[
:1307  %lhs_V_117 = sext i8 %weights_1_load_118 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_117"/></StgValue>
</operation>

<operation id="2752" st_id="176" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1308  %r_V_117 = mul i16 %lhs_V_117, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2753" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1280  store i32 %tmp_13_114, i32* %l1_result_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2754" st_id="177" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1290  %tmp_13_115 = add nsw i32 %l1_result_V_load_118, %tmp_12_115

]]></Node>
<StgValue><ssdm name="tmp_13_115"/></StgValue>
</operation>

<operation id="2755" st_id="177" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1297  %r_V_116 = mul i16 %lhs_V_116, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="2756" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="16">
<![CDATA[
:1298  %tmp_12_116 = sext i16 %r_V_116 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_116"/></StgValue>
</operation>

<operation id="2757" st_id="177" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1301  %tmp_13_116 = add nsw i32 %l1_result_V_load_119, %tmp_12_116

]]></Node>
<StgValue><ssdm name="tmp_13_116"/></StgValue>
</operation>

<operation id="2758" st_id="177" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1308  %r_V_117 = mul i16 %lhs_V_117, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="2759" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="8">
<![CDATA[
:1318  %lhs_V_118 = sext i8 %weights_1_load_119 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_118"/></StgValue>
</operation>

<operation id="2760" st_id="177" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1319  %r_V_118 = mul i16 %lhs_V_118, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2761" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1291  store i32 %tmp_13_115, i32* %l1_result_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2762" st_id="178" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1301  %tmp_13_116 = add nsw i32 %l1_result_V_load_119, %tmp_12_116

]]></Node>
<StgValue><ssdm name="tmp_13_116"/></StgValue>
</operation>

<operation id="2763" st_id="178" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1308  %r_V_117 = mul i16 %lhs_V_117, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="2764" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="16">
<![CDATA[
:1309  %tmp_12_117 = sext i16 %r_V_117 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_117"/></StgValue>
</operation>

<operation id="2765" st_id="178" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1312  %tmp_13_117 = add nsw i32 %l1_result_V_load_120, %tmp_12_117

]]></Node>
<StgValue><ssdm name="tmp_13_117"/></StgValue>
</operation>

<operation id="2766" st_id="178" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1319  %r_V_118 = mul i16 %lhs_V_118, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="2767" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="8">
<![CDATA[
:1329  %lhs_V_119 = sext i8 %weights_1_load_120 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_119"/></StgValue>
</operation>

<operation id="2768" st_id="178" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1330  %r_V_119 = mul i16 %lhs_V_119, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2769" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1302  store i32 %tmp_13_116, i32* %l1_result_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2770" st_id="179" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1312  %tmp_13_117 = add nsw i32 %l1_result_V_load_120, %tmp_12_117

]]></Node>
<StgValue><ssdm name="tmp_13_117"/></StgValue>
</operation>

<operation id="2771" st_id="179" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1319  %r_V_118 = mul i16 %lhs_V_118, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="2772" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="16">
<![CDATA[
:1320  %tmp_12_118 = sext i16 %r_V_118 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_118"/></StgValue>
</operation>

<operation id="2773" st_id="179" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1323  %tmp_13_118 = add nsw i32 %l1_result_V_load_121, %tmp_12_118

]]></Node>
<StgValue><ssdm name="tmp_13_118"/></StgValue>
</operation>

<operation id="2774" st_id="179" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1330  %r_V_119 = mul i16 %lhs_V_119, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="2775" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="8">
<![CDATA[
:1340  %lhs_V_120 = sext i8 %weights_1_load_121 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_120"/></StgValue>
</operation>

<operation id="2776" st_id="179" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1341  %r_V_120 = mul i16 %lhs_V_120, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2777" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1313  store i32 %tmp_13_117, i32* %l1_result_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2778" st_id="180" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1323  %tmp_13_118 = add nsw i32 %l1_result_V_load_121, %tmp_12_118

]]></Node>
<StgValue><ssdm name="tmp_13_118"/></StgValue>
</operation>

<operation id="2779" st_id="180" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1330  %r_V_119 = mul i16 %lhs_V_119, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="2780" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="16">
<![CDATA[
:1331  %tmp_12_119 = sext i16 %r_V_119 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_119"/></StgValue>
</operation>

<operation id="2781" st_id="180" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1334  %tmp_13_119 = add nsw i32 %l1_result_V_load_122, %tmp_12_119

]]></Node>
<StgValue><ssdm name="tmp_13_119"/></StgValue>
</operation>

<operation id="2782" st_id="180" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1341  %r_V_120 = mul i16 %lhs_V_120, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="2783" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="8">
<![CDATA[
:1351  %lhs_V_121 = sext i8 %weights_1_load_122 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_121"/></StgValue>
</operation>

<operation id="2784" st_id="180" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1352  %r_V_121 = mul i16 %lhs_V_121, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2785" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1324  store i32 %tmp_13_118, i32* %l1_result_V_addr_122, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2786" st_id="181" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1334  %tmp_13_119 = add nsw i32 %l1_result_V_load_122, %tmp_12_119

]]></Node>
<StgValue><ssdm name="tmp_13_119"/></StgValue>
</operation>

<operation id="2787" st_id="181" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1341  %r_V_120 = mul i16 %lhs_V_120, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="2788" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="16">
<![CDATA[
:1342  %tmp_12_120 = sext i16 %r_V_120 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_120"/></StgValue>
</operation>

<operation id="2789" st_id="181" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1345  %tmp_13_120 = add nsw i32 %l1_result_V_load_123, %tmp_12_120

]]></Node>
<StgValue><ssdm name="tmp_13_120"/></StgValue>
</operation>

<operation id="2790" st_id="181" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1352  %r_V_121 = mul i16 %lhs_V_121, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="2791" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="8">
<![CDATA[
:1362  %lhs_V_122 = sext i8 %weights_1_load_123 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_122"/></StgValue>
</operation>

<operation id="2792" st_id="181" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1363  %r_V_122 = mul i16 %lhs_V_122, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2793" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1335  store i32 %tmp_13_119, i32* %l1_result_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2794" st_id="182" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1345  %tmp_13_120 = add nsw i32 %l1_result_V_load_123, %tmp_12_120

]]></Node>
<StgValue><ssdm name="tmp_13_120"/></StgValue>
</operation>

<operation id="2795" st_id="182" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1352  %r_V_121 = mul i16 %lhs_V_121, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="2796" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="16">
<![CDATA[
:1353  %tmp_12_121 = sext i16 %r_V_121 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_121"/></StgValue>
</operation>

<operation id="2797" st_id="182" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1356  %tmp_13_121 = add nsw i32 %l1_result_V_load_124, %tmp_12_121

]]></Node>
<StgValue><ssdm name="tmp_13_121"/></StgValue>
</operation>

<operation id="2798" st_id="182" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1363  %r_V_122 = mul i16 %lhs_V_122, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="2799" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="8">
<![CDATA[
:1373  %lhs_V_123 = sext i8 %weights_1_load_124 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_123"/></StgValue>
</operation>

<operation id="2800" st_id="182" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1374  %r_V_123 = mul i16 %lhs_V_123, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="2801" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1413  %j_1_127 = add i10 128, %j

]]></Node>
<StgValue><ssdm name="j_1_127"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2802" st_id="183" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1356  %tmp_13_121 = add nsw i32 %l1_result_V_load_124, %tmp_12_121

]]></Node>
<StgValue><ssdm name="tmp_13_121"/></StgValue>
</operation>

<operation id="2803" st_id="183" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1363  %r_V_122 = mul i16 %lhs_V_122, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="2804" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="16">
<![CDATA[
:1364  %tmp_12_122 = sext i16 %r_V_122 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_122"/></StgValue>
</operation>

<operation id="2805" st_id="183" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1367  %tmp_13_122 = add nsw i32 %l1_result_V_load_125, %tmp_12_122

]]></Node>
<StgValue><ssdm name="tmp_13_122"/></StgValue>
</operation>

<operation id="2806" st_id="183" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1374  %r_V_123 = mul i16 %lhs_V_123, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="2807" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="8">
<![CDATA[
:1384  %lhs_V_124 = sext i8 %weights_1_load_125 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_124"/></StgValue>
</operation>

<operation id="2808" st_id="183" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1385  %r_V_124 = mul i16 %lhs_V_124, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2809" st_id="184" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1367  %tmp_13_122 = add nsw i32 %l1_result_V_load_125, %tmp_12_122

]]></Node>
<StgValue><ssdm name="tmp_13_122"/></StgValue>
</operation>

<operation id="2810" st_id="184" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1374  %r_V_123 = mul i16 %lhs_V_123, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="2811" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="16">
<![CDATA[
:1375  %tmp_12_123 = sext i16 %r_V_123 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_123"/></StgValue>
</operation>

<operation id="2812" st_id="184" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1378  %tmp_13_123 = add nsw i32 %l1_result_V_load_126, %tmp_12_123

]]></Node>
<StgValue><ssdm name="tmp_13_123"/></StgValue>
</operation>

<operation id="2813" st_id="184" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1385  %r_V_124 = mul i16 %lhs_V_124, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="2814" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="8">
<![CDATA[
:1395  %lhs_V_125 = sext i8 %weights_1_load_126 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_125"/></StgValue>
</operation>

<operation id="2815" st_id="184" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1396  %r_V_125 = mul i16 %lhs_V_125, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2816" st_id="185" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1378  %tmp_13_123 = add nsw i32 %l1_result_V_load_126, %tmp_12_123

]]></Node>
<StgValue><ssdm name="tmp_13_123"/></StgValue>
</operation>

<operation id="2817" st_id="185" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1385  %r_V_124 = mul i16 %lhs_V_124, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="2818" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="16">
<![CDATA[
:1386  %tmp_12_124 = sext i16 %r_V_124 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_124"/></StgValue>
</operation>

<operation id="2819" st_id="185" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1389  %tmp_13_124 = add nsw i32 %l1_result_V_load_127, %tmp_12_124

]]></Node>
<StgValue><ssdm name="tmp_13_124"/></StgValue>
</operation>

<operation id="2820" st_id="185" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1396  %r_V_125 = mul i16 %lhs_V_125, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="2821" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="8">
<![CDATA[
:1406  %lhs_V_126 = sext i8 %weights_1_load_127 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_126"/></StgValue>
</operation>

<operation id="2822" st_id="185" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1407  %r_V_126 = mul i16 %lhs_V_126, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2823" st_id="186" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1389  %tmp_13_124 = add nsw i32 %l1_result_V_load_127, %tmp_12_124

]]></Node>
<StgValue><ssdm name="tmp_13_124"/></StgValue>
</operation>

<operation id="2824" st_id="186" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1396  %r_V_125 = mul i16 %lhs_V_125, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="2825" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="16">
<![CDATA[
:1397  %tmp_12_125 = sext i16 %r_V_125 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_125"/></StgValue>
</operation>

<operation id="2826" st_id="186" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1400  %tmp_13_125 = add nsw i32 %l1_result_V_load_128, %tmp_12_125

]]></Node>
<StgValue><ssdm name="tmp_13_125"/></StgValue>
</operation>

<operation id="2827" st_id="186" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1407  %r_V_126 = mul i16 %lhs_V_126, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2828" st_id="187" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1400  %tmp_13_125 = add nsw i32 %l1_result_V_load_128, %tmp_12_125

]]></Node>
<StgValue><ssdm name="tmp_13_125"/></StgValue>
</operation>

<operation id="2829" st_id="187" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1407  %r_V_126 = mul i16 %lhs_V_126, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="2830" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="16">
<![CDATA[
:1408  %tmp_12_126 = sext i16 %r_V_126 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_126"/></StgValue>
</operation>

<operation id="2831" st_id="187" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1411  %tmp_13_126 = add nsw i32 %l1_result_V_load_129, %tmp_12_126

]]></Node>
<StgValue><ssdm name="tmp_13_126"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2832" st_id="188" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1411  %tmp_13_126 = add nsw i32 %l1_result_V_load_129, %tmp_12_126

]]></Node>
<StgValue><ssdm name="tmp_13_126"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">
</state>

<state id="190" st_id="190">
</state>

<state id="191" st_id="191">
</state>

<state id="192" st_id="192">
</state>

<state id="193" st_id="193">
</state>

<state id="194" st_id="194">
</state>

<state id="195" st_id="195">
</state>

<state id="196" st_id="196">
</state>

<state id="197" st_id="197">
</state>

<state id="198" st_id="198">
</state>

<state id="199" st_id="199">
</state>

<state id="200" st_id="200">
</state>

<state id="201" st_id="201">
</state>

<state id="202" st_id="202">
</state>

<state id="203" st_id="203">
</state>

<state id="204" st_id="204">
</state>

<state id="205" st_id="205">
</state>

<state id="206" st_id="206">
</state>

<state id="207" st_id="207">
</state>

<state id="208" st_id="208">
</state>

<state id="209" st_id="209">
</state>

<state id="210" st_id="210">
</state>

<state id="211" st_id="211">
</state>

<state id="212" st_id="212">
</state>

<state id="213" st_id="213">
</state>

<state id="214" st_id="214">
</state>

<state id="215" st_id="215">
</state>

<state id="216" st_id="216">
</state>

<state id="217" st_id="217">
</state>

<state id="218" st_id="218">
</state>

<state id="219" st_id="219">
</state>

<state id="220" st_id="220">
</state>

<state id="221" st_id="221">
</state>

<state id="222" st_id="222">
</state>

<state id="223" st_id="223">
</state>

<state id="224" st_id="224">
</state>

<state id="225" st_id="225">
</state>

<state id="226" st_id="226">
</state>

<state id="227" st_id="227">
</state>

<state id="228" st_id="228">
</state>

<state id="229" st_id="229">
</state>

<state id="230" st_id="230">
</state>

<state id="231" st_id="231">
</state>

<state id="232" st_id="232">
</state>

<state id="233" st_id="233">
</state>

<state id="234" st_id="234">
</state>

<state id="235" st_id="235">
</state>

<state id="236" st_id="236">
</state>

<state id="237" st_id="237">
</state>

<state id="238" st_id="238">
</state>

<state id="239" st_id="239">
</state>

<state id="240" st_id="240">
</state>

<state id="241" st_id="241">
</state>

<state id="242" st_id="242">
</state>

<state id="243" st_id="243">
</state>

<state id="244" st_id="244">
</state>

<state id="245" st_id="245">
</state>

<state id="246" st_id="246">
</state>

<state id="247" st_id="247">
</state>

<state id="248" st_id="248">
</state>

<state id="249" st_id="249">
</state>

<state id="250" st_id="250">
</state>

<state id="251" st_id="251">
</state>

<state id="252" st_id="252">
</state>

<state id="253" st_id="253">
</state>

<state id="254" st_id="254">
</state>

<state id="255" st_id="255">
</state>

<state id="256" st_id="256">
</state>

<state id="257" st_id="257">
</state>

<state id="258" st_id="258">
</state>

<state id="259" st_id="259">
</state>

<state id="260" st_id="260">
</state>

<state id="261" st_id="261">
</state>

<state id="262" st_id="262">
</state>

<state id="263" st_id="263">
</state>

<state id="264" st_id="264">
</state>

<state id="265" st_id="265">
</state>

<state id="266" st_id="266">
</state>

<state id="267" st_id="267">
</state>

<state id="268" st_id="268">
</state>

<state id="269" st_id="269">
</state>

<state id="270" st_id="270">
</state>

<state id="271" st_id="271">
</state>

<state id="272" st_id="272">
</state>

<state id="273" st_id="273">
</state>

<state id="274" st_id="274">
</state>

<state id="275" st_id="275">
</state>

<state id="276" st_id="276">
</state>

<state id="277" st_id="277">
</state>

<state id="278" st_id="278">
</state>

<state id="279" st_id="279">
</state>

<state id="280" st_id="280">
</state>

<state id="281" st_id="281">
</state>

<state id="282" st_id="282">
</state>

<state id="283" st_id="283">
</state>

<state id="284" st_id="284">
</state>

<state id="285" st_id="285">
</state>

<state id="286" st_id="286">
</state>

<state id="287" st_id="287">
</state>

<state id="288" st_id="288">
</state>

<state id="289" st_id="289">
</state>

<state id="290" st_id="290">
</state>

<state id="291" st_id="291">
</state>

<state id="292" st_id="292">
</state>

<state id="293" st_id="293">
</state>

<state id="294" st_id="294">
</state>

<state id="295" st_id="295">
</state>

<state id="296" st_id="296">
</state>

<state id="297" st_id="297">
</state>

<state id="298" st_id="298">
</state>

<state id="299" st_id="299">
</state>

<state id="300" st_id="300">
</state>

<state id="301" st_id="301">
</state>

<state id="302" st_id="302">
</state>

<state id="303" st_id="303">
</state>

<state id="304" st_id="304">

<operation id="2833" st_id="304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1346  store i32 %tmp_13_120, i32* %l1_result_V_addr_124, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2834" st_id="305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1357  store i32 %tmp_13_121, i32* %l1_result_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2835" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1368  store i32 %tmp_13_122, i32* %l1_result_V_addr_126, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2836" st_id="307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1379  store i32 %tmp_13_123, i32* %l1_result_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2837" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1390  store i32 %tmp_13_124, i32* %l1_result_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2838" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1401  store i32 %tmp_13_125, i32* %l1_result_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2839" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="2840" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2841" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2842" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2843" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:15  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str7, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="2844" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1412  store i32 %tmp_13_126, i32* %l1_result_V_addr_130, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2845" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0">
<![CDATA[
:1414  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2846" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="2847" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2848" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader119:0  %i9 = phi i10 [ %i_4, %._crit_edge ], [ 0, %.preheader119.preheader ]

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="2849" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader119:1  %exitcond4 = icmp eq i10 %i9, -512

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="2850" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader119:2  %i_4 = add i10 %i9, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="2851" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader119:3  br i1 %exitcond4, label %.preheader.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2852" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2853" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_7 = zext i10 %i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2854" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %l1_result_V_addr_1 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_1"/></StgValue>
</operation>

<operation id="2855" st_id="312" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="9">
<![CDATA[
:6  %l1_result_V_load = load i32* %l1_result_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load"/></StgValue>
</operation>

<operation id="2856" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str8, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="2857" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2858" st_id="313" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="9">
<![CDATA[
:6  %l1_result_V_load = load i32* %l1_result_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2859" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="2860" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2861" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2862" st_id="314" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="9">
<![CDATA[
:6  %l1_result_V_load = load i32* %l1_result_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load"/></StgValue>
</operation>

<operation id="2863" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l1_result_V_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2864" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_16, label %7, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2865" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0  store i32 0, i32* %l1_result_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2866" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2867" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_4_cast = zext i32 %w2_offset_read to i33

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="2868" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %weights_2_addr = getelementptr [10 x i8]* %weights_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_2_addr"/></StgValue>
</operation>

<operation id="2869" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %l2_result_V_addr_2 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_2"/></StgValue>
</operation>

<operation id="2870" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %weights_2_addr_1 = getelementptr [10 x i8]* %weights_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_2_addr_1"/></StgValue>
</operation>

<operation id="2871" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %l2_result_V_addr_3 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_3"/></StgValue>
</operation>

<operation id="2872" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %weights_2_addr_2 = getelementptr [10 x i8]* %weights_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_2_addr_2"/></StgValue>
</operation>

<operation id="2873" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %l2_result_V_addr_4 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_4"/></StgValue>
</operation>

<operation id="2874" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %weights_2_addr_3 = getelementptr [10 x i8]* %weights_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_2_addr_3"/></StgValue>
</operation>

<operation id="2875" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %l2_result_V_addr_5 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_5"/></StgValue>
</operation>

<operation id="2876" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %weights_2_addr_4 = getelementptr [10 x i8]* %weights_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_2_addr_4"/></StgValue>
</operation>

<operation id="2877" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %l2_result_V_addr_6 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_6"/></StgValue>
</operation>

<operation id="2878" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:11  %weights_2_addr_5 = getelementptr [10 x i8]* %weights_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_2_addr_5"/></StgValue>
</operation>

<operation id="2879" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %l2_result_V_addr_7 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_7"/></StgValue>
</operation>

<operation id="2880" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %weights_2_addr_6 = getelementptr [10 x i8]* %weights_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_2_addr_6"/></StgValue>
</operation>

<operation id="2881" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %l2_result_V_addr_8 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_8"/></StgValue>
</operation>

<operation id="2882" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %weights_2_addr_7 = getelementptr [10 x i8]* %weights_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_2_addr_7"/></StgValue>
</operation>

<operation id="2883" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %l2_result_V_addr_9 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_9"/></StgValue>
</operation>

<operation id="2884" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %weights_2_addr_8 = getelementptr [10 x i8]* %weights_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_2_addr_8"/></StgValue>
</operation>

<operation id="2885" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %l2_result_V_addr_10 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_10"/></StgValue>
</operation>

<operation id="2886" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %weights_2_addr_9 = getelementptr [10 x i8]* %weights_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="weights_2_addr_9"/></StgValue>
</operation>

<operation id="2887" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %l2_result_V_addr_11 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_11"/></StgValue>
</operation>

<operation id="2888" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:21  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2889" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %i4 = phi i10 [ %i_5, %burst.rd.end57 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="2890" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond6 = icmp eq i10 %i4, -512

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="2891" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="2892" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i_5 = add i10 %i4, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="2893" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond6, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2894" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2895" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="9" op_0_bw="10">
<![CDATA[
:2  %tmp_20 = trunc i10 %i4 to i9

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2896" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:3  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_20, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="2897" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="13" op_0_bw="12">
<![CDATA[
:4  %p_shl_cast = zext i12 %p_shl to i13

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="2898" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_21 = shl i10 %i4, 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2899" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="13" op_0_bw="10">
<![CDATA[
:6  %p_shl1_cast = zext i10 %tmp_21 to i13

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="2900" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp_15 = add i13 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2901" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_14 = zext i32 %result_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2902" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:1  %out_V_addr = getelementptr i32* %out_V, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>

<operation id="2903" st_id="316" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %out_V_addr, i32 10)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_req"/></StgValue>
</operation>

<operation id="2904" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2905" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="33" op_0_bw="13">
<![CDATA[
:8  %tmp_16_cast = zext i13 %tmp_15 to i33

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="2906" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:9  %p_sum = add i33 %tmp_16_cast, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="p_sum"/></StgValue>
</operation>

<operation id="2907" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="33">
<![CDATA[
:10  %p_sum_cast = zext i33 %p_sum to i64

]]></Node>
<StgValue><ssdm name="p_sum_cast"/></StgValue>
</operation>

<operation id="2908" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:11  %mem_V_addr_4 = getelementptr i8* %mem_V, i64 %p_sum_cast

]]></Node>
<StgValue><ssdm name="mem_V_addr_4"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2909" st_id="318" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2910" st_id="319" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2911" st_id="320" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2912" st_id="321" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2913" st_id="322" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2914" st_id="323" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2915" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2916" st_id="324" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_rd_req"/></StgValue>
</operation>

<operation id="2917" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %burst.rd.header58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2918" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.rd.header58:0  %indvar5 = phi i4 [ 0, %8 ], [ %indvar_next5, %burst.rd.body59 ]

]]></Node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="2919" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header58:1  %exitcond10 = icmp eq i4 %indvar5, -6

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="2920" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header58:2  %indvar_next5 = add i4 %indvar5, 1

]]></Node>
<StgValue><ssdm name="indvar_next5"/></StgValue>
</operation>

<operation id="2921" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header58:3  br i1 %exitcond10, label %burst.rd.end57, label %burst.rd.body59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2922" st_id="326" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body59:4  %mem_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_4)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_read"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2923" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body59:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="2924" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body59:1  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin4"/></StgValue>
</operation>

<operation id="2925" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body59:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2926" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body59:3  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_weights_2_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2927" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="4">
<![CDATA[
burst.rd.body59:5  %tmp_31 = zext i4 %indvar5 to i64

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2928" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body59:6  %weights_2_addr_10 = getelementptr [10 x i8]* %weights_2, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="weights_2_addr_10"/></StgValue>
</operation>

<operation id="2929" st_id="327" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
burst.rd.body59:7  store i8 %mem_V_addr_4_read, i8* %weights_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2930" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body59:8  %burstread_rend69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4)

]]></Node>
<StgValue><ssdm name="burstread_rend69"/></StgValue>
</operation>

<operation id="2931" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body59:9  br label %burst.rd.header58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2932" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.end57:0  %tmp_17 = zext i10 %i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2933" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end57:1  %l1_result_V_addr_3 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_3"/></StgValue>
</operation>

<operation id="2934" st_id="328" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="9">
<![CDATA[
burst.rd.end57:2  %l1_result_V_load_2 = load i32* %l1_result_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_2"/></StgValue>
</operation>

<operation id="2935" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:3  %weights_2_load = load i8* %weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="2936" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:9  %weights_2_load_1 = load i8* %weights_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_1"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2937" st_id="329" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="9">
<![CDATA[
burst.rd.end57:2  %l1_result_V_load_2 = load i32* %l1_result_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_2"/></StgValue>
</operation>

<operation id="2938" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:3  %weights_2_load = load i8* %weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="2939" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:9  %weights_2_load_1 = load i8* %weights_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_1"/></StgValue>
</operation>

<operation id="2940" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:15  %weights_2_load_2 = load i8* %weights_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_2"/></StgValue>
</operation>

<operation id="2941" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:21  %weights_2_load_3 = load i8* %weights_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_3"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2942" st_id="330" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="9">
<![CDATA[
burst.rd.end57:2  %l1_result_V_load_2 = load i32* %l1_result_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="l1_result_V_load_2"/></StgValue>
</operation>

<operation id="2943" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:15  %weights_2_load_2 = load i8* %weights_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_2"/></StgValue>
</operation>

<operation id="2944" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:21  %weights_2_load_3 = load i8* %weights_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_3"/></StgValue>
</operation>

<operation id="2945" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:27  %weights_2_load_4 = load i8* %weights_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_4"/></StgValue>
</operation>

<operation id="2946" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:33  %weights_2_load_5 = load i8* %weights_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_5"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2947" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:4  %tmp_28 = sext i8 %weights_2_load to i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2948" st_id="331" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:5  %tmp_29 = mul i32 %l1_result_V_load_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2949" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:10  %tmp_19_1 = sext i8 %weights_2_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="2950" st_id="331" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:11  %tmp_20_1 = mul i32 %l1_result_V_load_2, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="2951" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:16  %tmp_19_2 = sext i8 %weights_2_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="2952" st_id="331" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:17  %tmp_20_2 = mul i32 %l1_result_V_load_2, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="2953" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:22  %tmp_19_3 = sext i8 %weights_2_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="2954" st_id="331" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:23  %tmp_20_3 = mul i32 %l1_result_V_load_2, %tmp_19_3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="2955" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:27  %weights_2_load_4 = load i8* %weights_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_4"/></StgValue>
</operation>

<operation id="2956" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:33  %weights_2_load_5 = load i8* %weights_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_5"/></StgValue>
</operation>

<operation id="2957" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:39  %weights_2_load_6 = load i8* %weights_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_6"/></StgValue>
</operation>

<operation id="2958" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:45  %weights_2_load_7 = load i8* %weights_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_7"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2959" st_id="332" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:5  %tmp_29 = mul i32 %l1_result_V_load_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2960" st_id="332" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:11  %tmp_20_1 = mul i32 %l1_result_V_load_2, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="2961" st_id="332" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:17  %tmp_20_2 = mul i32 %l1_result_V_load_2, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="2962" st_id="332" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:23  %tmp_20_3 = mul i32 %l1_result_V_load_2, %tmp_19_3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="2963" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:28  %tmp_19_4 = sext i8 %weights_2_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_4"/></StgValue>
</operation>

<operation id="2964" st_id="332" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:29  %tmp_20_4 = mul i32 %l1_result_V_load_2, %tmp_19_4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="2965" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:34  %tmp_19_5 = sext i8 %weights_2_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_5"/></StgValue>
</operation>

<operation id="2966" st_id="332" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:35  %tmp_20_5 = mul i32 %l1_result_V_load_2, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="2967" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:39  %weights_2_load_6 = load i8* %weights_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_6"/></StgValue>
</operation>

<operation id="2968" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:45  %weights_2_load_7 = load i8* %weights_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_7"/></StgValue>
</operation>

<operation id="2969" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:51  %weights_2_load_8 = load i8* %weights_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_8"/></StgValue>
</operation>

<operation id="2970" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:57  %weights_2_load_9 = load i8* %weights_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_9"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2971" st_id="333" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:5  %tmp_29 = mul i32 %l1_result_V_load_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2972" st_id="333" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:11  %tmp_20_1 = mul i32 %l1_result_V_load_2, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="2973" st_id="333" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:17  %tmp_20_2 = mul i32 %l1_result_V_load_2, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="2974" st_id="333" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:23  %tmp_20_3 = mul i32 %l1_result_V_load_2, %tmp_19_3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="2975" st_id="333" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:29  %tmp_20_4 = mul i32 %l1_result_V_load_2, %tmp_19_4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="2976" st_id="333" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:35  %tmp_20_5 = mul i32 %l1_result_V_load_2, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="2977" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:40  %tmp_19_6 = sext i8 %weights_2_load_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_6"/></StgValue>
</operation>

<operation id="2978" st_id="333" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:41  %tmp_20_6 = mul i32 %l1_result_V_load_2, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="2979" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:46  %tmp_19_7 = sext i8 %weights_2_load_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_7"/></StgValue>
</operation>

<operation id="2980" st_id="333" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:47  %tmp_20_7 = mul i32 %l1_result_V_load_2, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="2981" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:51  %weights_2_load_8 = load i8* %weights_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_8"/></StgValue>
</operation>

<operation id="2982" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end57:57  %weights_2_load_9 = load i8* %weights_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weights_2_load_9"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2983" st_id="334" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:5  %tmp_29 = mul i32 %l1_result_V_load_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2984" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:6  %l2_result_V_load_10 = load i32* %l2_result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_10"/></StgValue>
</operation>

<operation id="2985" st_id="334" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:11  %tmp_20_1 = mul i32 %l1_result_V_load_2, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="2986" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:12  %l2_result_V_load_1 = load i32* %l2_result_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_1"/></StgValue>
</operation>

<operation id="2987" st_id="334" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:17  %tmp_20_2 = mul i32 %l1_result_V_load_2, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="2988" st_id="334" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:23  %tmp_20_3 = mul i32 %l1_result_V_load_2, %tmp_19_3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="2989" st_id="334" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:29  %tmp_20_4 = mul i32 %l1_result_V_load_2, %tmp_19_4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="2990" st_id="334" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:35  %tmp_20_5 = mul i32 %l1_result_V_load_2, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="2991" st_id="334" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:41  %tmp_20_6 = mul i32 %l1_result_V_load_2, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="2992" st_id="334" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:47  %tmp_20_7 = mul i32 %l1_result_V_load_2, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="2993" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:52  %tmp_19_8 = sext i8 %weights_2_load_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_8"/></StgValue>
</operation>

<operation id="2994" st_id="334" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:53  %tmp_20_8 = mul i32 %l1_result_V_load_2, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="2995" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end57:58  %tmp_19_9 = sext i8 %weights_2_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_9"/></StgValue>
</operation>

<operation id="2996" st_id="334" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:59  %tmp_20_9 = mul i32 %l1_result_V_load_2, %tmp_19_9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2997" st_id="335" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:5  %tmp_29 = mul i32 %l1_result_V_load_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2998" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:6  %l2_result_V_load_10 = load i32* %l2_result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_10"/></StgValue>
</operation>

<operation id="2999" st_id="335" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:11  %tmp_20_1 = mul i32 %l1_result_V_load_2, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="3000" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:12  %l2_result_V_load_1 = load i32* %l2_result_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_1"/></StgValue>
</operation>

<operation id="3001" st_id="335" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:17  %tmp_20_2 = mul i32 %l1_result_V_load_2, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="3002" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:18  %l2_result_V_load_2 = load i32* %l2_result_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_2"/></StgValue>
</operation>

<operation id="3003" st_id="335" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:23  %tmp_20_3 = mul i32 %l1_result_V_load_2, %tmp_19_3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="3004" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:24  %l2_result_V_load_3 = load i32* %l2_result_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_3"/></StgValue>
</operation>

<operation id="3005" st_id="335" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:29  %tmp_20_4 = mul i32 %l1_result_V_load_2, %tmp_19_4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="3006" st_id="335" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:35  %tmp_20_5 = mul i32 %l1_result_V_load_2, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="3007" st_id="335" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:41  %tmp_20_6 = mul i32 %l1_result_V_load_2, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="3008" st_id="335" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:47  %tmp_20_7 = mul i32 %l1_result_V_load_2, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="3009" st_id="335" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:53  %tmp_20_8 = mul i32 %l1_result_V_load_2, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="3010" st_id="335" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:59  %tmp_20_9 = mul i32 %l1_result_V_load_2, %tmp_19_9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3011" st_id="336" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:5  %tmp_29 = mul i32 %l1_result_V_load_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3012" st_id="336" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:11  %tmp_20_1 = mul i32 %l1_result_V_load_2, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="3013" st_id="336" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:17  %tmp_20_2 = mul i32 %l1_result_V_load_2, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="3014" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:18  %l2_result_V_load_2 = load i32* %l2_result_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_2"/></StgValue>
</operation>

<operation id="3015" st_id="336" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:23  %tmp_20_3 = mul i32 %l1_result_V_load_2, %tmp_19_3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="3016" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:24  %l2_result_V_load_3 = load i32* %l2_result_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_3"/></StgValue>
</operation>

<operation id="3017" st_id="336" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:29  %tmp_20_4 = mul i32 %l1_result_V_load_2, %tmp_19_4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="3018" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:30  %l2_result_V_load_4 = load i32* %l2_result_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_4"/></StgValue>
</operation>

<operation id="3019" st_id="336" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:35  %tmp_20_5 = mul i32 %l1_result_V_load_2, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="3020" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:36  %l2_result_V_load_5 = load i32* %l2_result_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_5"/></StgValue>
</operation>

<operation id="3021" st_id="336" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:41  %tmp_20_6 = mul i32 %l1_result_V_load_2, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="3022" st_id="336" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:47  %tmp_20_7 = mul i32 %l1_result_V_load_2, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="3023" st_id="336" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:53  %tmp_20_8 = mul i32 %l1_result_V_load_2, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="3024" st_id="336" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:59  %tmp_20_9 = mul i32 %l1_result_V_load_2, %tmp_19_9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3025" st_id="337" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:5  %tmp_29 = mul i32 %l1_result_V_load_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3026" st_id="337" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:11  %tmp_20_1 = mul i32 %l1_result_V_load_2, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="3027" st_id="337" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:17  %tmp_20_2 = mul i32 %l1_result_V_load_2, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="3028" st_id="337" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:23  %tmp_20_3 = mul i32 %l1_result_V_load_2, %tmp_19_3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="3029" st_id="337" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:29  %tmp_20_4 = mul i32 %l1_result_V_load_2, %tmp_19_4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="3030" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:30  %l2_result_V_load_4 = load i32* %l2_result_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_4"/></StgValue>
</operation>

<operation id="3031" st_id="337" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:35  %tmp_20_5 = mul i32 %l1_result_V_load_2, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="3032" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:36  %l2_result_V_load_5 = load i32* %l2_result_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_5"/></StgValue>
</operation>

<operation id="3033" st_id="337" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:41  %tmp_20_6 = mul i32 %l1_result_V_load_2, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="3034" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:42  %l2_result_V_load_6 = load i32* %l2_result_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_6"/></StgValue>
</operation>

<operation id="3035" st_id="337" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:47  %tmp_20_7 = mul i32 %l1_result_V_load_2, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="3036" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:48  %l2_result_V_load_7 = load i32* %l2_result_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_7"/></StgValue>
</operation>

<operation id="3037" st_id="337" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:53  %tmp_20_8 = mul i32 %l1_result_V_load_2, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="3038" st_id="337" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:59  %tmp_20_9 = mul i32 %l1_result_V_load_2, %tmp_19_9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3039" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:7  %tmp_30 = add i32 %l2_result_V_load_10, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="3040" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:13  %tmp_21_1 = add i32 %l2_result_V_load_1, %tmp_20_1

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="3041" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:19  %tmp_21_2 = add i32 %l2_result_V_load_2, %tmp_20_2

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="3042" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:25  %tmp_21_3 = add i32 %l2_result_V_load_3, %tmp_20_3

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="3043" st_id="338" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:29  %tmp_20_4 = mul i32 %l1_result_V_load_2, %tmp_19_4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="3044" st_id="338" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:35  %tmp_20_5 = mul i32 %l1_result_V_load_2, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="3045" st_id="338" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:41  %tmp_20_6 = mul i32 %l1_result_V_load_2, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="3046" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:42  %l2_result_V_load_6 = load i32* %l2_result_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_6"/></StgValue>
</operation>

<operation id="3047" st_id="338" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:47  %tmp_20_7 = mul i32 %l1_result_V_load_2, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="3048" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:48  %l2_result_V_load_7 = load i32* %l2_result_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_7"/></StgValue>
</operation>

<operation id="3049" st_id="338" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:53  %tmp_20_8 = mul i32 %l1_result_V_load_2, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="3050" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:54  %l2_result_V_load_8 = load i32* %l2_result_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_8"/></StgValue>
</operation>

<operation id="3051" st_id="338" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:59  %tmp_20_9 = mul i32 %l1_result_V_load_2, %tmp_19_9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="3052" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:60  %l2_result_V_load_9 = load i32* %l2_result_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_9"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3053" st_id="339" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:8  store i32 %tmp_30, i32* %l2_result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3054" st_id="339" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:14  store i32 %tmp_21_1, i32* %l2_result_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3055" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:31  %tmp_21_4 = add i32 %l2_result_V_load_4, %tmp_20_4

]]></Node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="3056" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:37  %tmp_21_5 = add i32 %l2_result_V_load_5, %tmp_20_5

]]></Node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="3057" st_id="339" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:41  %tmp_20_6 = mul i32 %l1_result_V_load_2, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="3058" st_id="339" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:47  %tmp_20_7 = mul i32 %l1_result_V_load_2, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="3059" st_id="339" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:53  %tmp_20_8 = mul i32 %l1_result_V_load_2, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="3060" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:54  %l2_result_V_load_8 = load i32* %l2_result_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_8"/></StgValue>
</operation>

<operation id="3061" st_id="339" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:59  %tmp_20_9 = mul i32 %l1_result_V_load_2, %tmp_19_9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="3062" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="4">
<![CDATA[
burst.rd.end57:60  %l2_result_V_load_9 = load i32* %l2_result_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load_9"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3063" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:20  store i32 %tmp_21_2, i32* %l2_result_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3064" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:26  store i32 %tmp_21_3, i32* %l2_result_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3065" st_id="340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:43  %tmp_21_6 = add i32 %l2_result_V_load_6, %tmp_20_6

]]></Node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="3066" st_id="340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:49  %tmp_21_7 = add i32 %l2_result_V_load_7, %tmp_20_7

]]></Node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>

<operation id="3067" st_id="340" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:53  %tmp_20_8 = mul i32 %l1_result_V_load_2, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="3068" st_id="340" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:59  %tmp_20_9 = mul i32 %l1_result_V_load_2, %tmp_19_9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3069" st_id="341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:32  store i32 %tmp_21_4, i32* %l2_result_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3070" st_id="341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:38  store i32 %tmp_21_5, i32* %l2_result_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3071" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:55  %tmp_21_8 = add i32 %l2_result_V_load_8, %tmp_20_8

]]></Node>
<StgValue><ssdm name="tmp_21_8"/></StgValue>
</operation>

<operation id="3072" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end57:61  %tmp_21_9 = add i32 %l2_result_V_load_9, %tmp_20_9

]]></Node>
<StgValue><ssdm name="tmp_21_9"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3073" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:44  store i32 %tmp_21_6, i32* %l2_result_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3074" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:50  store i32 %tmp_21_7, i32* %l2_result_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3075" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:56  store i32 %tmp_21_8, i32* %l2_result_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3076" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burst.rd.end57:62  store i32 %tmp_21_9, i32* %l2_result_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3077" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.end57:63  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="3078" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end57:64  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3079" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar4 = phi i4 [ 0, %9 ], [ %indvar_next4, %burst.wr.body ]

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="3080" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:1  %exitcond8 = icmp eq i4 %indvar4, -6

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="3081" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:2  %indvar_next4 = add i4 %indvar4, 1

]]></Node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="3082" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:3  br i1 %exitcond8, label %memcpy.tail, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3083" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="4">
<![CDATA[
burst.wr.body:4  %tmp_27 = zext i4 %indvar4 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="3084" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:5  %l2_result_V_addr_1 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_1"/></StgValue>
</operation>

<operation id="3085" st_id="344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="4">
<![CDATA[
burst.wr.body:6  %l2_result_V_load = load i32* %l2_result_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3086" st_id="345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="4">
<![CDATA[
burst.wr.body:6  %l2_result_V_load = load i32* %l2_result_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="l2_result_V_load"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3087" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="3088" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="3089" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3090" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:3  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_out_OC_V_O)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3091" st_id="346" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %out_V_addr, i32 %l2_result_V_load, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3092" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="3093" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:9  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3094" st_id="347" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3095" st_id="348" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3096" st_id="349" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="3097" st_id="350" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="3098" st_id="351" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>

<operation id="3099" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
