`timescale 1 ns / 1 ns
module alu(a,b,c,x,y);
input [3:0]a,b;
input [2:0]c;
output [3:0]x;
output y;

reg [3:0]x;
reg y;

always @(a,b,c) begin
case (x)
3'b000 : begin
{y,x} = a+b;
end
3'b001 : begin
{y,x} = a-b;
end
3'b010 : begin
x = a & b;
end
3'b011 = begin
x = a | b;
end
3'b100 = begin
x = a ^ b;
end
3'b101 = begin
x = ~a;
end

default: begin
y = 4'b0;
end
endcase
end 
endmodule
