CAPI=1
[main]
description = "sdspi"
depend =
 register
 counter
 mux

[verilog]
src_files =
  sdspi/hdl_core/sdspihost.sv
  sdspi/hdl_core/sdcmd.sv
  sdspi/hdl_core/spi_master.sv
  

[provider]
name = github
user = germancq
repo = IPCores
version = master    