Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 31 08:38:32 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/nthu_SoC/lab4/lab4-1/testbench/counter_la_fir/project_1/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.340        0.000                      0                   33        0.203        0.000                      0                   33        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            6.340        0.000                      0                   33        0.203        0.000                      0                   33        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.936ns (54.428%)  route 1.621ns (45.572%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.788 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.788    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.119 r  delayed_count_reg[12]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.737    data0[12]
                                                                      r  delayed_count[12]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299     6.036 r  delayed_count[12]_i_1/O
                         net (fo=1, unplaced)         0.000     6.036    delayed_count[12]
                         FDRE                                         r  delayed_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[12]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.832ns (53.163%)  route 1.614ns (46.837%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.008 r  delayed_count_reg[8]_i_2/O[1]
                         net (fo=1, unplaced)         0.611     5.619    data0[6]
                                                                      r  delayed_count[6]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.925 r  delayed_count[6]_i_1/O
                         net (fo=1, unplaced)         0.000     5.925    delayed_count[6]
                         FDRE                                         r  delayed_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[6]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.972ns (57.543%)  route 1.455ns (42.457%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.788 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.788    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.905 r  delayed_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.905    delayed_count_reg[12]_i_2_n_0
                                                                      r  delayed_count_reg[15]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.161 r  delayed_count_reg[15]_i_5/O[2]
                         net (fo=1, unplaced)         0.452     5.613    data0[15]
                                                                      r  delayed_count[15]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.293     5.906 r  delayed_count[15]_i_3/O
                         net (fo=1, unplaced)         0.000     5.906    delayed_count[15]
                         FDRE                                         r  delayed_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[15]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 2.066ns (61.106%)  route 1.315ns (38.894%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.788 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.788    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.905 r  delayed_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.905    delayed_count_reg[12]_i_2_n_0
                                                                      r  delayed_count_reg[15]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.242 r  delayed_count_reg[15]_i_5/O[1]
                         net (fo=1, unplaced)         0.312     5.554    data0[14]
                                                                      r  delayed_count[14]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.860 r  delayed_count[14]_i_1/O
                         net (fo=1, unplaced)         0.000     5.860    delayed_count[14]
                         FDRE                                         r  delayed_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[14]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.863ns (56.148%)  route 1.455ns (43.852%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.788 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.788    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.044 r  delayed_count_reg[12]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     5.496    data0[11]
                                                                      r  delayed_count[11]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301     5.797 r  delayed_count[11]_i_1/O
                         net (fo=1, unplaced)         0.000     5.797    delayed_count[11]
                         FDRE                                         r  delayed_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[11]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.853ns (56.546%)  route 1.424ns (43.454%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.002 r  delayed_count_reg[8]_i_2/O[3]
                         net (fo=1, unplaced)         0.421     5.423    data0[8]
                                                                      r  delayed_count[8]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.333     5.756 r  delayed_count[8]_i_1/O
                         net (fo=1, unplaced)         0.000     5.756    delayed_count[8]
                         FDRE                                         r  delayed_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[8]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.949ns (59.712%)  route 1.315ns (40.288%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.788 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.788    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.125 r  delayed_count_reg[12]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     5.437    data0[10]
                                                                      r  delayed_count[10]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.743 r  delayed_count[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.743    delayed_count[10]
                         FDRE                                         r  delayed_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[10]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.942ns (59.644%)  route 1.314ns (40.356%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.991    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.662 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.671    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.788 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.788    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.905 r  delayed_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.905    delayed_count_reg[12]_i_2_n_0
                                                                      r  delayed_count_reg[15]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.137 r  delayed_count_reg[15]_i_5/O[0]
                         net (fo=1, unplaced)         0.311     5.448    data0[13]
                                                                      r  delayed_count[13]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.287     5.735 r  delayed_count[13]_i_1/O
                         net (fo=1, unplaced)         0.000     5.735    delayed_count[13]
                         FDRE                                         r  delayed_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[13]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.085ns (33.374%)  route 2.166ns (66.626%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.759     3.756    delayed_count_reg_n_0_[0]
                                                                      r  delayed_count[15]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 f  delayed_count[15]_i_8/O
                         net (fo=1, unplaced)         0.902     4.977    delayed_count[15]_i_8_n_0
                                                                      f  delayed_count[15]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.101 f  delayed_count[15]_i_6/O
                         net (fo=17, unplaced)        0.505     5.606    delayed_count[15]_i_6_n_0
                                                                      f  delayed_count[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.730 r  delayed_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.730    delayed_count[0]
                         FDRE                                         r  delayed_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[0]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.085ns (33.374%)  route 2.166ns (66.626%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.997 r  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.759     3.756    delayed_count_reg_n_0_[0]
                                                                      r  delayed_count[15]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 f  delayed_count[15]_i_8/O
                         net (fo=1, unplaced)         0.902     4.977    delayed_count[15]_i_8_n_0
                                                                      f  delayed_count[15]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.101 f  delayed_count[15]_i_6/O
                         net (fo=17, unplaced)        0.505     5.606    delayed_count[15]_i_6_n_0
                                                                      f  delayed_count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.730 r  delayed_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.730    delayed_count[1]
                         FDRE                                         r  delayed_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439    12.137    clk
                         FDRE                                         r  delayed_count_reg[1]/C
                         clock pessimism              0.198    12.334    
                         clock uncertainty           -0.035    12.299    
                         FDRE (Setup_fdre_C_D)        0.077    12.376    delayed_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  6.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.262ns (56.019%)  route 0.206ns (43.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.206     1.066    delayed_count_reg_n_0_[0]
                                                                      f  delayed_count[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.164 r  delayed_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    delayed_count[0]
                         FDRE                                         r  delayed_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[0]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.307ns (38.125%)  route 0.498ns (61.875%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=2, unplaced)         0.285     1.146    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.244 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.213     1.457    ready1
                                                                      r  ready_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     1.502 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.502    ready_i_1_n_0
                         FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  ready_reg/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    ready_reg
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.498ns (60.418%)  route 0.326ns (39.582%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.148     1.009    delayed_count_reg_n_0_[0]
                                                                      r  delayed_count_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.225     1.234 r  delayed_count_reg[4]_i_2/O[2]
                         net (fo=1, unplaced)         0.178     1.412    data0[3]
                                                                      r  delayed_count[3]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.109     1.521 r  delayed_count[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.521    delayed_count[3]
                         FDRE                                         r  delayed_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[3]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.480ns (58.077%)  route 0.346ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.148     1.009    delayed_count_reg_n_0_[0]
                                                                      r  delayed_count_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.211     1.220 r  delayed_count_reg[4]_i_2/O[0]
                         net (fo=1, unplaced)         0.198     1.418    data0[1]
                                                                      r  delayed_count[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     1.523 r  delayed_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.523    delayed_count[1]
                         FDRE                                         r  delayed_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[1]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.524ns (61.659%)  route 0.326ns (38.341%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.148     1.009    delayed_count_reg_n_0_[0]
                                                                      r  delayed_count_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.249     1.258 r  delayed_count_reg[4]_i_2/O[3]
                         net (fo=1, unplaced)         0.177     1.435    data0[4]
                                                                      r  delayed_count[4]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.111     1.546 r  delayed_count[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.546    delayed_count[4]
                         FDRE                                         r  delayed_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[4]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 delayed_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.436ns (51.171%)  route 0.416ns (48.829%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[10]/Q
                         net (fo=2, unplaced)         0.285     1.145    delayed_count_reg_n_0_[10]
                                                                      r  delayed_count_reg[12]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.309 r  delayed_count_reg[12]_i_2/O[1]
                         net (fo=1, unplaced)         0.132     1.441    data0[10]
                                                                      r  delayed_count[10]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.108     1.549 r  delayed_count[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.549    delayed_count[10]
                         FDRE                                         r  delayed_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[10]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 delayed_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.436ns (51.171%)  route 0.416ns (48.829%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[14]/Q
                         net (fo=2, unplaced)         0.285     1.145    delayed_count_reg_n_0_[14]
                                                                      r  delayed_count_reg[15]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.309 r  delayed_count_reg[15]_i_5/O[1]
                         net (fo=1, unplaced)         0.132     1.441    data0[14]
                                                                      r  delayed_count[14]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.108     1.549 r  delayed_count[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.549    delayed_count[14]
                         FDRE                                         r  delayed_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[14]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 delayed_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.440ns (51.374%)  route 0.416ns (48.626%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[13]/Q
                         net (fo=2, unplaced)         0.285     1.146    delayed_count_reg_n_0_[13]
                                                                      r  delayed_count_reg[15]_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.314 r  delayed_count_reg[15]_i_5/O[0]
                         net (fo=1, unplaced)         0.131     1.445    data0[13]
                                                                      r  delayed_count[13]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.108     1.553 r  delayed_count[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.553    delayed_count[13]
                         FDRE                                         r  delayed_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[13]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 delayed_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.440ns (51.374%)  route 0.416ns (48.626%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[9]/Q
                         net (fo=2, unplaced)         0.285     1.146    delayed_count_reg_n_0_[9]
                                                                      r  delayed_count_reg[12]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.314 r  delayed_count_reg[12]_i_2/O[0]
                         net (fo=1, unplaced)         0.131     1.445    data0[9]
                                                                      r  delayed_count[9]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.108     1.553 r  delayed_count[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.553    delayed_count[9]
                         FDRE                                         r  delayed_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[9]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.352ns (40.714%)  route 0.513ns (59.286%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.136     0.996    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count[15]_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.094 r  delayed_count[15]_i_9/O
                         net (fo=1, unplaced)         0.177     1.271    delayed_count[15]_i_9_n_0
                                                                      r  delayed_count[15]_i_6/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     1.316 f  delayed_count[15]_i_6/O
                         net (fo=17, unplaced)        0.200     1.516    delayed_count[15]_i_6_n_0
                                                                      f  delayed_count[11]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.561 r  delayed_count[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.561    delayed_count[11]
                         FDRE                                         r  delayed_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[11]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delayed_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delayed_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[18]
                         net (fo=1, unplaced)         0.800     5.733    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.368 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.368    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.369ns (80.245%)  route 0.337ns (19.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  ready_reg/Q
                         net (fo=2, unplaced)         0.337     1.198    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.403 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.403    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.585     1.282 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.337     1.619    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.770    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 1.344ns (37.846%)  route 2.207ns (62.154%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.505     3.426    ready1
                                                                      r  ready_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.550 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     3.550    ready_i_1_n_0
                         FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  ready_reg/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[12]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[13]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[14]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[15]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.220ns (35.349%)  route 2.231ns (64.651%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wbs_adr_i_IBUF[22]
                                                                      f  delayed_count[15]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  delayed_count[15]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    delayed_count[15]_i_4_n_0
                                                                      f  delayed_count[15]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  delayed_count[15]_i_2/O
                         net (fo=17, unplaced)        0.529     3.450    ready1
                         FDRE                                         r  delayed_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      r  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[5]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      r  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[6]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[7]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[8]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[9]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[0]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[1]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[1]
                                                                      r  wbs_adr_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[1]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[2]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[2] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[2]
                                                                      r  wbs_adr_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[2]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[3]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[4]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[4]
                                                                      r  wbs_adr_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[4]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK





