// Seed: 345121267
module module_0;
  wire id_1, id_2, id_3, id_4;
endmodule
module module_1 #(
    parameter id_13 = 32'd26
) (
    input  wor   id_0,
    output uwire id_1,
    output tri   id_2
    , id_10,
    output wand  id_3,
    input  uwire id_4,
    input  wor   id_5,
    output uwire id_6,
    input  uwire id_7,
    output uwire id_8
    , id_11
);
  assign id_2 = 1;
  initial begin : LABEL_0
    disable id_12;
  end
  logic _id_13;
  module_0 modCall_1 ();
  wire id_14;
  wire [1 'b0 : (  1  -  -1  )] id_15[-1 : id_13], id_16;
  assign id_2  = 1;
  assign id_11 = id_16;
  wire  id_17;
  logic id_18;
endmodule
