// Seed: 1752794803
module module_0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd85,
    parameter id_4 = 32'd6
);
  wire id_2;
  defparam id_3.id_4 = !1;
  wire id_5;
  wire id_6;
  assign id_6 = id_1;
  module_0();
endmodule
module module_0;
  tri1 id_1;
  module_0();
  assign id_1 = 1;
  wire id_2 = id_1;
  wire id_3;
  wire module_2;
endmodule
module module_0 (
    input wand id_0,
    input tri id_1,
    output supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wire module_3,
    input wire id_10,
    output wire id_11
);
  assign id_4 = 1 < id_8;
  xnor (id_11, id_3, id_6, id_8);
  module_0();
endmodule
