v 20130925 2
C 48500 53700 1 0 0 4093-1.sym
{
T 48800 56000 5 10 0 0 0 0 1
device=4093
T 48800 54600 5 10 1 1 0 0 1
refdes=U1
T 48800 56200 5 10 0 0 0 0 1
footprint=DIP14
}
C 45100 52800 1 0 0 4013-1.sym
{
T 46900 54600 5 10 0 0 0 0 1
device=4013
T 46400 54800 5 10 1 1 0 6 1
refdes=U2
T 46900 53000 5 10 0 0 0 0 1
footprint=DIP14
}
C 51200 53700 1 0 0 4093-1.sym
{
T 51500 56000 5 10 0 0 0 0 1
device=4093
T 51500 54600 5 10 1 1 0 0 1
refdes=U1
T 51500 56200 5 10 0 0 0 0 1
footprint=DIP14
T 51200 53700 5 10 0 0 0 0 1
slot=3
}
C 47700 53500 1 90 0 resistor-2.sym
{
T 47350 53900 5 10 0 0 90 0 1
device=RESISTOR
T 48000 54000 5 10 1 1 180 0 1
refdes=R1
T 47700 53500 5 10 0 0 0 0 1
footprint=R025
T 48100 53800 5 10 1 1 180 0 1
value=10k
}
C 49300 52900 1 0 0 resistor-2.sym
{
T 49700 53250 5 10 0 0 0 0 1
device=RESISTOR
T 49500 53200 5 10 1 1 0 0 1
refdes=R2
T 49300 52900 5 10 0 0 0 0 1
footprint=R025
T 49500 52700 5 10 1 1 0 0 1
value=220k
}
C 53800 53300 1 90 0 resistor-2.sym
{
T 53450 53700 5 10 0 0 90 0 1
device=RESISTOR
T 54100 53900 5 10 1 1 180 0 1
refdes=R3
T 53800 53300 5 10 0 0 0 0 1
footprint=R025
T 53900 53500 5 10 1 1 0 0 1
value=10k
}
C 48600 51800 1 90 0 capacitor-1.sym
{
T 47900 52000 5 10 0 0 90 0 1
device=CAPACITOR
T 48100 52300 5 10 1 1 180 0 1
refdes=C1
T 47700 52000 5 10 0 0 90 0 1
symversion=0.1
T 48600 51800 5 10 0 0 0 0 1
footprint=R025
T 48000 51900 5 10 1 1 0 0 1
value=1nF
}
C 53600 52800 1 270 0 led-2.sym
{
T 54000 52300 5 10 1 1 0 0 1
refdes=D1
T 54200 52700 5 10 0 0 270 0 1
device=LED
T 53600 52800 5 10 0 0 0 0 1
footprint=LED3
}
C 42000 53400 1 0 0 connector3-1.sym
{
T 43800 54300 5 10 0 0 0 0 1
device=CONNECTOR_3
T 42000 54500 5 10 1 1 0 0 1
refdes=CONN1
T 42000 53400 5 10 0 0 0 0 1
footprint=SIP3
}
N 43700 54200 43800 54200 4
N 43800 54200 43800 55000 4
{
T 43800 54200 5 10 0 0 0 0 1
netname=VDD
}
N 43700 53600 44000 53600 4
N 44000 53600 44000 51600 4
{
T 44000 53600 5 10 0 0 0 0 1
netname=VSS
}
N 44000 51600 53700 51600 4
N 48400 51600 48400 51800 4
N 53700 51600 53700 51900 4
N 53700 52800 53700 53300 4
N 51200 54000 49800 54000 4
N 49800 54000 49800 54200 4
N 47600 53500 47600 51600 4
N 46700 54400 48500 54400 4
{
T 46700 54400 5 10 1 1 0 0 1
netname=Q
}
N 52500 54900 53700 54900 4
{
T 52500 54900 5 10 1 1 0 0 1
netname=OUT
}
N 53700 54900 53700 54200 4
N 43700 53900 45100 53900 4
{
T 43700 53900 5 10 1 1 0 0 1
netname=CLK
}
N 45900 52800 45900 51600 4
N 45900 55000 44800 55000 4
N 44800 55000 44800 51600 4
N 45100 53900 45100 53400 4
N 46700 53400 47000 53400 4
N 47000 53400 47000 55400 4
N 47000 55400 45100 55400 4
N 45100 55400 45100 54400 4
N 48400 52700 48400 54000 4
{
T 48400 52700 5 10 1 1 0 0 1
netname=OSC
}
C 43600 55000 1 0 0 vdd-1.sym
C 44200 51600 1 180 0 vss-1.sym
N 49800 54200 50200 54200 4
N 50200 54200 50200 53000 4
{
T 50200 53700 5 10 1 1 0 0 1
netname=R2
}
N 48400 54000 48500 54000 4
N 48500 54000 48500 53000 4
N 48500 53000 49300 53000 4
N 51200 54000 51200 54400 4
N 52500 54200 52500 54900 4
