Generating HDL for page 14.15.01.1 AR BUS UNITS POS 0 AND 1 BITS at 8/19/2020 9:19:32 AM
Generating Statement for block at 3A with output pin(s) of OUT_3A_D
	and inputs of MS_A_AR_GT_OUT_UP0B,MS_C_AR_GT_OUT_UP0B,MS_I_AR_GT_OUT_UP0B
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of MS_B_AR_GT_OUT_UP0B,MS_E_AR_GT_OUT_UP0B,MS_F_AR_GT_OUT_UP0B
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_D
	and inputs of MS_D_AR_GT_OUT_UP0B,MS_ADDR_GEN_UP_04_BIT,MS_ADDR_GEN_UP_08_BIT
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_D
	and inputs of MS_ADDR_GEN_UP_02_BIT,MS_ADDR_GEN_UP_01_BIT,MS_RO_FIXED_ADDR
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_A
	and inputs of MS_A_AR_GT_OUT_UP1B,MS_C_AR_GT_OUT_UP1B,MS_I_AR_GT_OUT_UP1B
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_A
	and inputs of MS_B_AR_GT_OUT_UP1B,MS_E_AR_GT_OUT_UP1B,MS_F_AR_GT_OUT_UP1B
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_A
	and inputs of MS_D_AR_GT_OUT_UP1B,MS_ADDR_GEN_UP_01_BIT,MS_RO_FIXED_ADDR
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_E
	and inputs of MS_ADDR_GEN_UP_18_BIT,MS_ADDR_GEN_UP_12_BIT,MS_ADDR_GEN_U_POS_5_DIGIT
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_D,OUT_3B_D,OUT_3C_D,OUT_3D_D
	and logic function of OR
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F
	and inputs of OUT_3F_A,OUT_3G_A,OUT_3H_A,OUT_3I_E
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_AR_BUS_UP0B
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_AR_BUS_UP1B
	from gate output OUT_DOT_1F
