
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.44

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency binary_count[1]$_SDFFE_PN0P_/CK ^
  -0.06 target latency gray_out[1]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: gray_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.24    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.47    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.54    0.02    0.10    0.15 ^ gray_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net12 (net)
                  0.02    0.00    0.15 ^ _099_/A2 (NOR2_X1)
     1    1.52    0.01    0.01    0.16 v _099_/ZN (NOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.16 v _100_/C1 (AOI221_X1)
     1    1.46    0.02    0.03    0.20 ^ _100_/ZN (AOI221_X1)
                                         _007_ (net)
                  0.02    0.00    0.20 ^ gray_out[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.20   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.24    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.47    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    2.96    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ input5/A (CLKBUF_X3)
     6   20.95    0.02    0.04    0.24 ^ input5/Z (CLKBUF_X3)
                                         net5 (net)
                  0.02    0.00    0.24 ^ _103_/B (HA_X1)
     3    9.94    0.06    0.09    0.33 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.06    0.00    0.33 ^ _072_/A1 (NAND3_X1)
     3    5.46    0.03    0.04    0.38 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.03    0.00    0.38 v _075_/A3 (AND4_X1)
     2    2.73    0.01    0.05    0.42 v _075_/ZN (AND4_X1)
                                         _023_ (net)
                  0.01    0.00    0.42 v _076_/A4 (OR4_X1)
     1    1.10    0.02    0.11    0.54 v _076_/ZN (OR4_X1)
                                         _024_ (net)
                  0.02    0.00    0.54 v _080_/A2 (AND4_X1)
     1    1.16    0.01    0.04    0.58 v _080_/ZN (AND4_X1)
                                         _004_ (net)
                  0.01    0.00    0.58 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.58   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.40    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.24    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.47    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.06 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    2.96    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ input5/A (CLKBUF_X3)
     6   20.95    0.02    0.04    0.24 ^ input5/Z (CLKBUF_X3)
                                         net5 (net)
                  0.02    0.00    0.24 ^ _103_/B (HA_X1)
     3    9.94    0.06    0.09    0.33 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.06    0.00    0.33 ^ _072_/A1 (NAND3_X1)
     3    5.46    0.03    0.04    0.38 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.03    0.00    0.38 v _075_/A3 (AND4_X1)
     2    2.73    0.01    0.05    0.42 v _075_/ZN (AND4_X1)
                                         _023_ (net)
                  0.01    0.00    0.42 v _076_/A4 (OR4_X1)
     1    1.10    0.02    0.11    0.54 v _076_/ZN (OR4_X1)
                                         _024_ (net)
                  0.02    0.00    0.54 v _080_/A2 (AND4_X1)
     1    1.16    0.01    0.04    0.58 v _080_/ZN (AND4_X1)
                                         _004_ (net)
                  0.01    0.00    0.58 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.58   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.40    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.24    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.47    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.06 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.13982030749320984

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7043

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.351045608520508

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8944

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ binary_count[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.18 ^ binary_count[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.09    0.27 ^ _103_/S (HA_X1)
   0.04    0.31 v _072_/ZN (NAND3_X1)
   0.05    0.36 v _075_/ZN (AND4_X1)
   0.11    0.47 v _076_/ZN (OR4_X1)
   0.04    0.51 v _080_/ZN (AND4_X1)
   0.00    0.51 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X2)
           0.51   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.51   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gray_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.15 ^ gray_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.16 v _099_/ZN (NOR2_X1)
   0.03    0.20 ^ _100_/ZN (AOI221_X1)
   0.00    0.20 ^ gray_out[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0567

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0568

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5750

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4432

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
77.078261

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.89e-05   7.04e-06   6.91e-07   5.67e-05  31.5%
Combinational          4.41e-05   2.67e-05   1.93e-06   7.27e-05  40.4%
Clock                  3.29e-05   1.76e-05   1.03e-07   5.07e-05  28.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e-04   5.14e-05   2.72e-06   1.80e-04 100.0%
                          70.0%      28.5%       1.5%
