You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU: 4090

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: BLOCK_SIZE with register pressure awareness.

Key Principle:
- Fusion increases register usage (intermediates stay in registers)
- Spill to local memory kills fusion benefit

Register Pressure Signals (from NCU):
- launch__registers_per_thread > 128 → likely spilling
- launch__occupancy_limit_registers < other limits → register-bound

Rules:
- Start conservative: BLOCK_SIZE ∈ {256, 512} for element-wise
- For matmul fusion: BLOCK_M/N ∈ {32, 64}, BLOCK_K ∈ {32}
- If registers > 128: reduce BLOCK_* by half
- Trade-off: recompute cheap ops (e.g., x*0.5) vs store intermediate

When to Recompute vs Keep:
- Keep: expensive ops (exp, log, div, sqrt)
- Recompute: cheap ops (add, mul, max) if register pressure high
- Example: `y = relu(x); z = y * scale` → keep y
- Example: `y = x * 0.5; z = y + bias` → can recompute y if needed

Autotune:
- 2-3 BLOCK_SIZE configs, always include smaller fallback



[CURRENT CODE]
```python
import torch, torch.nn as nn, triton, triton.language as tl


@triton.jit
def conv2d_tanh_scale_bias_maxpool_kernel(
    x_ptr,                    # [N, C, H, W]
    w_flat_ptr,               # [K_dim, OC] with OC contiguous
    conv_bias_ptr,            # [OC]
    extra_bias_ptr,           # [OC]
    y_ptr,                    # [N, OC, H_pool, W_pool]

    M_pooled,                 # = N * H_pool * W_pool
    N_out,                    # = OC
    K,                        # = C * KH * KW

    N_batch, C, H, W,
    OH, OW,
    KH, KW,
    pool_kh, pool_kw,
    pool_stride_h, pool_stride_w,
    H_pool, W_pool,
    P,                        # = H_pool * W_pool

    scaling_factor,           # float32

    stride_xn, stride_xc, stride_xh, stride_xw,
    stride_yn, stride_yc, stride_yh, stride_yw,

    BLOCK_M: tl.constexpr,    # along M_pooled
    BLOCK_N: tl.constexpr,    # along N_out
    BLOCK_K: tl.constexpr,    # reduction over K
):
    # 2D program id: [M_pooled-tile, N_out-tile]
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)

    # Offsets in pooled-M dimension and output-channel dimension
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

    m_mask = offs_m < M_pooled
    n_mask = offs_n < N_out

    # Decode (n_idx, ph, pw) from flattened pooled index offs_m
    # offs_m = n_idx * (H_pool * W_pool) + ph * W_pool + pw
    n_idx = offs_m // P
    rem = offs_m - n_idx * P
    ph = rem // W_pool
    pw = rem - ph * W_pool

    # Top-left conv coordinates for this pooled position
    oh0 = ph * pool_stride_h
    ow0 = pw * pool_stride_w

    # Base pointer for input (per pooled element) at its top-left conv position
    base_in0 = n_idx * stride_xn + oh0 * stride_xh + ow0 * stride_xw

    # Base pointer for output pooled tensor
    base_out = n_idx * stride_yn + ph * stride_yh + pw * stride_yw

    # Preload per-output-channel biases
    # All fused ops share (offs_m, offs_n) + masks
    conv_b = tl.load(conv_bias_ptr + offs_n, mask=n_mask, other=0.0).to(tl.float32)
    extra_b = tl.load(extra_bias_ptr + offs_n, mask=n_mask, other=0.0).to(tl.float32)

    # Initialize max accumulator for pooled output
    max_acc = tl.full((BLOCK_M, BLOCK_N), -float("inf"), dtype=tl.float32)

    k_per_c = KH * KW

    # Iterate over pooling window (same grid/mask for all fused ops)
    for pkh in range(0, pool_kh):
        for pkw in range(0, pool_kw):
            # Conv output position inside this pooling window
            base_in = base_in0 + pkh * stride_xh + pkw * stride_xw

            # Convolution accumulation for this (oh, ow)
            acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

            # Reduction over K = C * KH * KW
            for k0 in range(0, K, BLOCK_K):
                offs_k = k0 + tl.arange(0, BLOCK_K)
                k_mask = offs_k < K

                kk = offs_k
                ci = kk // k_per_c
                remk = kk - ci * k_per_c
                kh = remk // KW
                kw = remk - kh * KW

                # Offsets for input for each k
                offset_x_k = ci * stride_xc + kh * stride_xh + kw * stride_xw

                # A (input) tile: shape (BLOCK_M, BLOCK_K)
                a_ptrs = x_ptr + base_in[:, None] + offset_x_k[None, :]
                a_mask = m_mask[:, None] & k_mask[None, :]
                a = tl.load(a_ptrs, mask=a_mask, other=0.0)

                # B (weights) tile: w_flat has shape [K_dim, OC] with OC contiguous
                # Pointer for B: (BLOCK_K, BLOCK_N)
                b_ptrs = w_flat_ptr + offs_k[:, None] * N_out + offs_n[None, :]
                b_mask = k_mask[:, None] & n_mask[None, :]
                b = tl.load(b_ptrs, mask=b_mask, other=0.0)

                acc += tl.dot(a, b, allow_tf32=True)

            # Add convolution bias
            acc = acc + conv_b[None, :]

            # Tanh activation via exp formulation
            two_x = acc * 2.0
            e = tl.exp(two_x)
            acc = (e - 1.0) / (e + 1.0)

            # Scaling
            acc = acc * scaling_factor

            # Extra bias
            acc = acc + extra_b[None, :]

            # Max-pooling reduction
            max_acc = tl.maximum(max_acc, acc)

    # Store pooled result: (N, OC, H_pool, W_pool)
    y_ptrs = y_ptr + base_out[:, None] + offs_n[None, :] * stride_yc
    y_mask = m_mask[:, None] & n_mask[None, :]
    tl.store(y_ptrs, max_acc, mask=y_mask)


def fused_conv2d_tanh_scale_bias_maxpool(
    x, weight, conv_bias, extra_bias, scaling_factor,
    pool_kernel_size, pool_stride=None,
):
    """
    Fused:
      Conv2d (valid, stride=1, no padding) +
      tanh +
      scaling +
      extra bias +
      MaxPool2d.

    x:            (N, C, H, W)
    weight:       (OC, C, KH, KW)
    conv_bias:    (OC,)
    extra_bias:   (OC,)  -- e.g., from shape (OC,1,1) flattened
    scaling_factor: float
    pool_kernel_size: int
    pool_stride: int or None (defaults to pool_kernel_size)
    """
    assert x.is_cuda and weight.is_cuda and conv_bias.is_cuda and extra_bias.is_cuda
    x = x.contiguous()
    weight = weight.contiguous()
    conv_bias = conv_bias.contiguous()
    extra_bias = extra_bias.contiguous()

    if pool_stride is None:
        pool_stride = pool_kernel_size

    N, C, H, W = x.shape
    OC, Cw, KH, KW = weight.shape
    assert C == Cw, "Inconsistent in_channels between input and weight"
    assert pool_kernel_size > 0
    assert pool_stride > 0

    # Valid conv: stride=1, padding=0, dilation=1
    OH = H - KH + 1
    OW = W - KW + 1
    assert OH > 0 and OW > 0

    # MaxPool2d output size (no padding, no dilation)
    H_pool = (OH - pool_kernel_size) // pool_stride + 1
    W_pool = (OW - pool_kernel_size) // pool_stride + 1
    assert H_pool > 0 and W_pool > 0

    M_pooled = N * H_pool * W_pool
    N_out = OC
    K_dim = C * KH * KW
    P = H_pool * W_pool

    # Output tensor: (N, OC, H_pool, W_pool)
    y = torch.empty((N, OC, H_pool, W_pool), device=x.device, dtype=x.dtype)

    # Strides for NCHW & NCHW output
    stride_xn, stride_xc, stride_xh, stride_xw = x.stride()
    stride_yn, stride_yc, stride_yh, stride_yw = y.stride()

    # Reorder weights for better memory access:
    # (OC, C, KH, KW) -> (C, KH, KW, OC) -> flatten to (K_dim, OC)
    # so that OC is contiguous and K is the leading dimension.
    weight_reordered = weight.permute(1, 2, 3, 0).contiguous()
    w_flat = weight_reordered.view(-1, OC)  # (K_dim, OC)

    # Tuned tile sizes for Ada (RTX 4090) – balance occupancy and register usage
    BLOCK_M = 32   # pooled-M dimension (N * H_pool * W_pool)
    BLOCK_N = 64   # output channels
    BLOCK_K = 32   # reduction dimension

    grid = lambda META: (
        triton.cdiv(M_pooled, META["BLOCK_M"]),
        triton.cdiv(N_out, META["BLOCK_N"]),
    )

    conv2d_tanh_scale_bias_maxpool_kernel[grid](
        x, w_flat, conv_bias, extra_bias, y,
        M_pooled, N_out, K_dim,
        N, C, H, W,
        OH, OW,
        KH, KW,
        pool_kernel_size, pool_kernel_size,
        pool_stride, pool_stride,
        H_pool, W_pool, P,
        float(scaling_factor),
        stride_xn, stride_xc, stride_xh, stride_xw,
        stride_yn, stride_yc, stride_yh, stride_yw,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        num_warps=4,
        num_stages=3,
    )

    return y


class ModelNew(nn.Module):
    """
    Optimized model using a single Triton kernel that fuses:
    Conv2d + tanh + scaling + bias addition + MaxPool2d.
    """
    def __init__(self, in_channels, out_channels, kernel_size, scaling_factor, bias_shape, pool_kernel_size):
        super(ModelNew, self).__init__()
        # Conv2d parameters (weights & bias) reused by Triton kernel
        self.conv = nn.Conv2d(in_channels, out_channels, kernel_size)
        self.scaling_factor = float(scaling_factor)
        self.bias = nn.Parameter(torch.randn(bias_shape))
        self.max_pool = nn.MaxPool2d(pool_kernel_size)

    def forward(self, x):
        # Ensure NCHW contiguous layout
        x = x.contiguous()

        weight = self.conv.weight
        conv_bias = self.conv.bias
        extra_bias = self.bias.view(-1)

        # Extract pooling params (square kernel/stride as in reference)
        k = self.max_pool.kernel_size
        if isinstance(k, tuple):
            assert k[0] == k[1], "Only square pooling kernels are supported"
            k = k[0]

        s = self.max_pool.stride
        if s is None:
            s = k
        if isinstance(s, tuple):
            assert s[0] == s[1], "Only square pooling strides are supported"
            s = s[0]

        x = fused_conv2d_tanh_scale_bias_maxpool(
            x,
            weight,
            conv_bias,
            extra_bias,
            self.scaling_factor,
            pool_kernel_size=k,
            pool_stride=s,
        )
        return x
```

[NCU PROFILING METRICS]
{
  "conv2d_tanh_scale_bias_maxpool_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 47.79,
    "launch__grid_size": 15876,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 24.84,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 9.54,
    "lts__t_sector_hit_rate.pct": 96.73
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

## CRITICAL — Code MUST compile and run:
1. EVERY kernel function MUST have `@triton.jit` decorator
2. Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
3. BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
4. `tl.program_id(axis)` only supports axis = 0, 1, 2
5. No `continue`, `break`, `return` inside loops — use masking
6. No tensor indexing with loop vars: `x[:, i]` is INVALID
7. mask shape MUST match data shape in tl.load/tl.store

## Missing Triton Functions (implement manually):
- tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

## OUTPUT FORMAT (STRICT):
1. Imports: torch, torch.nn, triton, triton.language as tl
2. @triton.jit decorated kernel function(s)
3. Wrapper function(s) for grid calculation and kernel launch
4. class ModelNew(nn.Module) that calls your kernels

Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
