v 20030901
C 95800 53700 1 0 0 resistor-1.sym
{
T 96000 54000 5 10 1 1 0 0
refdes=R1
T 95800 53700 5 10 1 1 0 0
value=1
}
N 94400 53900 95800 53900 4
N 97400 53900 96700 53900 4
{
T 97200 54000 5 10 1 1 0 0
netname=out2
}
N 97400 53000 97400 52000 4
C 93300 53400 1 0 0 inv.sym
{
T 93800 53600 5 10 1 1 0 2
refdes=INV1
T 94000 54165 5 6 1 0 0 0
P=2u
T 94000 54065 5 6 1 0 0 0
N=1u
}
C 97200 53000 1 0 0 capacitor-1.sym
{
T 97700 53500 5 10 1 1 0 0
refdes=C1
T 97700 53300 5 10 1 1 0 0
value=10ff
}
N 90500 52000 97400 52000 4
{
T 94000 54165 5 6 1 0 0 0
P=2u
T 94000 54065 5 6 1 0 0 0
N=1u
}
C 93000 51600 1 0 0 vss.sym
T 92100 55500 9 10 1 0 0 0
^.TEMP 100
N 95000 53900 95000 56700 4
N 95000 56700 95600 56700 4
C 95600 54800 1 0 0 nmos4.sym
{
T 96400 55400 5 10 1 1 0 0
refdes=M2
T 96400 55000 5 6 1 0 0 0
w=1u
}
N 95600 55200 95600 56700 4
C 96000 54300 1 0 0 vss.sym
N 96200 55200 96500 55200 4
N 96500 55200 96500 54800 4
N 96200 54700 96200 54800 4
N 96200 54800 96500 54800 4
C 96000 57200 1 0 0 vdd.sym
N 96200 57100 96200 57200 4
N 96200 57200 97000 57200 4
N 97000 57200 97000 56700 4
N 97000 56700 96200 56700 4
N 96200 55600 96200 56300 4
C 95600 56300 1 0 0 pmos4.sym
{
T 96400 56900 5 10 1 1 0 0
refdes=M1
T 96400 56500 5 6 1 0 0 0
w=1u
}
C 90200 52500 1 0 0 vpwl-1.sym
{
T 90900 53150 5 10 1 1 0 0
refdes=V1
T 90900 52950 5 10 1 1 0 0
voltage=pwl 0n 0 1n 0 1.2n VDD
}
N 90500 52000 90500 52500 4
N 90500 53700 90500 53900 4
N 90500 53900 93300 53900 4
{
T 91100 53900 5 10 1 1 0 0
netname=in
}
T 92100 56200 9 10 1 0 0 0
^.trans 0.1n 2n
T 92200 56000 9 10 1 0 0 0
^.param vdd=1.2
T 92200 55800 9 10 1 0 0 0
^.param vss=0
