# NYCU Integrated Circuit Design Laboratory 2024 Spring

## Course Information
- 課程名稱 : 積體電路設計實驗 Integrated Circuit Design Laboratory (ICLAB)
- 修課學期 : 2024 Spring
- 授課教授 : 李鎮宜教授
- 修課人數 : 127
- 退選人數 : 38
- 平均分數 : 78.92 (扣除退選)

## Score
|Lab|Content|Design|Demo|Rank|Score|Pass Rate|
|:--|:------|:-----|:--:|:--:|:---:|:-------:|
| [Lab01](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab01) | Cell Based Design Methodology +  Verilog Combinational Circuit Programming       | Code Calculator                                            | 1st | 6 / 114 | 98.68 | |
| [Lab02](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab02) | Finite State Machine + Verilog Sequential Circuit Programming                    | Enigma Machine                                             | 1st | 24 / 109 | 93.67 | |
| [Lab03](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab03) | Verification & Simulation + Verilog Test Bench Programming                       | AXI-SPI DataBridge                                         | 1st | NA | 100.0 | |
| [Lab04](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab04) | Sequential Circuit Design II (STA + Pipeline) + Designware IP                    | Convolution Neural Network                                 | 1st | | 93.05 | |
| [Lab05](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab05) | Memory & Coding Style (Memory Compiler + SuperLint)                              | Matrix convolution, max pooling and transposed convolution | 1st | | 98.04 | |
| [Lab06](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab06) | Synthesis Methodology (Design Compiler + IP Design) + Soft IP                    | Huffman Code Operation                                     | 1st | 1 | 100.0 | |
| [Lab07](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab07) | Timing: Cross Clock Domain with JasperGold + Synthesis Static Time Analysis      | Matrix Multiplication with Clock Domain Crossing           | 1st | | 99.42 | |
| [Lab08](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab08) | System Verilog (Design)                                                          | Tea House (Design)                                         | 1st | | 99.03 | |
| [Lab09](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab09) | System Verilog II (Verification)                                                 | Tea House (Verification)                                   | 1st | | 99.44 | |
| [Lab10](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab10) | System Verilog (Formal Verification)                                             | Formal Verification                                        | 1st | NA | 100.0 | |
| [Lab11](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab11) | Power: Low Power Design with Sequential Equivalency Checking                     | Siamese Neural Network                                     | 1st | | 93.02 | |
| [Lab12](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab12) | APR I : From RTL to GDSII                                                        | Matrix convolution, max pooling and transposed convolution | 1st | | 97.14 | |
| [Lab13](https://github.com/therealczr15/NYCU_ICLAB_2024S/tree/main/Lab13) | APR II: IR-Drop Analysis                                                         | Train Tour APR II                                          | 1st | | 100.0 | |
