File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.65873e-08	4	66	82	62	62	82	82	8365	28688	33	99	563.68	8273.85	4.01466e-09	5.12498e-09	5.20048e-09	8.31094e-09	9.21514	13.4359	
	0.000243165	447	1548	33	31	2400	13
	0.0002428	1580	1589	0	2	2400	2
	0.000242767	1265	779	0	0	2400	1
	0.000139167	301	261	0	0	1181	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.1129e-08	3	42	60	29	29	106	106	6042	20299	1463	4389	179.46	2541.97	2.02373e-09	3.33506e-09	4.15906e-09	5.54992e-09	6.18279	8.88498	
	0.000248307	723	859	430	714	2560	17
	0.000248129	1029	921	345	565	2560	9
	0.000114796	421	606	184	184	976	3
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	8.85344e-09	3	44	52	38	38	304	304	6177	21105	1260	3780	200.65	1592.93	1.73795e-09	1.95536e-09	3.18063e-09	4.84414e-09	4.91858	6.7995	
	0.000246114	1055	1274	376	772	2560	26
	0.000245813	1129	1306	221	379	2560	9
	0.00012736	390	439	97	109	1161	6
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.19276e-08	2	56	80	10	10	10	10	4598	15961	0	0	251.14	3774.41	4.1309e-09	6.25857e-09	2.49555e-09	3.53697e-09	6.62645	9.79554	
	0.00024577	389	1788	0	0	2560	1
	0.00020137	1778	386	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.28101e-08	2	64	98	16	16	40	40	4575	15455	0	0	290.16	1659.49	4.27174e-09	6.1902e-09	2.84499e-09	3.87951e-09	7.11673	10.0697	
	0.000246433	380	1366	0	0	2560	1
	0.000202033	1350	353	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.35755e-08	2	50	64	131	131	114	114	3602	12355	1122	3366	92.72	2326.79	2.01963e-09	3.4595e-09	5.52232e-09	6.2143e-09	7.54195	9.6738	
	0.000247416	1039	1157	726	894	2560	16
	0.000113945	510	555	219	228	1042	6
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.9552e-08	2	54	74	20	20	116	116	3539	12168	886	2658	219	1060.62	2.57889e-09	3.00141e-09	8.28334e-09	1.13869e-08	10.8622	14.3883	
	0.000237094	936	1093	495	825	2400	11
	0.000133181	615	656	60	61	1139	3
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	9.71366e-09	2	56	88	16	16	46	46	3690	12329	0	0	192.42	3814.83	2.55839e-09	4.68196e-09	2.83809e-09	3.87261e-09	5.39648	8.55457	
	0.000244105	337	938	0	0	2560	1
	0.000125705	922	301	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	4.19575e-09	1	48	38	229	229	197	197	1699	5334	224	672	38.93	181.22	1.03785e-09	1.17459e-09	1.33555e-09	1.71298e-09	2.33097	2.88757	
	0.000164931	237	453	224	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.51952e-08	1	30	38	4	4	6	6	1930	5819	8	24	32.7	139.86	2.91254e-09	4.72296e-09	5.52922e-09	7.29712e-09	8.44176	12.0201	
	0.000200514	29	29	25	8	1930	17
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	6.96413e-09	1	42	44	256	256	245	245	1591	5018	0	0	51.24	199.7	1.72975e-09	2.34098e-09	2.13921e-09	2.13231e-09	3.86896	4.47329	
	0.000151496	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.86395e-09	1	42	46	229	229	197	197	1362	4288	224	672	31.97	169.44	1.04195e-09	1.92256e-09	1.10469e-09	1.36354e-09	2.14664	3.2861	
	0.000135248	202	404	175	224	1370	15
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.17085e-08	1	38	40	64	64	39	39	1494	4907	377	1131	25.67	164.06	1.33183e-09	1.95536e-09	5.17288e-09	5.52922e-09	6.50471	7.48458	
	0.000154229	425	453	389	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	8.74769e-09	1	48	54	38	38	3	3	1878	5637	0	0	39.95	475.29	2.35738e-09	3.4554e-09	2.50245e-09	2.85189e-09	4.85983	6.30729	
	0.000181991	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	7.72357e-09	1	46	52	41	41	35	35	1750	5285	0	0	61.15	303	1.80222e-09	2.96451e-09	2.48865e-09	2.48865e-09	4.29087	5.45316	
	0.000166677	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.07215e-08	1	32	36	52	52	122	122	1046	3650	385	1155	22.3	142.57	1.46857e-09	1.81452e-09	4.4878e-09	5.52232e-09	5.95637	7.33684	
	0.000109304	512	443	391	385	1046	16
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	7.9499e-09	1	36	38	14	14	8	8	1522	4574	0	0	37.34	144.66	1.93486e-09	2.89614e-09	2.48175e-09	2.48865e-09	4.41661	5.38479	
	0.000151991	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	7.94866e-09	1	48	50	9	9	19	19	1262	3805	0	0	22.63	168.75	2.27671e-09	3.17372e-09	2.13921e-09	2.49555e-09	4.41592	5.66927	
	0.00012239	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	7.72232e-09	1	44	48	14	14	14	14	1397	4205	0	0	31.53	124.14	2.14407e-09	2.63086e-09	2.14611e-09	2.50245e-09	4.29018	5.13331	
	0.000137077	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.9697e-09	1	50	62	8	8	63	63	1064	3255	0	0	27.34	146.19	1.93896e-09	2.42575e-09	2.48865e-09	2.84499e-09	4.42761	5.27074	
	0.000107601	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '23448', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
