#ifndef RISCV_ISA_DMA_H
#define RISCV_ISA_DMA_H

#include <tlm_utils/simple_initiator_socket.h>
#include <tlm_utils/simple_target_socket.h>

#include <array>
#include <systemc>
#include <unordered_map>

#include "util/initiator_if.h"

struct SimpleDMA : public sc_core::sc_module, public initiator_if {
	/* config properties */
	sc_core::sc_time prop_clock_cycle_period = sc_core::sc_time(10, sc_core::SC_NS);

	tlm_utils::simple_initiator_socket<SimpleDMA> isock;
	tlm_utils::simple_target_socket<SimpleDMA> tsock;

	tlm::tlm_generic_payload trans;
	initiator_ext *ext;

	interrupt_gateway *plic = 0;
	uint32_t irq_number = 0;

	std::array<uint8_t, 64> buffer;

	uint32_t src = 0;
	uint32_t dst = 0;
	uint32_t len = 0;
	uint32_t op = 0;
	uint32_t stat = 0;

	std::unordered_map<uint64_t, uint32_t *> addr_to_reg;

	enum {
		OP_NOP = 0,
		OP_MEMCPY = 1,
		OP_MEMSET = 2,
		OP_MEMCMP = 3,
		OP_MEMCHR = 4,
		OP_MEMMOVE = 5,
	};

	enum {
		SRC_ADDR = 0,
		DST_ADDR = 4,
		LEN_ADDR = 8,
		OP_ADDR = 12,
		STAT_ADDR = 16,
	};

	sc_core::sc_event run_event;

	SC_HAS_PROCESS(SimpleDMA);

	SimpleDMA(sc_core::sc_module_name, uint32_t irq_number) : irq_number(irq_number) {
		tsock.register_b_transport(this, &SimpleDMA::transport);

		ext = new initiator_ext(this);  // tlm_generic_payload frees all extension objects in destructor, therefore
		                                // dynamic allocation is needed
		trans.set_extension<initiator_ext>(ext);

		SC_THREAD(run);

		addr_to_reg = {
		    {SRC_ADDR, &src},
		    {DST_ADDR, &dst},
		    {LEN_ADDR, &len},
		    {OP_ADDR, &op},
		};
	}

	void _copy_block(uint32_t off, uint32_t n) {
		do_transaction(tlm::TLM_READ_COMMAND, src + off, &buffer[0], n);
		do_transaction(tlm::TLM_WRITE_COMMAND, dst + off, &buffer[0], n);
	}

	void _perform_memcpy() {
		auto n = len;
		uint32_t off = 0;

		while (n > buffer.size()) {
			_copy_block(off, buffer.size());
			n -= buffer.size();
			off += buffer.size();
		}

		_copy_block(off, n);
	}

	void run() {
		while (true) {
			sc_core::wait(run_event);

			switch (op) {
				case OP_NOP:
					break;

				case OP_MEMCPY:
					_perform_memcpy();
					break;

				case OP_MEMSET:
					assert(false && "not implemented");
					break;

				case OP_MEMCMP:
					assert(false && "not implemented");
					break;

				case OP_MEMCHR:
					assert(false && "not implemented");
					break;

				case OP_MEMMOVE:
					assert(false && "not implemented");
					break;

				default:
					assert(false && "unknown operation requested by software");
			}

			plic->gateway_trigger_interrupt(irq_number);
		}
	}

	void transport(tlm::tlm_generic_payload &trans, sc_core::sc_time &delay) {
		auto addr = trans.get_address();
		auto cmd = trans.get_command();
		auto len = trans.get_data_length();
		auto ptr = trans.get_data_ptr();

		assert(len == 4);  // NOTE: only allow to read/write whole register

		auto it = addr_to_reg.find(addr);
		assert(it != addr_to_reg.end());  // access to non-mapped address

		// actual read/write
		if (cmd == tlm::TLM_READ_COMMAND) {
			*((uint32_t *)ptr) = *it->second;
		} else if (cmd == tlm::TLM_WRITE_COMMAND) {
			*it->second = *((uint32_t *)ptr);
		} else {
			assert(false && "unsupported tlm command for dma access");
		}

		// post read/write actions
		if ((cmd == tlm::TLM_WRITE_COMMAND) && (addr == OP_ADDR)) {
			run_event.notify(prop_clock_cycle_period);
		}

		(void)delay;  // zero delay
	}

	void do_transaction(tlm::tlm_command cmd, uint64_t addr, uint8_t *data, unsigned num_bytes) {
		sc_core::sc_time delay = sc_core::SC_ZERO_TIME;

		trans.set_command(cmd);
		trans.set_address(addr);
		trans.set_data_ptr(data);
		trans.set_data_length(num_bytes);

		isock->b_transport(trans, delay);

		if (delay != sc_core::SC_ZERO_TIME)
			sc_core::wait(delay);
	}

	void halt() {
		std::cerr << "[VP] cannot halt initiator " << this->name() << std::endl;
	}

	std::string name() {
		return this->name();
	}
};

#endif  // RISCV_ISA_DMA_H
