C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis   -part M2S150TS  -package FC1152  -grade -1    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\scratchproject.prs  -multisrs  -ovm  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\top.vm   -freq 100.000   -tcl  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\designer\top\synthesis.fdc  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\synwork\top_prem.srd  -sap  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\top.sap  -otap  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\top.tap  -omap  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\top.map  -devicelib  C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\syntmp\top.plg  -osyn  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\top.srm  -prjdir  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\  -prjname  top_syn  -log  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\synlog\top_fpga_mapper.srr  -sn  2020.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S150TS -package FC1152 -grade -1 -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\top.vm -freq 100.000 -tcl ..\..\designer\top\synthesis.fdc ..\synwork\top_prem.srd -sap ..\top.sap -otap ..\top.tap -omap ..\top.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam top.plg -osyn ..\top.srm -prjdir ..\ -prjname top_syn -log ..\synlog\top_fpga_mapper.srr -sn 2020.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:10
file:..\scratchproject.prs|io:o|time:1623432404|size:7235|exec:0|csum:
file:..\top.vm|io:o|time:1623432435|size:401618|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1623432402|size:4481|exec:0|csum:80A1D6DAF31BAD869B9803D1E5D6706E
file:..\synwork\top_prem.srd|io:i|time:1623432425|size:280990|exec:0|csum:AF82997727E53A0D0C838FDB69E586FA
file:..\top.sap|io:o|time:1623432426|size:7351|exec:0|csum:
file:..\top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\top.map|io:o|time:1623432436|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1617265540|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:top.plg|io:o|time:1623432436|size:3644|exec:0|csum:
file:..\top.srm|io:o|time:1623432435|size:14463|exec:0|csum:
file:..\synlog\top_fpga_mapper.srr|io:o|time:1623432436|size:85302|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1617265533|size:44753408|exec:1|csum:216D04F9F25FB327420662846F5333EF
