# //  ModelSim SE-64 10.2c Jul 19 2013 
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L lab11_MemoryArbiter_lib -l transcript.txt -i -multisource_delay latest -t ns +typdelays lab11_MemoryArbiter_lib.MemoryArbiter(struct) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.memoryarbiter(struct)#1
add wave  \
sim:/memoryarbiter/Addr_fromFetchStage \
sim:/memoryarbiter/Addr_fromMemStage \
sim:/memoryarbiter/R \
sim:/memoryarbiter/W \
sim:/memoryarbiter/reset \
sim:/memoryarbiter/Addr_toMemory \
sim:/memoryarbiter/Write_Control \
sim:/memoryarbiter/mdelay_toFetchStage \
sim:/memoryarbiter/mdelay_toMemStage \
sim:/memoryarbiter/dout \
sim:/memoryarbiter/dout1 \
sim:/memoryarbiter/mdelay_toFetchStage_internal \
sim:/memoryarbiter/dout2
force -freeze sim:/memoryarbiter/Addr_fromFetchStage 16'hAAAA 0
force -freeze sim:/memoryarbiter/Addr_fromMemStage 16'hBBBB 0
force -freeze sim:/memoryarbiter/reset 0 0
force -freeze sim:/memoryarbiter/R 0 0
force -freeze sim:/memoryarbiter/W 1 0
run
force -freeze sim:/memoryarbiter/R 1 0
force -freeze sim:/memoryarbiter/W 0 0
run
force -freeze sim:/memoryarbiter/R 0 0
run
