Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 11 19:12:44 2024
| Host         : DESKTOP-OR8CU7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_2_timing_summary_routed.rpt -pb project_2_timing_summary_routed.pb -rpx project_2_timing_summary_routed.rpx -warn_on_violation
| Design       : project_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.210ns  (logic 7.869ns (43.211%)  route 10.341ns (56.789%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.743 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.743    u_mt/LED0__85_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.066 r  u_mt/LED0__85_carry__1/O[1]
                         net (fo=1, routed)           0.818    11.885    u_ad/data0[6]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.334    12.219 r  u_ad/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.229    14.448    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762    18.210 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.210    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.739ns  (logic 7.641ns (43.073%)  route 10.098ns (56.927%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.743 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.743    u_mt/LED0__85_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.058 r  u_mt/LED0__85_carry__1/O[3]
                         net (fo=1, routed)           0.734    11.792    u_mt/data0[15]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.307    12.099 r  u_mt/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.070    14.170    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    17.739 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.739    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.569ns  (logic 7.560ns (43.031%)  route 10.009ns (56.969%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.743 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.743    u_mt/LED0__85_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.982 r  u_mt/LED0__85_carry__1/O[2]
                         net (fo=1, routed)           0.855    11.837    u_ad/data0[7]
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.301    12.138 r  u_ad/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.860    13.998    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    17.569 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.569    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.473ns  (logic 7.716ns (44.159%)  route 9.757ns (55.841%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.941 r  u_mt/LED0__85_carry__0/O[3]
                         net (fo=1, routed)           0.793    11.734    u_ad/data0[4]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.335    12.069 r  u_ad/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.671    13.740    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733    17.473 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.473    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.379ns  (logic 7.425ns (42.723%)  route 9.954ns (57.277%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.865 r  u_mt/LED0__85_carry__0/O[2]
                         net (fo=1, routed)           0.582    11.447    u_ad/data0[3]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.301    11.748 r  u_ad/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.079    13.827    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    17.379 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.379    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.287ns  (logic 7.748ns (44.818%)  route 9.539ns (55.182%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.949 r  u_mt/LED0__85_carry__0/O[1]
                         net (fo=1, routed)           0.571    11.520    u_ad/data0[2]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.335    11.855 r  u_ad/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.675    13.530    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.757    17.287 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.287    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.273ns  (logic 7.394ns (42.807%)  route 9.879ns (57.193%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.845 r  u_mt/LED0__85_carry__0/O[0]
                         net (fo=1, routed)           0.777    11.622    u_ad/data0[1]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.295    11.917 r  u_ad/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.809    13.726    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    17.273 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.273    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.207ns  (logic 7.515ns (43.675%)  route 9.692ns (56.325%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.626    u_mt/LED0__85_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.743 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.743    u_mt/LED0__85_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.962 r  u_mt/LED0__85_carry__1/O[0]
                         net (fo=1, routed)           0.710    11.672    u_ad/data0[5]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.295    11.967 r  u_ad/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.688    13.656    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    17.207 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.207    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.789ns  (logic 7.074ns (42.133%)  route 9.716ns (57.867%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.593     6.060    u_mt/SW_IBUF[12]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.025     7.210    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.334    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.914 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.967     8.880    u_mt/LED0__0_carry__0_n_5
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.331     9.211 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.708     9.919    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.331    10.250 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.250    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.505 r  u_mt/LED0__85_carry/O[3]
                         net (fo=1, routed)           0.752    11.258    u_mt/data0[7]
    SLICE_X1Y65          LUT5 (Prop_lut5_I0_O)        0.307    11.565 r  u_mt/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.670    13.234    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    16.789 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.789    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.427ns  (logic 5.711ns (34.768%)  route 10.715ns (65.232%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.854     6.321    SW_IBUF[12]
    SLICE_X5Y67          LUT3 (Prop_lut3_I0_O)        0.118     6.439 r  LED_OBUF[1]_inst_i_7/O
                         net (fo=4, routed)           0.603     7.042    LED_OBUF[1]_inst_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.326     7.368 r  LED_OBUF[4]_inst_i_4/O
                         net (fo=3, routed)           1.002     8.370    LED_OBUF[4]_inst_i_4_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124     8.494 r  LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.800     9.294    u_sb/LED[2]_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.124     9.418 r  u_sb/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.456    12.874    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    16.427 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.427    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.542ns (61.620%)  route 0.960ns (38.380%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.618     0.863    u_ad/BTNC_IBUF
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.045     0.908 r  u_ad/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.250    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.502 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.502    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.548ns (61.344%)  route 0.976ns (38.656%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=12, routed)          0.694     0.942    u_mt/BTND_IBUF
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.045     0.987 r  u_mt/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.269    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.524 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.524    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.587ns (62.470%)  route 0.953ns (37.530%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.617     0.862    u_ad/BTNC_IBUF
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.048     0.910 r  u_ad/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.246    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.540 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.540    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.596ns (60.059%)  route 1.062ns (39.941%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           0.534     0.770    u_ad/BTNR_IBUF
    SLICE_X1Y67          LUT6 (Prop_lut6_I2_O)        0.045     0.815 r  u_ad/LED_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           0.104     0.918    u_ad/BTND
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.045     0.963 r  u_ad/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.387    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.658 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.658    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.545ns (58.137%)  route 1.113ns (41.863%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=12, routed)          0.755     1.003    u_mt/BTND_IBUF
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.045     1.048 r  u_mt/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.406    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.658 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.658    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.581ns (59.307%)  route 1.085ns (40.693%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.850    u_sb/BTNR_IBUF
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.045     0.895 f  u_sb/LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.135     1.030    u_mt/LED[7]
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.045     1.075 r  u_mt/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.410    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.666 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.666    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.543ns (57.842%)  route 1.124ns (42.158%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.617     0.862    u_ad/BTNC_IBUF
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.045     0.907 r  u_ad/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.414    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.667 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.667    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.538ns (56.168%)  route 1.200ns (43.832%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.808     1.053    u_ad/BTNC_IBUF
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.045     1.098 r  u_ad/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.489    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.738 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.738    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.607ns (58.193%)  route 1.155ns (41.807%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.808     1.053    u_ad/BTNC_IBUF
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.043     1.096 r  u_ad/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.346     1.442    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.320     2.762 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.762    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.559ns (55.630%)  route 1.243ns (44.370%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.752     0.996    u_mt/BTNC_IBUF
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.045     1.041 r  u_mt/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.533    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.802 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.802    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





