

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Sun Oct 12 10:03:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_347  |activation_accelerator_Pipeline_VITIS_LOOP_145_18  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_385  |activation_accelerator_Pipeline_VITIS_LOOP_145_17  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_423  |activation_accelerator_Pipeline_VITIS_LOOP_145_16  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_461  |activation_accelerator_Pipeline_VITIS_LOOP_145_15  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_499  |activation_accelerator_Pipeline_VITIS_LOOP_145_13  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_537  |activation_accelerator_Pipeline_VITIS_LOOP_145_14  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_545  |activation_accelerator_Pipeline_VITIS_LOOP_145_12  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_583   |activation_accelerator_Pipeline_VITIS_LOOP_145_1   |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_621  |activation_accelerator_Pipeline_VITIS_LOOP_145_11  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_399_4_fu_629   |activation_accelerator_Pipeline_VITIS_LOOP_399_4   |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_668   |activation_accelerator_Pipeline_VITIS_LOOP_186_1   |    98308|    98308|  0.983 ms|  0.983 ms|  98308|  98308|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_689   |activation_accelerator_Pipeline_VITIS_LOOP_191_2   |    98315|    98315|  0.983 ms|  0.983 ms|  98315|  98315|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_711   |activation_accelerator_Pipeline_VITIS_LOOP_197_3   |    32784|    32784|  0.328 ms|  0.328 ms|  32784|  32784|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_765   |activation_accelerator_Pipeline_VITIS_LOOP_171_1   |    98311|    98311|  0.983 ms|  0.983 ms|  98311|  98311|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_786   |activation_accelerator_Pipeline_VITIS_LOOP_176_2   |    32780|    32780|  0.328 ms|  0.328 ms|  32780|  32780|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_839   |activation_accelerator_Pipeline_VITIS_LOOP_160_1   |    32794|    32794|  0.328 ms|  0.328 ms|  32794|  32794|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_891   |activation_accelerator_Pipeline_VITIS_LOOP_152_1   |    32791|    32791|  0.328 ms|  0.328 ms|  32791|  32791|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_314_1_fu_943   |activation_accelerator_Pipeline_VITIS_LOOP_314_1   |    32774|    32774|  0.328 ms|  0.328 ms|  32774|  32774|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_316_2_fu_965   |activation_accelerator_Pipeline_VITIS_LOOP_316_2   |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_319_3_fu_972   |activation_accelerator_Pipeline_VITIS_LOOP_319_3   |    98321|    98321|  0.983 ms|  0.983 ms|  98321|  98321|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_323_4_fu_995   |activation_accelerator_Pipeline_VITIS_LOOP_323_4   |    32780|    32780|  0.328 ms|  0.328 ms|  32780|  32780|       no|
        |grp_float_safe_softmax_fu_1033                                |float_safe_softmax                                 |    37030|    37030|  0.370 ms|  0.370 ms|  37030|  37030|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_1085  |activation_accelerator_Pipeline_VITIS_LOOP_206_1   |    32775|    32775|  0.328 ms|  0.328 ms|  32775|  32775|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_358_3_fu_1138  |activation_accelerator_Pipeline_VITIS_LOOP_358_3   |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_345_1_fu_1178  |activation_accelerator_Pipeline_VITIS_LOOP_345_1   |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_348_2_fu_1187  |activation_accelerator_Pipeline_VITIS_LOOP_348_2   |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 33 75 10 34 53 56 67 70 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 33 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 33 
53 --> 54 
54 --> 55 
55 --> 33 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 33 
67 --> 68 
68 --> 69 
69 --> 33 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 33 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 84 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 85 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 86 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 87 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 88 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%var_1_loc = alloca i64 1"   --->   Operation 89 'alloca' 'var_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 90 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sum_sq_loc = alloca i64 1"   --->   Operation 91 'alloca' 'sum_sq_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sum_34_loc = alloca i64 1"   --->   Operation 92 'alloca' 'sum_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%max_val_4_loc = alloca i64 1"   --->   Operation 93 'alloca' 'max_val_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln331 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_27" [activation_accelerator.cpp:331]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_33, i32 0, i32 0, void @empty_8, i32 0, i32 32768, void @empty_13, void @empty_14, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_33, i32 0, i32 0, void @empty_8, i32 0, i32 32768, void @empty_15, void @empty_14, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_33, i32 0, i32 0, void @empty_8, i32 0, i32 32768, void @empty_16, void @empty_14, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_7, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_21, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_35, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_21, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_12, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_21, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_35, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_21, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_23, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_21, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_35, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_21, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_24, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_35, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_34, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_35, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.23ns)   --->   "%x_mask = alloca i64 1" [activation_accelerator.cpp:313]   --->   Operation 114 'alloca' 'x_mask' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 115 [1/1] (1.23ns)   --->   "%exp_x = alloca i64 1" [activation_accelerator.cpp:318]   --->   Operation 115 'alloca' 'exp_x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 116 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 116 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 117 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 117 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 118 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 118 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 119 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 119 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 120 [1/1] (1.23ns)   --->   "%x_8 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 120 'alloca' 'x_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 121 [1/1] (1.23ns)   --->   "%x_10 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 121 'alloca' 'x_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 122 [1/1] (1.23ns)   --->   "%x_12 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 122 'alloca' 'x_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 123 [1/1] (1.23ns)   --->   "%x_14 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 123 'alloca' 'x_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 124 [1/1] (1.23ns)   --->   "%x_16 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 124 'alloca' 'x_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 125 [1/1] (1.23ns)   --->   "%x_18 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 125 'alloca' 'x_18' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 126 [1/1] (1.23ns)   --->   "%x_20 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 126 'alloca' 'x_20' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 127 [1/1] (1.23ns)   --->   "%x_22 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 127 'alloca' 'x_22' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 128 [1/1] (1.23ns)   --->   "%x_24 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 128 'alloca' 'x_24' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 129 [1/1] (1.23ns)   --->   "%x_26 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 129 'alloca' 'x_26' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 130 [1/1] (1.23ns)   --->   "%x_28 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 130 'alloca' 'x_28' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 131 [1/1] (1.23ns)   --->   "%x_30 = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 131 'alloca' 'x_30' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 132 [1/1] (1.23ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:342]   --->   Operation 132 'alloca' 'y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 133 [1/1] (0.44ns)   --->   "%switch_ln344 = switch i32 %stage_read, void %if.end90, i32 0, void %VITIS_LOOP_345_1, i32 1, void %if.then17, i32 2, void %VITIS_LOOP_399_4" [activation_accelerator.cpp:344]   --->   Operation 133 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:399]   --->   Operation 134 'partselect' 'trunc_ln2' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.44ns)   --->   "%switch_ln354 = switch i32 %config_r_read, void %if.end68, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i31.preheader, i32 2, void %for.inc.i41.preheader, i32 3, void %for.inc.i70.preheader, i32 4, void %for.inc.i93.preheader, i32 5, void %for.inc.i118.preheader, i32 6, void %for.inc.i139.preheader" [activation_accelerator.cpp:354]   --->   Operation 135 'switch' 'switch_ln354' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 136 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 137 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 138 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 139 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 140 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1"   --->   Operation 141 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 142 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 143 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1"   --->   Operation 144 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:345]   --->   Operation 145 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:348]   --->   Operation 146 'partselect' 'trunc_ln1' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i63 %trunc_ln2" [activation_accelerator.cpp:399]   --->   Operation 147 'sext' 'sext_ln399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln399" [activation_accelerator.cpp:399]   --->   Operation 148 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (7.30ns)   --->   "%empty_53 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 32768" [activation_accelerator.cpp:399]   --->   Operation 149 'writereq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln399 = call void @activation_accelerator_Pipeline_VITIS_LOOP_399_4, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:399]   --->   Operation 150 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln399 = call void @activation_accelerator_Pipeline_VITIS_LOOP_399_4, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:399]   --->   Operation 151 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 152 [5/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:403]   --->   Operation 152 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 153 [4/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:403]   --->   Operation 153 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 154 [3/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:403]   --->   Operation 154 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 155 [2/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:403]   --->   Operation 155 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 156 [1/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:403]   --->   Operation 156 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln403 = br void %if.end90" [activation_accelerator.cpp:403]   --->   Operation 157 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %sum_loc"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %sum_loc"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.01>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 161 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [3/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 162 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 7.01>
ST_14 : Operation 163 [2/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 163 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.01>
ST_15 : Operation 164 [1/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 164 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 165 [2/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:189]   --->   Operation 165 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:189]   --->   Operation 166 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 7.01>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%var_1_loc_load = load i32 %var_1_loc"   --->   Operation 167 'load' 'var_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [3/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 168 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.01>
ST_19 : Operation 169 [2/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 169 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.01>
ST_20 : Operation 170 [1/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 170 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 6.43>
ST_21 : Operation 171 [4/4] (6.43ns)   --->   "%x_assign_31 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 171 'fadd' 'x_assign_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 6.43>
ST_22 : Operation 172 [3/4] (6.43ns)   --->   "%x_assign_31 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 172 'fadd' 'x_assign_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 6.43>
ST_23 : Operation 173 [2/4] (6.43ns)   --->   "%x_assign_31 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 173 'fadd' 'x_assign_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 6.43>
ST_24 : Operation 174 [1/4] (6.43ns)   --->   "%x_assign_31 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 174 'fadd' 'x_assign_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.57>
ST_25 : Operation 175 [8/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 175 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.57>
ST_26 : Operation 176 [7/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 176 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 6.57>
ST_27 : Operation 177 [6/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 177 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 6.57>
ST_28 : Operation 178 [5/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 178 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 6.57>
ST_29 : Operation 179 [4/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 179 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 6.57>
ST_30 : Operation 180 [3/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 180 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 6.57>
ST_31 : Operation 181 [2/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 181 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 23> <Delay = 6.57>
ST_32 : Operation 182 [1/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 182 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %mean, i32 %stddev, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:189]   --->   Operation 183 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %mean, i32 %stddev, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:189]   --->   Operation 184 'call' 'call_ln189' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end68"   --->   Operation 185 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 186 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 187 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 188 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 189 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 190 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 191 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0)> <Delay = 0.00>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln398 = br void %if.end90" [activation_accelerator.cpp:398]   --->   Operation 192 'br' 'br_ln398' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln403 = ret" [activation_accelerator.cpp:403]   --->   Operation 193 'ret' 'ret_ln403' <Predicate = true> <Delay = 0.00>

State 34 <SV = 1> <Delay = 0.00>
ST_34 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 194 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 195 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %sum_sq_loc"   --->   Operation 195 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 3> <Delay = 0.00>
ST_36 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %sum_sq_loc"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 4> <Delay = 7.01>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%sum_sq_loc_load = load i32 %sum_sq_loc"   --->   Operation 197 'load' 'sum_sq_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 198 [3/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 198 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 5> <Delay = 7.01>
ST_38 : Operation 199 [2/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 199 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 6> <Delay = 7.01>
ST_39 : Operation 200 [1/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 200 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 7> <Delay = 6.43>
ST_40 : Operation 201 [4/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 201 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 8> <Delay = 6.43>
ST_41 : Operation 202 [3/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 202 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 6.43>
ST_42 : Operation 203 [2/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 203 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 6.43>
ST_43 : Operation 204 [1/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 204 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 6.57>
ST_44 : Operation 205 [8/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 205 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 12> <Delay = 6.57>
ST_45 : Operation 206 [7/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 206 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 13> <Delay = 6.57>
ST_46 : Operation 207 [6/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 207 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 14> <Delay = 6.57>
ST_47 : Operation 208 [5/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 208 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 15> <Delay = 6.57>
ST_48 : Operation 209 [4/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 209 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 16> <Delay = 6.57>
ST_49 : Operation 210 [3/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 210 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 17> <Delay = 6.57>
ST_50 : Operation 211 [2/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 211 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 6.57>
ST_51 : Operation 212 [1/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 212 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 213 [2/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %rms, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 213 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 0.00>
ST_52 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %rms, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 214 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 53 <SV = 1> <Delay = 0.00>
ST_53 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 216 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 217 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 2> <Delay = 0.00>
ST_54 : Operation 218 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 218 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 219 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 219 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 3> <Delay = 0.00>
ST_55 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 220 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 221 'br' 'br_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_55 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 222 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 223 'br' 'br_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00>

State 56 <SV = 1> <Delay = 0.00>
ST_56 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 224 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1"   --->   Operation 225 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 2> <Delay = 0.00>
ST_57 : Operation 226 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_314_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %y, i32 %x_mask"   --->   Operation 226 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 3> <Delay = 0.00>
ST_58 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_314_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %y, i32 %x_mask"   --->   Operation 227 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 4> <Delay = 1.23>
ST_59 : Operation 228 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 0" [activation_accelerator.cpp:315]   --->   Operation 228 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 229 [2/2] (1.23ns)   --->   "%max_val = load i15 %x_mask_addr" [activation_accelerator.cpp:315]   --->   Operation 229 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 60 <SV = 5> <Delay = 1.23>
ST_60 : Operation 230 [1/2] (1.23ns)   --->   "%max_val = load i15 %x_mask_addr" [activation_accelerator.cpp:315]   --->   Operation 230 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 61 <SV = 6> <Delay = 0.42>
ST_61 : Operation 231 [2/2] (0.42ns)   --->   "%call_ln315 = call void @activation_accelerator_Pipeline_VITIS_LOOP_316_2, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc" [activation_accelerator.cpp:315]   --->   Operation 231 'call' 'call_ln315' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 7> <Delay = 0.00>
ST_62 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln315 = call void @activation_accelerator_Pipeline_VITIS_LOOP_316_2, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc" [activation_accelerator.cpp:315]   --->   Operation 232 'call' 'call_ln315' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 8> <Delay = 0.00>
ST_63 : Operation 233 [1/1] (0.00ns)   --->   "%max_val_4_loc_load = load i32 %max_val_4_loc"   --->   Operation 233 'load' 'max_val_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_319_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_34_loc"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 9> <Delay = 0.00>
ST_64 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_319_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_34_loc"   --->   Operation 235 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 10> <Delay = 0.00>
ST_65 : Operation 236 [1/1] (0.00ns)   --->   "%sum_34_loc_load = load i32 %sum_34_loc"   --->   Operation 236 'load' 'sum_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 237 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_323_4, i32 %exp_x, i32 %sum_34_loc_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 237 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 11> <Delay = 0.00>
ST_66 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_323_4, i32 %exp_x, i32 %sum_34_loc_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 238 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 239 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 67 <SV = 1> <Delay = 0.00>
ST_67 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 240 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 2> <Delay = 0.00>
ST_68 : Operation 241 [2/2] (0.00ns)   --->   "%call_ln365 = call void @float_safe_softmax, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:365]   --->   Operation 241 'call' 'call_ln365' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 3> <Delay = 0.00>
ST_69 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln365 = call void @float_safe_softmax, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:365]   --->   Operation 242 'call' 'call_ln365' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln370 = br void %if.end73" [activation_accelerator.cpp:370]   --->   Operation 243 'br' 'br_ln370' <Predicate = true> <Delay = 0.00>

State 70 <SV = 1> <Delay = 0.00>
ST_70 : Operation 244 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i16 %buf0"   --->   Operation 244 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1"   --->   Operation 245 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 2> <Delay = 0.00>
ST_71 : Operation 246 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 246 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 3> <Delay = 0.00>
ST_72 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %x_8, i32 %x_10, i32 %x_12, i32 %x_14, i32 %x_16, i32 %x_18, i32 %x_20, i32 %x_22, i32 %x_24, i32 %x_26, i32 %x_28, i32 %x_30, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 247 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 4> <Delay = 0.00>
ST_73 : Operation 248 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_358_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %buf0, i16 %buf1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 248 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 5> <Delay = 0.00>
ST_74 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_358_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %buf0, i16 %buf1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 249 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 250 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 1> <Delay = 7.30>
ST_75 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i63 %trunc_ln" [activation_accelerator.cpp:345]   --->   Operation 251 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 252 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln345" [activation_accelerator.cpp:345]   --->   Operation 252 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 253 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:345]   --->   Operation 253 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln348 = sext i63 %trunc_ln1" [activation_accelerator.cpp:348]   --->   Operation 254 'sext' 'sext_ln348' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 255 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln348" [activation_accelerator.cpp:348]   --->   Operation 255 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 256 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:348]   --->   Operation 256 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 2> <Delay = 7.30>
ST_76 : Operation 257 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:345]   --->   Operation 257 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 258 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:348]   --->   Operation 258 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 3> <Delay = 7.30>
ST_77 : Operation 259 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:345]   --->   Operation 259 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 260 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:348]   --->   Operation 260 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 4> <Delay = 7.30>
ST_78 : Operation 261 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:345]   --->   Operation 261 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 262 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:348]   --->   Operation 262 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 5> <Delay = 7.30>
ST_79 : Operation 263 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:345]   --->   Operation 263 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 264 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:348]   --->   Operation 264 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 6> <Delay = 7.30>
ST_80 : Operation 265 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:345]   --->   Operation 265 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 266 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:348]   --->   Operation 266 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 7> <Delay = 7.30>
ST_81 : Operation 267 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:345]   --->   Operation 267 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 268 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:348]   --->   Operation 268 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 8> <Delay = 0.00>
ST_82 : Operation 269 [2/2] (0.00ns)   --->   "%call_ln345 = call void @activation_accelerator_Pipeline_VITIS_LOOP_345_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:345]   --->   Operation 269 'call' 'call_ln345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 270 [2/2] (0.00ns)   --->   "%call_ln348 = call void @activation_accelerator_Pipeline_VITIS_LOOP_348_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:348]   --->   Operation 270 'call' 'call_ln348' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 9> <Delay = 0.00>
ST_83 : Operation 271 [1/2] (0.00ns)   --->   "%call_ln345 = call void @activation_accelerator_Pipeline_VITIS_LOOP_345_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:345]   --->   Operation 271 'call' 'call_ln345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln348 = call void @activation_accelerator_Pipeline_VITIS_LOOP_348_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:348]   --->   Operation 272 'call' 'call_ln348' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end90"   --->   Operation 273 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
config_r_read       (read         ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stage_read          (read         ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
out_r_read          (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in1_read            (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in0_read            (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc           (alloca       ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
sum_loc             (alloca       ) [ 000000000011110000000000000000000000000000000000000000000000000000000000000000000000]
sum_sq_loc          (alloca       ) [ 000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
sum_34_loc          (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111111000000000000000000]
max_val_4_loc       (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111100000000000000000000]
spectopmodule_ln331 (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_mask              (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111000000000000000000000]
exp_x               (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111111100000000000000000]
x                   (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_2                 (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_4                 (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_6                 (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_8                 (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_10                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_12                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_14                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_16                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_18                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_20                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_22                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_24                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_26                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_28                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_30                (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
y                   (alloca       ) [ 000000000000000000000000000000000000000000000000000000001110000000000011100000000000]
switch_ln344        (switch       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2           (partselect   ) [ 001110000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln354        (switch       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
trunc_ln1           (partselect   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
sext_ln399          (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr          (getelementptr) [ 000111111100000000000000000000000000000000000000000000000000000000000000000000000000]
empty_53            (writereq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln399          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54            (writeresp    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln403            (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_loc_load        (load         ) [ 000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
mean                (fmul         ) [ 000000000000000011111111111111111100000000000000000000000000000000000000000000000000]
call_ln189          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc_load      (load         ) [ 000000000000000000011000000000000000000000000000000000000000000000000000000000000000]
var                 (fmul         ) [ 000000000000000000000111100000000000000000000000000000000000000000000000000000000000]
x_assign_31         (fadd         ) [ 000000000000000000000000011111111000000000000000000000000000000000000000000000000000]
stddev              (fsqrt        ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
call_ln189          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln398            (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln403           (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_sq_loc_load     (load         ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
mean_sq             (fmul         ) [ 000000000000000000000000000000000000000011110000000000000000000000000000000000000000]
x_assign_s          (fadd         ) [ 000000000000000000000000000000000000000000001111111100000000000000000000000000000000]
rms                 (fsqrt        ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
call_ln13           (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_mask_addr         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
max_val             (load         ) [ 000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
call_ln315          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_val_4_loc_load  (load         ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_34_loc_load     (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln365          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln370            (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln345          (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
sext_ln348          (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
empty               (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52            (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln345          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln348          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_18"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_12"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_399_4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_186_1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_191_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_197_3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_171_1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_176_2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_160_1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_152_1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_314_1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_316_2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_319_3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_323_4"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_206_1"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_358_3"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_345_1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_348_2"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="var_1_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var_1_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sum_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sum_sq_loc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_sq_loc/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sum_34_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_34_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="max_val_4_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_4_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_mask_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_mask/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exp_x_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_2_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_4_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_6_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_8_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_10_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_10/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="x_12_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="x_14_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_14/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="x_16_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_16/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_18_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_18/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_20_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_20/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="x_22_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_22/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_24_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_24/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x_26_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_26/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="x_28_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_28/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="x_30_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_30/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="y_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="config_r_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="stage_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="out_r_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="in1_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="in0_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_writeresp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="17" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_53/2 empty_54/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_readreq_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="0" index="2" bw="17" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/75 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_readreq_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="17" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_52/75 "/>
</bind>
</comp>

<comp id="334" class="1004" name="x_mask_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_mask_addr/59 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/59 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="0" index="3" bw="32" slack="0"/>
<pin id="352" dir="0" index="4" bw="32" slack="0"/>
<pin id="353" dir="0" index="5" bw="32" slack="0"/>
<pin id="354" dir="0" index="6" bw="32" slack="0"/>
<pin id="355" dir="0" index="7" bw="32" slack="0"/>
<pin id="356" dir="0" index="8" bw="32" slack="0"/>
<pin id="357" dir="0" index="9" bw="32" slack="0"/>
<pin id="358" dir="0" index="10" bw="32" slack="0"/>
<pin id="359" dir="0" index="11" bw="32" slack="0"/>
<pin id="360" dir="0" index="12" bw="32" slack="0"/>
<pin id="361" dir="0" index="13" bw="32" slack="0"/>
<pin id="362" dir="0" index="14" bw="32" slack="0"/>
<pin id="363" dir="0" index="15" bw="32" slack="0"/>
<pin id="364" dir="0" index="16" bw="32" slack="0"/>
<pin id="365" dir="0" index="17" bw="16" slack="0"/>
<pin id="366" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="0" index="3" bw="32" slack="0"/>
<pin id="390" dir="0" index="4" bw="32" slack="0"/>
<pin id="391" dir="0" index="5" bw="32" slack="0"/>
<pin id="392" dir="0" index="6" bw="32" slack="0"/>
<pin id="393" dir="0" index="7" bw="32" slack="0"/>
<pin id="394" dir="0" index="8" bw="32" slack="0"/>
<pin id="395" dir="0" index="9" bw="32" slack="0"/>
<pin id="396" dir="0" index="10" bw="32" slack="0"/>
<pin id="397" dir="0" index="11" bw="32" slack="0"/>
<pin id="398" dir="0" index="12" bw="32" slack="0"/>
<pin id="399" dir="0" index="13" bw="32" slack="0"/>
<pin id="400" dir="0" index="14" bw="32" slack="0"/>
<pin id="401" dir="0" index="15" bw="32" slack="0"/>
<pin id="402" dir="0" index="16" bw="32" slack="0"/>
<pin id="403" dir="0" index="17" bw="16" slack="0"/>
<pin id="404" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="32" slack="0"/>
<pin id="427" dir="0" index="3" bw="32" slack="0"/>
<pin id="428" dir="0" index="4" bw="32" slack="0"/>
<pin id="429" dir="0" index="5" bw="32" slack="0"/>
<pin id="430" dir="0" index="6" bw="32" slack="0"/>
<pin id="431" dir="0" index="7" bw="32" slack="0"/>
<pin id="432" dir="0" index="8" bw="32" slack="0"/>
<pin id="433" dir="0" index="9" bw="32" slack="0"/>
<pin id="434" dir="0" index="10" bw="32" slack="0"/>
<pin id="435" dir="0" index="11" bw="32" slack="0"/>
<pin id="436" dir="0" index="12" bw="32" slack="0"/>
<pin id="437" dir="0" index="13" bw="32" slack="0"/>
<pin id="438" dir="0" index="14" bw="32" slack="0"/>
<pin id="439" dir="0" index="15" bw="32" slack="0"/>
<pin id="440" dir="0" index="16" bw="32" slack="0"/>
<pin id="441" dir="0" index="17" bw="16" slack="0"/>
<pin id="442" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="0" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="0" index="3" bw="32" slack="0"/>
<pin id="466" dir="0" index="4" bw="32" slack="0"/>
<pin id="467" dir="0" index="5" bw="32" slack="0"/>
<pin id="468" dir="0" index="6" bw="32" slack="0"/>
<pin id="469" dir="0" index="7" bw="32" slack="0"/>
<pin id="470" dir="0" index="8" bw="32" slack="0"/>
<pin id="471" dir="0" index="9" bw="32" slack="0"/>
<pin id="472" dir="0" index="10" bw="32" slack="0"/>
<pin id="473" dir="0" index="11" bw="32" slack="0"/>
<pin id="474" dir="0" index="12" bw="32" slack="0"/>
<pin id="475" dir="0" index="13" bw="32" slack="0"/>
<pin id="476" dir="0" index="14" bw="32" slack="0"/>
<pin id="477" dir="0" index="15" bw="32" slack="0"/>
<pin id="478" dir="0" index="16" bw="32" slack="0"/>
<pin id="479" dir="0" index="17" bw="16" slack="0"/>
<pin id="480" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="0" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="0" index="3" bw="32" slack="0"/>
<pin id="504" dir="0" index="4" bw="32" slack="0"/>
<pin id="505" dir="0" index="5" bw="32" slack="0"/>
<pin id="506" dir="0" index="6" bw="32" slack="0"/>
<pin id="507" dir="0" index="7" bw="32" slack="0"/>
<pin id="508" dir="0" index="8" bw="32" slack="0"/>
<pin id="509" dir="0" index="9" bw="32" slack="0"/>
<pin id="510" dir="0" index="10" bw="32" slack="0"/>
<pin id="511" dir="0" index="11" bw="32" slack="0"/>
<pin id="512" dir="0" index="12" bw="32" slack="0"/>
<pin id="513" dir="0" index="13" bw="32" slack="0"/>
<pin id="514" dir="0" index="14" bw="32" slack="0"/>
<pin id="515" dir="0" index="15" bw="32" slack="0"/>
<pin id="516" dir="0" index="16" bw="32" slack="0"/>
<pin id="517" dir="0" index="17" bw="16" slack="0"/>
<pin id="518" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="0" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="16" slack="0"/>
<pin id="541" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="0" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="0" index="3" bw="32" slack="0"/>
<pin id="550" dir="0" index="4" bw="32" slack="0"/>
<pin id="551" dir="0" index="5" bw="32" slack="0"/>
<pin id="552" dir="0" index="6" bw="32" slack="0"/>
<pin id="553" dir="0" index="7" bw="32" slack="0"/>
<pin id="554" dir="0" index="8" bw="32" slack="0"/>
<pin id="555" dir="0" index="9" bw="32" slack="0"/>
<pin id="556" dir="0" index="10" bw="32" slack="0"/>
<pin id="557" dir="0" index="11" bw="32" slack="0"/>
<pin id="558" dir="0" index="12" bw="32" slack="0"/>
<pin id="559" dir="0" index="13" bw="32" slack="0"/>
<pin id="560" dir="0" index="14" bw="32" slack="0"/>
<pin id="561" dir="0" index="15" bw="32" slack="0"/>
<pin id="562" dir="0" index="16" bw="32" slack="0"/>
<pin id="563" dir="0" index="17" bw="16" slack="0"/>
<pin id="564" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="0" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="0"/>
<pin id="587" dir="0" index="3" bw="32" slack="0"/>
<pin id="588" dir="0" index="4" bw="32" slack="0"/>
<pin id="589" dir="0" index="5" bw="32" slack="0"/>
<pin id="590" dir="0" index="6" bw="32" slack="0"/>
<pin id="591" dir="0" index="7" bw="32" slack="0"/>
<pin id="592" dir="0" index="8" bw="32" slack="0"/>
<pin id="593" dir="0" index="9" bw="32" slack="0"/>
<pin id="594" dir="0" index="10" bw="32" slack="0"/>
<pin id="595" dir="0" index="11" bw="32" slack="0"/>
<pin id="596" dir="0" index="12" bw="32" slack="0"/>
<pin id="597" dir="0" index="13" bw="32" slack="0"/>
<pin id="598" dir="0" index="14" bw="32" slack="0"/>
<pin id="599" dir="0" index="15" bw="32" slack="0"/>
<pin id="600" dir="0" index="16" bw="32" slack="0"/>
<pin id="601" dir="0" index="17" bw="16" slack="0"/>
<pin id="602" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="0" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="16" slack="0"/>
<pin id="625" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_399_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="0" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="0" index="2" bw="63" slack="2"/>
<pin id="633" dir="0" index="3" bw="16" slack="0"/>
<pin id="634" dir="0" index="4" bw="16" slack="0"/>
<pin id="635" dir="0" index="5" bw="16" slack="0"/>
<pin id="636" dir="0" index="6" bw="16" slack="0"/>
<pin id="637" dir="0" index="7" bw="16" slack="0"/>
<pin id="638" dir="0" index="8" bw="16" slack="0"/>
<pin id="639" dir="0" index="9" bw="16" slack="0"/>
<pin id="640" dir="0" index="10" bw="16" slack="0"/>
<pin id="641" dir="0" index="11" bw="16" slack="0"/>
<pin id="642" dir="0" index="12" bw="16" slack="0"/>
<pin id="643" dir="0" index="13" bw="16" slack="0"/>
<pin id="644" dir="0" index="14" bw="16" slack="0"/>
<pin id="645" dir="0" index="15" bw="16" slack="0"/>
<pin id="646" dir="0" index="16" bw="16" slack="0"/>
<pin id="647" dir="0" index="17" bw="16" slack="0"/>
<pin id="648" dir="0" index="18" bw="16" slack="0"/>
<pin id="649" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln399/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="0" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="672" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="674" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="675" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="676" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="679" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="680" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="681" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="685" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="17" bw="32" slack="2"/>
<pin id="687" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="0" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="692" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="693" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="694" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="696" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="697" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="699" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="700" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="701" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="704" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="705" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="17" bw="32" slack="1"/>
<pin id="708" dir="0" index="18" bw="32" slack="7"/>
<pin id="709" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/16 "/>
</bind>
</comp>

<comp id="711" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="0" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="714" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="715" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="719" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="720" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="721" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="723" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="724" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="725" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="726" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="17" bw="32" slack="17"/>
<pin id="730" dir="0" index="18" bw="32" slack="0"/>
<pin id="731" dir="0" index="19" bw="16" slack="0"/>
<pin id="732" dir="0" index="20" bw="16" slack="0"/>
<pin id="733" dir="0" index="21" bw="16" slack="0"/>
<pin id="734" dir="0" index="22" bw="16" slack="0"/>
<pin id="735" dir="0" index="23" bw="16" slack="0"/>
<pin id="736" dir="0" index="24" bw="16" slack="0"/>
<pin id="737" dir="0" index="25" bw="16" slack="0"/>
<pin id="738" dir="0" index="26" bw="16" slack="0"/>
<pin id="739" dir="0" index="27" bw="16" slack="0"/>
<pin id="740" dir="0" index="28" bw="16" slack="0"/>
<pin id="741" dir="0" index="29" bw="16" slack="0"/>
<pin id="742" dir="0" index="30" bw="16" slack="0"/>
<pin id="743" dir="0" index="31" bw="16" slack="0"/>
<pin id="744" dir="0" index="32" bw="16" slack="0"/>
<pin id="745" dir="0" index="33" bw="16" slack="0"/>
<pin id="746" dir="0" index="34" bw="16" slack="0"/>
<pin id="747" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/32 "/>
</bind>
</comp>

<comp id="765" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="0" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="775" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="776" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="779" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="17" bw="32" slack="2"/>
<pin id="784" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="786" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="0" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="795" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="796" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="797" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="798" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="799" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="800" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="801" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="802" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="803" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="17" bw="32" slack="0"/>
<pin id="805" dir="0" index="18" bw="16" slack="0"/>
<pin id="806" dir="0" index="19" bw="16" slack="0"/>
<pin id="807" dir="0" index="20" bw="16" slack="0"/>
<pin id="808" dir="0" index="21" bw="16" slack="0"/>
<pin id="809" dir="0" index="22" bw="16" slack="0"/>
<pin id="810" dir="0" index="23" bw="16" slack="0"/>
<pin id="811" dir="0" index="24" bw="16" slack="0"/>
<pin id="812" dir="0" index="25" bw="16" slack="0"/>
<pin id="813" dir="0" index="26" bw="16" slack="0"/>
<pin id="814" dir="0" index="27" bw="16" slack="0"/>
<pin id="815" dir="0" index="28" bw="16" slack="0"/>
<pin id="816" dir="0" index="29" bw="16" slack="0"/>
<pin id="817" dir="0" index="30" bw="16" slack="0"/>
<pin id="818" dir="0" index="31" bw="16" slack="0"/>
<pin id="819" dir="0" index="32" bw="16" slack="0"/>
<pin id="820" dir="0" index="33" bw="16" slack="0"/>
<pin id="821" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/51 "/>
</bind>
</comp>

<comp id="839" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="0" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="842" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="843" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="844" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="845" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="846" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="847" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="848" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="849" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="850" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="851" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="852" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="853" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="854" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="855" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="856" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="857" dir="0" index="17" bw="16" slack="0"/>
<pin id="858" dir="0" index="18" bw="16" slack="0"/>
<pin id="859" dir="0" index="19" bw="16" slack="0"/>
<pin id="860" dir="0" index="20" bw="16" slack="0"/>
<pin id="861" dir="0" index="21" bw="16" slack="0"/>
<pin id="862" dir="0" index="22" bw="16" slack="0"/>
<pin id="863" dir="0" index="23" bw="16" slack="0"/>
<pin id="864" dir="0" index="24" bw="16" slack="0"/>
<pin id="865" dir="0" index="25" bw="16" slack="0"/>
<pin id="866" dir="0" index="26" bw="16" slack="0"/>
<pin id="867" dir="0" index="27" bw="16" slack="0"/>
<pin id="868" dir="0" index="28" bw="16" slack="0"/>
<pin id="869" dir="0" index="29" bw="16" slack="0"/>
<pin id="870" dir="0" index="30" bw="16" slack="0"/>
<pin id="871" dir="0" index="31" bw="16" slack="0"/>
<pin id="872" dir="0" index="32" bw="16" slack="0"/>
<pin id="873" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="891" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="0" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="894" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="895" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="896" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="897" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="898" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="899" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="900" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="901" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="902" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="903" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="904" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="905" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="906" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="907" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="908" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="909" dir="0" index="17" bw="16" slack="0"/>
<pin id="910" dir="0" index="18" bw="16" slack="0"/>
<pin id="911" dir="0" index="19" bw="16" slack="0"/>
<pin id="912" dir="0" index="20" bw="16" slack="0"/>
<pin id="913" dir="0" index="21" bw="16" slack="0"/>
<pin id="914" dir="0" index="22" bw="16" slack="0"/>
<pin id="915" dir="0" index="23" bw="16" slack="0"/>
<pin id="916" dir="0" index="24" bw="16" slack="0"/>
<pin id="917" dir="0" index="25" bw="16" slack="0"/>
<pin id="918" dir="0" index="26" bw="16" slack="0"/>
<pin id="919" dir="0" index="27" bw="16" slack="0"/>
<pin id="920" dir="0" index="28" bw="16" slack="0"/>
<pin id="921" dir="0" index="29" bw="16" slack="0"/>
<pin id="922" dir="0" index="30" bw="16" slack="0"/>
<pin id="923" dir="0" index="31" bw="16" slack="0"/>
<pin id="924" dir="0" index="32" bw="16" slack="0"/>
<pin id="925" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="943" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_314_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="0" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="946" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="947" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="948" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="949" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="950" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="951" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="952" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="953" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="954" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="955" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="956" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="957" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="958" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="959" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="960" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="961" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="962" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="963" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/57 "/>
</bind>
</comp>

<comp id="965" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_316_2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="0" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="1"/>
<pin id="968" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="969" dir="0" index="3" bw="32" slack="6"/>
<pin id="970" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln315/61 "/>
</bind>
</comp>

<comp id="972" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_319_3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="0" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="975" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="976" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="977" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="978" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="979" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="980" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="981" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="982" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="983" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="984" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="985" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="986" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="987" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="988" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="989" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="990" dir="0" index="17" bw="32" slack="0"/>
<pin id="991" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="992" dir="0" index="19" bw="32" slack="8"/>
<pin id="993" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/63 "/>
</bind>
</comp>

<comp id="995" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_323_4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="0" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="998" dir="0" index="2" bw="32" slack="0"/>
<pin id="999" dir="0" index="3" bw="16" slack="0"/>
<pin id="1000" dir="0" index="4" bw="16" slack="0"/>
<pin id="1001" dir="0" index="5" bw="16" slack="0"/>
<pin id="1002" dir="0" index="6" bw="16" slack="0"/>
<pin id="1003" dir="0" index="7" bw="16" slack="0"/>
<pin id="1004" dir="0" index="8" bw="16" slack="0"/>
<pin id="1005" dir="0" index="9" bw="16" slack="0"/>
<pin id="1006" dir="0" index="10" bw="16" slack="0"/>
<pin id="1007" dir="0" index="11" bw="16" slack="0"/>
<pin id="1008" dir="0" index="12" bw="16" slack="0"/>
<pin id="1009" dir="0" index="13" bw="16" slack="0"/>
<pin id="1010" dir="0" index="14" bw="16" slack="0"/>
<pin id="1011" dir="0" index="15" bw="16" slack="0"/>
<pin id="1012" dir="0" index="16" bw="16" slack="0"/>
<pin id="1013" dir="0" index="17" bw="16" slack="0"/>
<pin id="1014" dir="0" index="18" bw="16" slack="0"/>
<pin id="1015" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/65 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="grp_float_safe_softmax_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="0" slack="0"/>
<pin id="1035" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1036" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1037" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1038" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1039" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1040" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1041" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1042" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1043" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1044" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1045" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1046" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1047" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1048" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1049" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1050" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1051" dir="0" index="17" bw="16" slack="0"/>
<pin id="1052" dir="0" index="18" bw="16" slack="0"/>
<pin id="1053" dir="0" index="19" bw="16" slack="0"/>
<pin id="1054" dir="0" index="20" bw="16" slack="0"/>
<pin id="1055" dir="0" index="21" bw="16" slack="0"/>
<pin id="1056" dir="0" index="22" bw="16" slack="0"/>
<pin id="1057" dir="0" index="23" bw="16" slack="0"/>
<pin id="1058" dir="0" index="24" bw="16" slack="0"/>
<pin id="1059" dir="0" index="25" bw="16" slack="0"/>
<pin id="1060" dir="0" index="26" bw="16" slack="0"/>
<pin id="1061" dir="0" index="27" bw="16" slack="0"/>
<pin id="1062" dir="0" index="28" bw="16" slack="0"/>
<pin id="1063" dir="0" index="29" bw="16" slack="0"/>
<pin id="1064" dir="0" index="30" bw="16" slack="0"/>
<pin id="1065" dir="0" index="31" bw="16" slack="0"/>
<pin id="1066" dir="0" index="32" bw="16" slack="0"/>
<pin id="1067" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln365/68 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="0" slack="0"/>
<pin id="1087" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1088" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1089" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1090" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1091" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1092" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1093" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1094" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1095" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1096" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1097" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1098" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1099" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1100" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1101" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1102" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1103" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1104" dir="0" index="18" bw="16" slack="0"/>
<pin id="1105" dir="0" index="19" bw="16" slack="0"/>
<pin id="1106" dir="0" index="20" bw="16" slack="0"/>
<pin id="1107" dir="0" index="21" bw="16" slack="0"/>
<pin id="1108" dir="0" index="22" bw="16" slack="0"/>
<pin id="1109" dir="0" index="23" bw="16" slack="0"/>
<pin id="1110" dir="0" index="24" bw="16" slack="0"/>
<pin id="1111" dir="0" index="25" bw="16" slack="0"/>
<pin id="1112" dir="0" index="26" bw="16" slack="0"/>
<pin id="1113" dir="0" index="27" bw="16" slack="0"/>
<pin id="1114" dir="0" index="28" bw="16" slack="0"/>
<pin id="1115" dir="0" index="29" bw="16" slack="0"/>
<pin id="1116" dir="0" index="30" bw="16" slack="0"/>
<pin id="1117" dir="0" index="31" bw="16" slack="0"/>
<pin id="1118" dir="0" index="32" bw="16" slack="0"/>
<pin id="1119" dir="0" index="33" bw="16" slack="0"/>
<pin id="1120" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/71 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_358_3_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="0" slack="0"/>
<pin id="1140" dir="0" index="1" bw="16" slack="0"/>
<pin id="1141" dir="0" index="2" bw="16" slack="0"/>
<pin id="1142" dir="0" index="3" bw="16" slack="0"/>
<pin id="1143" dir="0" index="4" bw="16" slack="0"/>
<pin id="1144" dir="0" index="5" bw="16" slack="0"/>
<pin id="1145" dir="0" index="6" bw="16" slack="0"/>
<pin id="1146" dir="0" index="7" bw="16" slack="0"/>
<pin id="1147" dir="0" index="8" bw="16" slack="0"/>
<pin id="1148" dir="0" index="9" bw="16" slack="0"/>
<pin id="1149" dir="0" index="10" bw="16" slack="0"/>
<pin id="1150" dir="0" index="11" bw="16" slack="0"/>
<pin id="1151" dir="0" index="12" bw="16" slack="0"/>
<pin id="1152" dir="0" index="13" bw="16" slack="0"/>
<pin id="1153" dir="0" index="14" bw="16" slack="0"/>
<pin id="1154" dir="0" index="15" bw="16" slack="0"/>
<pin id="1155" dir="0" index="16" bw="16" slack="0"/>
<pin id="1156" dir="0" index="17" bw="16" slack="0"/>
<pin id="1157" dir="0" index="18" bw="16" slack="0"/>
<pin id="1158" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/73 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_345_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="0" slack="0"/>
<pin id="1180" dir="0" index="1" bw="16" slack="0"/>
<pin id="1181" dir="0" index="2" bw="63" slack="8"/>
<pin id="1182" dir="0" index="3" bw="16" slack="0"/>
<pin id="1183" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln345/82 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_348_2_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="0" slack="0"/>
<pin id="1189" dir="0" index="1" bw="16" slack="0"/>
<pin id="1190" dir="0" index="2" bw="63" slack="8"/>
<pin id="1191" dir="0" index="3" bw="16" slack="0"/>
<pin id="1192" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln348/82 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="grp_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="1"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign_31/21 x_assign_s/40 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="grp_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mean/13 var/18 mean_sq/37 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="grp_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="0"/>
<pin id="1208" dir="0" index="1" bw="32" slack="1"/>
<pin id="1209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="stddev/25 rms/44 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean mean_sq "/>
</bind>
</comp>

<comp id="1220" class="1005" name="reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_31 x_assign_s "/>
</bind>
</comp>

<comp id="1225" class="1005" name="reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stddev rms "/>
</bind>
</comp>

<comp id="1231" class="1004" name="trunc_ln2_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="63" slack="0"/>
<pin id="1233" dir="0" index="1" bw="64" slack="0"/>
<pin id="1234" dir="0" index="2" bw="1" slack="0"/>
<pin id="1235" dir="0" index="3" bw="7" slack="0"/>
<pin id="1236" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="trunc_ln_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="63" slack="0"/>
<pin id="1243" dir="0" index="1" bw="64" slack="0"/>
<pin id="1244" dir="0" index="2" bw="1" slack="0"/>
<pin id="1245" dir="0" index="3" bw="7" slack="0"/>
<pin id="1246" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="trunc_ln1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="63" slack="0"/>
<pin id="1253" dir="0" index="1" bw="64" slack="0"/>
<pin id="1254" dir="0" index="2" bw="1" slack="0"/>
<pin id="1255" dir="0" index="3" bw="7" slack="0"/>
<pin id="1256" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="sext_ln399_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="63" slack="1"/>
<pin id="1263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln399/2 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="gmem2_addr_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="0"/>
<pin id="1266" dir="0" index="1" bw="63" slack="0"/>
<pin id="1267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="sum_loc_load_load_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="4"/>
<pin id="1273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/13 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="var_1_loc_load_load_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="9"/>
<pin id="1277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_1_loc_load/18 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="sum_sq_loc_load_load_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="4"/>
<pin id="1281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_loc_load/37 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="max_val_4_loc_load_load_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="8"/>
<pin id="1285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_4_loc_load/63 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="sum_34_loc_load_load_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="10"/>
<pin id="1289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_34_loc_load/65 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="sext_ln345_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="63" slack="1"/>
<pin id="1293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln345/75 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="gmem0_addr_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="0"/>
<pin id="1296" dir="0" index="1" bw="63" slack="0"/>
<pin id="1297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/75 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="sext_ln348_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="63" slack="1"/>
<pin id="1303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln348/75 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="gmem1_addr_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="0"/>
<pin id="1306" dir="0" index="1" bw="63" slack="0"/>
<pin id="1307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/75 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="config_r_read_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="config_r_read "/>
</bind>
</comp>

<comp id="1315" class="1005" name="stage_read_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="24"/>
<pin id="1317" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="1319" class="1005" name="var_1_loc_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="7"/>
<pin id="1321" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="var_1_loc "/>
</bind>
</comp>

<comp id="1325" class="1005" name="sum_loc_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="2"/>
<pin id="1327" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="1331" class="1005" name="sum_sq_loc_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="2"/>
<pin id="1333" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_sq_loc "/>
</bind>
</comp>

<comp id="1337" class="1005" name="sum_34_loc_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="8"/>
<pin id="1339" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="sum_34_loc "/>
</bind>
</comp>

<comp id="1343" class="1005" name="max_val_4_loc_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="6"/>
<pin id="1345" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="max_val_4_loc "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln2_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="63" slack="1"/>
<pin id="1351" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="trunc_ln_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="63" slack="1"/>
<pin id="1357" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="63" slack="1"/>
<pin id="1363" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="gmem2_addr_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="16" slack="3"/>
<pin id="1369" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="1378" class="1005" name="var_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var "/>
</bind>
</comp>

<comp id="1386" class="1005" name="x_mask_addr_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="15" slack="1"/>
<pin id="1388" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_addr "/>
</bind>
</comp>

<comp id="1391" class="1005" name="max_val_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="1402" class="1005" name="gmem0_addr_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="16" slack="1"/>
<pin id="1404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1407" class="1005" name="gmem1_addr_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="1"/>
<pin id="1409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="138" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="142" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="325"><net_src comp="180" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="180" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="166" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="166" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="367"><net_src comp="120" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="368"><net_src comp="214" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="369"><net_src comp="218" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="370"><net_src comp="222" pin="1"/><net_sink comp="347" pin=3"/></net>

<net id="371"><net_src comp="226" pin="1"/><net_sink comp="347" pin=4"/></net>

<net id="372"><net_src comp="230" pin="1"/><net_sink comp="347" pin=5"/></net>

<net id="373"><net_src comp="234" pin="1"/><net_sink comp="347" pin=6"/></net>

<net id="374"><net_src comp="238" pin="1"/><net_sink comp="347" pin=7"/></net>

<net id="375"><net_src comp="242" pin="1"/><net_sink comp="347" pin=8"/></net>

<net id="376"><net_src comp="246" pin="1"/><net_sink comp="347" pin=9"/></net>

<net id="377"><net_src comp="250" pin="1"/><net_sink comp="347" pin=10"/></net>

<net id="378"><net_src comp="254" pin="1"/><net_sink comp="347" pin=11"/></net>

<net id="379"><net_src comp="258" pin="1"/><net_sink comp="347" pin=12"/></net>

<net id="380"><net_src comp="262" pin="1"/><net_sink comp="347" pin=13"/></net>

<net id="381"><net_src comp="266" pin="1"/><net_sink comp="347" pin=14"/></net>

<net id="382"><net_src comp="270" pin="1"/><net_sink comp="347" pin=15"/></net>

<net id="383"><net_src comp="274" pin="1"/><net_sink comp="347" pin=16"/></net>

<net id="384"><net_src comp="16" pin="0"/><net_sink comp="347" pin=17"/></net>

<net id="405"><net_src comp="122" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="406"><net_src comp="214" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="407"><net_src comp="218" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="408"><net_src comp="222" pin="1"/><net_sink comp="385" pin=3"/></net>

<net id="409"><net_src comp="226" pin="1"/><net_sink comp="385" pin=4"/></net>

<net id="410"><net_src comp="230" pin="1"/><net_sink comp="385" pin=5"/></net>

<net id="411"><net_src comp="234" pin="1"/><net_sink comp="385" pin=6"/></net>

<net id="412"><net_src comp="238" pin="1"/><net_sink comp="385" pin=7"/></net>

<net id="413"><net_src comp="242" pin="1"/><net_sink comp="385" pin=8"/></net>

<net id="414"><net_src comp="246" pin="1"/><net_sink comp="385" pin=9"/></net>

<net id="415"><net_src comp="250" pin="1"/><net_sink comp="385" pin=10"/></net>

<net id="416"><net_src comp="254" pin="1"/><net_sink comp="385" pin=11"/></net>

<net id="417"><net_src comp="258" pin="1"/><net_sink comp="385" pin=12"/></net>

<net id="418"><net_src comp="262" pin="1"/><net_sink comp="385" pin=13"/></net>

<net id="419"><net_src comp="266" pin="1"/><net_sink comp="385" pin=14"/></net>

<net id="420"><net_src comp="270" pin="1"/><net_sink comp="385" pin=15"/></net>

<net id="421"><net_src comp="274" pin="1"/><net_sink comp="385" pin=16"/></net>

<net id="422"><net_src comp="16" pin="0"/><net_sink comp="385" pin=17"/></net>

<net id="443"><net_src comp="124" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="444"><net_src comp="214" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="445"><net_src comp="218" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="446"><net_src comp="222" pin="1"/><net_sink comp="423" pin=3"/></net>

<net id="447"><net_src comp="226" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="448"><net_src comp="230" pin="1"/><net_sink comp="423" pin=5"/></net>

<net id="449"><net_src comp="234" pin="1"/><net_sink comp="423" pin=6"/></net>

<net id="450"><net_src comp="238" pin="1"/><net_sink comp="423" pin=7"/></net>

<net id="451"><net_src comp="242" pin="1"/><net_sink comp="423" pin=8"/></net>

<net id="452"><net_src comp="246" pin="1"/><net_sink comp="423" pin=9"/></net>

<net id="453"><net_src comp="250" pin="1"/><net_sink comp="423" pin=10"/></net>

<net id="454"><net_src comp="254" pin="1"/><net_sink comp="423" pin=11"/></net>

<net id="455"><net_src comp="258" pin="1"/><net_sink comp="423" pin=12"/></net>

<net id="456"><net_src comp="262" pin="1"/><net_sink comp="423" pin=13"/></net>

<net id="457"><net_src comp="266" pin="1"/><net_sink comp="423" pin=14"/></net>

<net id="458"><net_src comp="270" pin="1"/><net_sink comp="423" pin=15"/></net>

<net id="459"><net_src comp="274" pin="1"/><net_sink comp="423" pin=16"/></net>

<net id="460"><net_src comp="16" pin="0"/><net_sink comp="423" pin=17"/></net>

<net id="481"><net_src comp="126" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="482"><net_src comp="214" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="483"><net_src comp="218" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="484"><net_src comp="222" pin="1"/><net_sink comp="461" pin=3"/></net>

<net id="485"><net_src comp="226" pin="1"/><net_sink comp="461" pin=4"/></net>

<net id="486"><net_src comp="230" pin="1"/><net_sink comp="461" pin=5"/></net>

<net id="487"><net_src comp="234" pin="1"/><net_sink comp="461" pin=6"/></net>

<net id="488"><net_src comp="238" pin="1"/><net_sink comp="461" pin=7"/></net>

<net id="489"><net_src comp="242" pin="1"/><net_sink comp="461" pin=8"/></net>

<net id="490"><net_src comp="246" pin="1"/><net_sink comp="461" pin=9"/></net>

<net id="491"><net_src comp="250" pin="1"/><net_sink comp="461" pin=10"/></net>

<net id="492"><net_src comp="254" pin="1"/><net_sink comp="461" pin=11"/></net>

<net id="493"><net_src comp="258" pin="1"/><net_sink comp="461" pin=12"/></net>

<net id="494"><net_src comp="262" pin="1"/><net_sink comp="461" pin=13"/></net>

<net id="495"><net_src comp="266" pin="1"/><net_sink comp="461" pin=14"/></net>

<net id="496"><net_src comp="270" pin="1"/><net_sink comp="461" pin=15"/></net>

<net id="497"><net_src comp="274" pin="1"/><net_sink comp="461" pin=16"/></net>

<net id="498"><net_src comp="16" pin="0"/><net_sink comp="461" pin=17"/></net>

<net id="519"><net_src comp="128" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="520"><net_src comp="214" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="521"><net_src comp="218" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="522"><net_src comp="222" pin="1"/><net_sink comp="499" pin=3"/></net>

<net id="523"><net_src comp="226" pin="1"/><net_sink comp="499" pin=4"/></net>

<net id="524"><net_src comp="230" pin="1"/><net_sink comp="499" pin=5"/></net>

<net id="525"><net_src comp="234" pin="1"/><net_sink comp="499" pin=6"/></net>

<net id="526"><net_src comp="238" pin="1"/><net_sink comp="499" pin=7"/></net>

<net id="527"><net_src comp="242" pin="1"/><net_sink comp="499" pin=8"/></net>

<net id="528"><net_src comp="246" pin="1"/><net_sink comp="499" pin=9"/></net>

<net id="529"><net_src comp="250" pin="1"/><net_sink comp="499" pin=10"/></net>

<net id="530"><net_src comp="254" pin="1"/><net_sink comp="499" pin=11"/></net>

<net id="531"><net_src comp="258" pin="1"/><net_sink comp="499" pin=12"/></net>

<net id="532"><net_src comp="262" pin="1"/><net_sink comp="499" pin=13"/></net>

<net id="533"><net_src comp="266" pin="1"/><net_sink comp="499" pin=14"/></net>

<net id="534"><net_src comp="270" pin="1"/><net_sink comp="499" pin=15"/></net>

<net id="535"><net_src comp="274" pin="1"/><net_sink comp="499" pin=16"/></net>

<net id="536"><net_src comp="16" pin="0"/><net_sink comp="499" pin=17"/></net>

<net id="542"><net_src comp="130" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="278" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="18" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="565"><net_src comp="132" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="566"><net_src comp="214" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="567"><net_src comp="218" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="568"><net_src comp="222" pin="1"/><net_sink comp="545" pin=3"/></net>

<net id="569"><net_src comp="226" pin="1"/><net_sink comp="545" pin=4"/></net>

<net id="570"><net_src comp="230" pin="1"/><net_sink comp="545" pin=5"/></net>

<net id="571"><net_src comp="234" pin="1"/><net_sink comp="545" pin=6"/></net>

<net id="572"><net_src comp="238" pin="1"/><net_sink comp="545" pin=7"/></net>

<net id="573"><net_src comp="242" pin="1"/><net_sink comp="545" pin=8"/></net>

<net id="574"><net_src comp="246" pin="1"/><net_sink comp="545" pin=9"/></net>

<net id="575"><net_src comp="250" pin="1"/><net_sink comp="545" pin=10"/></net>

<net id="576"><net_src comp="254" pin="1"/><net_sink comp="545" pin=11"/></net>

<net id="577"><net_src comp="258" pin="1"/><net_sink comp="545" pin=12"/></net>

<net id="578"><net_src comp="262" pin="1"/><net_sink comp="545" pin=13"/></net>

<net id="579"><net_src comp="266" pin="1"/><net_sink comp="545" pin=14"/></net>

<net id="580"><net_src comp="270" pin="1"/><net_sink comp="545" pin=15"/></net>

<net id="581"><net_src comp="274" pin="1"/><net_sink comp="545" pin=16"/></net>

<net id="582"><net_src comp="16" pin="0"/><net_sink comp="545" pin=17"/></net>

<net id="603"><net_src comp="134" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="604"><net_src comp="214" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="605"><net_src comp="218" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="606"><net_src comp="222" pin="1"/><net_sink comp="583" pin=3"/></net>

<net id="607"><net_src comp="226" pin="1"/><net_sink comp="583" pin=4"/></net>

<net id="608"><net_src comp="230" pin="1"/><net_sink comp="583" pin=5"/></net>

<net id="609"><net_src comp="234" pin="1"/><net_sink comp="583" pin=6"/></net>

<net id="610"><net_src comp="238" pin="1"/><net_sink comp="583" pin=7"/></net>

<net id="611"><net_src comp="242" pin="1"/><net_sink comp="583" pin=8"/></net>

<net id="612"><net_src comp="246" pin="1"/><net_sink comp="583" pin=9"/></net>

<net id="613"><net_src comp="250" pin="1"/><net_sink comp="583" pin=10"/></net>

<net id="614"><net_src comp="254" pin="1"/><net_sink comp="583" pin=11"/></net>

<net id="615"><net_src comp="258" pin="1"/><net_sink comp="583" pin=12"/></net>

<net id="616"><net_src comp="262" pin="1"/><net_sink comp="583" pin=13"/></net>

<net id="617"><net_src comp="266" pin="1"/><net_sink comp="583" pin=14"/></net>

<net id="618"><net_src comp="270" pin="1"/><net_sink comp="583" pin=15"/></net>

<net id="619"><net_src comp="274" pin="1"/><net_sink comp="583" pin=16"/></net>

<net id="620"><net_src comp="16" pin="0"/><net_sink comp="583" pin=17"/></net>

<net id="626"><net_src comp="136" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="278" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="18" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="650"><net_src comp="140" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="651"><net_src comp="4" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="652"><net_src comp="20" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="653"><net_src comp="22" pin="0"/><net_sink comp="629" pin=4"/></net>

<net id="654"><net_src comp="24" pin="0"/><net_sink comp="629" pin=5"/></net>

<net id="655"><net_src comp="26" pin="0"/><net_sink comp="629" pin=6"/></net>

<net id="656"><net_src comp="28" pin="0"/><net_sink comp="629" pin=7"/></net>

<net id="657"><net_src comp="30" pin="0"/><net_sink comp="629" pin=8"/></net>

<net id="658"><net_src comp="32" pin="0"/><net_sink comp="629" pin=9"/></net>

<net id="659"><net_src comp="34" pin="0"/><net_sink comp="629" pin=10"/></net>

<net id="660"><net_src comp="36" pin="0"/><net_sink comp="629" pin=11"/></net>

<net id="661"><net_src comp="38" pin="0"/><net_sink comp="629" pin=12"/></net>

<net id="662"><net_src comp="40" pin="0"/><net_sink comp="629" pin=13"/></net>

<net id="663"><net_src comp="42" pin="0"/><net_sink comp="629" pin=14"/></net>

<net id="664"><net_src comp="44" pin="0"/><net_sink comp="629" pin=15"/></net>

<net id="665"><net_src comp="46" pin="0"/><net_sink comp="629" pin=16"/></net>

<net id="666"><net_src comp="48" pin="0"/><net_sink comp="629" pin=17"/></net>

<net id="667"><net_src comp="50" pin="0"/><net_sink comp="629" pin=18"/></net>

<net id="688"><net_src comp="144" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="710"><net_src comp="148" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="748"><net_src comp="154" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="749"><net_src comp="20" pin="0"/><net_sink comp="711" pin=19"/></net>

<net id="750"><net_src comp="22" pin="0"/><net_sink comp="711" pin=20"/></net>

<net id="751"><net_src comp="24" pin="0"/><net_sink comp="711" pin=21"/></net>

<net id="752"><net_src comp="26" pin="0"/><net_sink comp="711" pin=22"/></net>

<net id="753"><net_src comp="28" pin="0"/><net_sink comp="711" pin=23"/></net>

<net id="754"><net_src comp="30" pin="0"/><net_sink comp="711" pin=24"/></net>

<net id="755"><net_src comp="32" pin="0"/><net_sink comp="711" pin=25"/></net>

<net id="756"><net_src comp="34" pin="0"/><net_sink comp="711" pin=26"/></net>

<net id="757"><net_src comp="36" pin="0"/><net_sink comp="711" pin=27"/></net>

<net id="758"><net_src comp="38" pin="0"/><net_sink comp="711" pin=28"/></net>

<net id="759"><net_src comp="40" pin="0"/><net_sink comp="711" pin=29"/></net>

<net id="760"><net_src comp="42" pin="0"/><net_sink comp="711" pin=30"/></net>

<net id="761"><net_src comp="44" pin="0"/><net_sink comp="711" pin=31"/></net>

<net id="762"><net_src comp="46" pin="0"/><net_sink comp="711" pin=32"/></net>

<net id="763"><net_src comp="48" pin="0"/><net_sink comp="711" pin=33"/></net>

<net id="764"><net_src comp="50" pin="0"/><net_sink comp="711" pin=34"/></net>

<net id="785"><net_src comp="156" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="822"><net_src comp="158" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="823"><net_src comp="20" pin="0"/><net_sink comp="786" pin=18"/></net>

<net id="824"><net_src comp="22" pin="0"/><net_sink comp="786" pin=19"/></net>

<net id="825"><net_src comp="24" pin="0"/><net_sink comp="786" pin=20"/></net>

<net id="826"><net_src comp="26" pin="0"/><net_sink comp="786" pin=21"/></net>

<net id="827"><net_src comp="28" pin="0"/><net_sink comp="786" pin=22"/></net>

<net id="828"><net_src comp="30" pin="0"/><net_sink comp="786" pin=23"/></net>

<net id="829"><net_src comp="32" pin="0"/><net_sink comp="786" pin=24"/></net>

<net id="830"><net_src comp="34" pin="0"/><net_sink comp="786" pin=25"/></net>

<net id="831"><net_src comp="36" pin="0"/><net_sink comp="786" pin=26"/></net>

<net id="832"><net_src comp="38" pin="0"/><net_sink comp="786" pin=27"/></net>

<net id="833"><net_src comp="40" pin="0"/><net_sink comp="786" pin=28"/></net>

<net id="834"><net_src comp="42" pin="0"/><net_sink comp="786" pin=29"/></net>

<net id="835"><net_src comp="44" pin="0"/><net_sink comp="786" pin=30"/></net>

<net id="836"><net_src comp="46" pin="0"/><net_sink comp="786" pin=31"/></net>

<net id="837"><net_src comp="48" pin="0"/><net_sink comp="786" pin=32"/></net>

<net id="838"><net_src comp="50" pin="0"/><net_sink comp="786" pin=33"/></net>

<net id="874"><net_src comp="160" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="875"><net_src comp="20" pin="0"/><net_sink comp="839" pin=17"/></net>

<net id="876"><net_src comp="22" pin="0"/><net_sink comp="839" pin=18"/></net>

<net id="877"><net_src comp="24" pin="0"/><net_sink comp="839" pin=19"/></net>

<net id="878"><net_src comp="26" pin="0"/><net_sink comp="839" pin=20"/></net>

<net id="879"><net_src comp="28" pin="0"/><net_sink comp="839" pin=21"/></net>

<net id="880"><net_src comp="30" pin="0"/><net_sink comp="839" pin=22"/></net>

<net id="881"><net_src comp="32" pin="0"/><net_sink comp="839" pin=23"/></net>

<net id="882"><net_src comp="34" pin="0"/><net_sink comp="839" pin=24"/></net>

<net id="883"><net_src comp="36" pin="0"/><net_sink comp="839" pin=25"/></net>

<net id="884"><net_src comp="38" pin="0"/><net_sink comp="839" pin=26"/></net>

<net id="885"><net_src comp="40" pin="0"/><net_sink comp="839" pin=27"/></net>

<net id="886"><net_src comp="42" pin="0"/><net_sink comp="839" pin=28"/></net>

<net id="887"><net_src comp="44" pin="0"/><net_sink comp="839" pin=29"/></net>

<net id="888"><net_src comp="46" pin="0"/><net_sink comp="839" pin=30"/></net>

<net id="889"><net_src comp="48" pin="0"/><net_sink comp="839" pin=31"/></net>

<net id="890"><net_src comp="50" pin="0"/><net_sink comp="839" pin=32"/></net>

<net id="926"><net_src comp="162" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="927"><net_src comp="20" pin="0"/><net_sink comp="891" pin=17"/></net>

<net id="928"><net_src comp="22" pin="0"/><net_sink comp="891" pin=18"/></net>

<net id="929"><net_src comp="24" pin="0"/><net_sink comp="891" pin=19"/></net>

<net id="930"><net_src comp="26" pin="0"/><net_sink comp="891" pin=20"/></net>

<net id="931"><net_src comp="28" pin="0"/><net_sink comp="891" pin=21"/></net>

<net id="932"><net_src comp="30" pin="0"/><net_sink comp="891" pin=22"/></net>

<net id="933"><net_src comp="32" pin="0"/><net_sink comp="891" pin=23"/></net>

<net id="934"><net_src comp="34" pin="0"/><net_sink comp="891" pin=24"/></net>

<net id="935"><net_src comp="36" pin="0"/><net_sink comp="891" pin=25"/></net>

<net id="936"><net_src comp="38" pin="0"/><net_sink comp="891" pin=26"/></net>

<net id="937"><net_src comp="40" pin="0"/><net_sink comp="891" pin=27"/></net>

<net id="938"><net_src comp="42" pin="0"/><net_sink comp="891" pin=28"/></net>

<net id="939"><net_src comp="44" pin="0"/><net_sink comp="891" pin=29"/></net>

<net id="940"><net_src comp="46" pin="0"/><net_sink comp="891" pin=30"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="891" pin=31"/></net>

<net id="942"><net_src comp="50" pin="0"/><net_sink comp="891" pin=32"/></net>

<net id="964"><net_src comp="164" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="971"><net_src comp="168" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="994"><net_src comp="170" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="1016"><net_src comp="172" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1017"><net_src comp="20" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1018"><net_src comp="22" pin="0"/><net_sink comp="995" pin=4"/></net>

<net id="1019"><net_src comp="24" pin="0"/><net_sink comp="995" pin=5"/></net>

<net id="1020"><net_src comp="26" pin="0"/><net_sink comp="995" pin=6"/></net>

<net id="1021"><net_src comp="28" pin="0"/><net_sink comp="995" pin=7"/></net>

<net id="1022"><net_src comp="30" pin="0"/><net_sink comp="995" pin=8"/></net>

<net id="1023"><net_src comp="32" pin="0"/><net_sink comp="995" pin=9"/></net>

<net id="1024"><net_src comp="34" pin="0"/><net_sink comp="995" pin=10"/></net>

<net id="1025"><net_src comp="36" pin="0"/><net_sink comp="995" pin=11"/></net>

<net id="1026"><net_src comp="38" pin="0"/><net_sink comp="995" pin=12"/></net>

<net id="1027"><net_src comp="40" pin="0"/><net_sink comp="995" pin=13"/></net>

<net id="1028"><net_src comp="42" pin="0"/><net_sink comp="995" pin=14"/></net>

<net id="1029"><net_src comp="44" pin="0"/><net_sink comp="995" pin=15"/></net>

<net id="1030"><net_src comp="46" pin="0"/><net_sink comp="995" pin=16"/></net>

<net id="1031"><net_src comp="48" pin="0"/><net_sink comp="995" pin=17"/></net>

<net id="1032"><net_src comp="50" pin="0"/><net_sink comp="995" pin=18"/></net>

<net id="1068"><net_src comp="174" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1069"><net_src comp="20" pin="0"/><net_sink comp="1033" pin=17"/></net>

<net id="1070"><net_src comp="22" pin="0"/><net_sink comp="1033" pin=18"/></net>

<net id="1071"><net_src comp="24" pin="0"/><net_sink comp="1033" pin=19"/></net>

<net id="1072"><net_src comp="26" pin="0"/><net_sink comp="1033" pin=20"/></net>

<net id="1073"><net_src comp="28" pin="0"/><net_sink comp="1033" pin=21"/></net>

<net id="1074"><net_src comp="30" pin="0"/><net_sink comp="1033" pin=22"/></net>

<net id="1075"><net_src comp="32" pin="0"/><net_sink comp="1033" pin=23"/></net>

<net id="1076"><net_src comp="34" pin="0"/><net_sink comp="1033" pin=24"/></net>

<net id="1077"><net_src comp="36" pin="0"/><net_sink comp="1033" pin=25"/></net>

<net id="1078"><net_src comp="38" pin="0"/><net_sink comp="1033" pin=26"/></net>

<net id="1079"><net_src comp="40" pin="0"/><net_sink comp="1033" pin=27"/></net>

<net id="1080"><net_src comp="42" pin="0"/><net_sink comp="1033" pin=28"/></net>

<net id="1081"><net_src comp="44" pin="0"/><net_sink comp="1033" pin=29"/></net>

<net id="1082"><net_src comp="46" pin="0"/><net_sink comp="1033" pin=30"/></net>

<net id="1083"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=31"/></net>

<net id="1084"><net_src comp="50" pin="0"/><net_sink comp="1033" pin=32"/></net>

<net id="1121"><net_src comp="176" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1122"><net_src comp="20" pin="0"/><net_sink comp="1085" pin=18"/></net>

<net id="1123"><net_src comp="22" pin="0"/><net_sink comp="1085" pin=19"/></net>

<net id="1124"><net_src comp="24" pin="0"/><net_sink comp="1085" pin=20"/></net>

<net id="1125"><net_src comp="26" pin="0"/><net_sink comp="1085" pin=21"/></net>

<net id="1126"><net_src comp="28" pin="0"/><net_sink comp="1085" pin=22"/></net>

<net id="1127"><net_src comp="30" pin="0"/><net_sink comp="1085" pin=23"/></net>

<net id="1128"><net_src comp="32" pin="0"/><net_sink comp="1085" pin=24"/></net>

<net id="1129"><net_src comp="34" pin="0"/><net_sink comp="1085" pin=25"/></net>

<net id="1130"><net_src comp="36" pin="0"/><net_sink comp="1085" pin=26"/></net>

<net id="1131"><net_src comp="38" pin="0"/><net_sink comp="1085" pin=27"/></net>

<net id="1132"><net_src comp="40" pin="0"/><net_sink comp="1085" pin=28"/></net>

<net id="1133"><net_src comp="42" pin="0"/><net_sink comp="1085" pin=29"/></net>

<net id="1134"><net_src comp="44" pin="0"/><net_sink comp="1085" pin=30"/></net>

<net id="1135"><net_src comp="46" pin="0"/><net_sink comp="1085" pin=31"/></net>

<net id="1136"><net_src comp="48" pin="0"/><net_sink comp="1085" pin=32"/></net>

<net id="1137"><net_src comp="50" pin="0"/><net_sink comp="1085" pin=33"/></net>

<net id="1159"><net_src comp="178" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1160"><net_src comp="20" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1161"><net_src comp="16" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1162"><net_src comp="18" pin="0"/><net_sink comp="1138" pin=3"/></net>

<net id="1163"><net_src comp="22" pin="0"/><net_sink comp="1138" pin=4"/></net>

<net id="1164"><net_src comp="24" pin="0"/><net_sink comp="1138" pin=5"/></net>

<net id="1165"><net_src comp="26" pin="0"/><net_sink comp="1138" pin=6"/></net>

<net id="1166"><net_src comp="28" pin="0"/><net_sink comp="1138" pin=7"/></net>

<net id="1167"><net_src comp="30" pin="0"/><net_sink comp="1138" pin=8"/></net>

<net id="1168"><net_src comp="32" pin="0"/><net_sink comp="1138" pin=9"/></net>

<net id="1169"><net_src comp="34" pin="0"/><net_sink comp="1138" pin=10"/></net>

<net id="1170"><net_src comp="36" pin="0"/><net_sink comp="1138" pin=11"/></net>

<net id="1171"><net_src comp="38" pin="0"/><net_sink comp="1138" pin=12"/></net>

<net id="1172"><net_src comp="40" pin="0"/><net_sink comp="1138" pin=13"/></net>

<net id="1173"><net_src comp="42" pin="0"/><net_sink comp="1138" pin=14"/></net>

<net id="1174"><net_src comp="44" pin="0"/><net_sink comp="1138" pin=15"/></net>

<net id="1175"><net_src comp="46" pin="0"/><net_sink comp="1138" pin=16"/></net>

<net id="1176"><net_src comp="48" pin="0"/><net_sink comp="1138" pin=17"/></net>

<net id="1177"><net_src comp="50" pin="0"/><net_sink comp="1138" pin=18"/></net>

<net id="1184"><net_src comp="182" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="0" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1186"><net_src comp="16" pin="0"/><net_sink comp="1178" pin=3"/></net>

<net id="1193"><net_src comp="184" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="2" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1195"><net_src comp="18" pin="0"/><net_sink comp="1187" pin=3"/></net>

<net id="1200"><net_src comp="150" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1205"><net_src comp="146" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="1206" pin="2"/><net_sink comp="711" pin=18"/></net>

<net id="1211"><net_src comp="152" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="1206" pin="2"/><net_sink comp="786" pin=17"/></net>

<net id="1216"><net_src comp="1201" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="689" pin=17"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="711" pin=17"/></net>

<net id="1219"><net_src comp="1213" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1223"><net_src comp="1196" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1228"><net_src comp="1206" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="711" pin=18"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="786" pin=17"/></net>

<net id="1237"><net_src comp="108" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="294" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1239"><net_src comp="104" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1240"><net_src comp="110" pin="0"/><net_sink comp="1231" pin=3"/></net>

<net id="1247"><net_src comp="108" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="306" pin="2"/><net_sink comp="1241" pin=1"/></net>

<net id="1249"><net_src comp="104" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1250"><net_src comp="110" pin="0"/><net_sink comp="1241" pin=3"/></net>

<net id="1257"><net_src comp="108" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="300" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1259"><net_src comp="104" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1260"><net_src comp="110" pin="0"/><net_sink comp="1251" pin=3"/></net>

<net id="1268"><net_src comp="4" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1261" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1270"><net_src comp="1264" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="1274"><net_src comp="1271" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1278"><net_src comp="1275" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1282"><net_src comp="1279" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1286"><net_src comp="1283" pin="1"/><net_sink comp="972" pin=17"/></net>

<net id="1290"><net_src comp="1287" pin="1"/><net_sink comp="995" pin=2"/></net>

<net id="1298"><net_src comp="0" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="1291" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1300"><net_src comp="1294" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="1308"><net_src comp="2" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="1301" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1310"><net_src comp="1304" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="1314"><net_src comp="282" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="288" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="186" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="689" pin=18"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1328"><net_src comp="190" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="668" pin=17"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1334"><net_src comp="194" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="765" pin=17"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1340"><net_src comp="198" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="972" pin=19"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1346"><net_src comp="202" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="965" pin=3"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1352"><net_src comp="1231" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1358"><net_src comp="1241" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1178" pin=2"/></net>

<net id="1364"><net_src comp="1251" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1187" pin=2"/></net>

<net id="1370"><net_src comp="1264" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1381"><net_src comp="1201" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1389"><net_src comp="334" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1394"><net_src comp="341" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1405"><net_src comp="1294" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1410"><net_src comp="1304" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="327" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {82 83 }
	Port: buf1 | {82 83 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {75 76 77 78 79 80 81 82 83 }
	Port: activation_accelerator : gmem1 | {75 76 77 78 79 80 81 82 83 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 34 53 56 67 70 73 74 }
	Port: activation_accelerator : buf1 | {1 56 70 73 74 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
		gmem2_addr : 1
		empty_53 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mean : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		var : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		call_ln189 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		mean_sq : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		call_ln13 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		max_val : 1
	State 60
	State 61
	State 62
	State 63
		call_ln0 : 1
	State 64
	State 65
		call_ln0 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		gmem0_addr : 1
		empty : 2
		gmem1_addr : 1
		empty_52 : 2
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_347 |    0    |    0    |  0.427  |    46   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_385 |    0    |    0    |  0.427  |    46   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_423 |    0    |    0    |  0.427  |    46   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_461 |    0    |    0    |  0.427  |    46   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_499 |    0    |    0    |  0.427  |    46   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_537 |    0    |    0    |  0.427  |    95   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_545 |    0    |    0    |  0.427  |    46   |    45   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_583 |    0    |    0    |  0.427  |    46   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_621 |    0    |    0    |  0.427  |    95   |    45   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_399_4_fu_629 |    0    |    0    |  6.832  |   229   |   245   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_668 |    0    |    2    |  7.259  |   532   |   468   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_689 |    0    |    5    |  7.735  |   756   |   617   |
|   call   |  grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_711 |    0    |    2    |  6.832  |   632   |   459   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_765 |    0    |    5    |  7.259  |   680   |   603   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_786 |    0    |    0    |  6.832  |   341   |   245   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_839 |    0    |    12   |  7.259  |   1116  |   1540  |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_891 |    0    |    9    |  7.259  |   924   |   1405  |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_314_1_fu_943 |    0    |    3    |  7.259  |   500   |   389   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_316_2_fu_965 |    0    |    0    |  1.281  |   128   |   157   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_319_3_fu_972 |    0    |    9    |  7.735  |   952   |   1387  |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_323_4_fu_995 |    0    |    0    |  0.427  |   127   |    45   |
|          |                grp_float_safe_softmax_fu_1033                |    64   |   121   | 63.6699 |  17661  |  17128  |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_1085 |    0    |    2    |  7.259  |   583   |   468   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_358_3_fu_1138 |    0    |    0    |  0.854  |   227   |   833   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_345_1_fu_1178 |    0    |    0    |    0    |    65   |    36   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_348_2_fu_1187 |    0    |    0    |    0    |    65   |    36   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   fadd   |                          grp_fu_1196                         |    0    |    2    |    0    |   227   |   214   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   fmul   |                          grp_fu_1201                         |    0    |    3    |    0    |   128   |   135   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   config_r_read_read_fu_282                  |    0    |    0    |    0    |    0    |    0    |
|          |                    stage_read_read_fu_288                    |    0    |    0    |    0    |    0    |    0    |
|   read   |                    out_r_read_read_fu_294                    |    0    |    0    |    0    |    0    |    0    |
|          |                     in1_read_read_fu_300                     |    0    |    0    |    0    |    0    |    0    |
|          |                     in0_read_read_fu_306                     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
| writeresp|                     grp_writeresp_fu_312                     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_320                      |    0    |    0    |    0    |    0    |    0    |
|          |                      grp_readreq_fu_327                      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   fsqrt  |                          grp_fu_1206                         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       trunc_ln2_fu_1231                      |    0    |    0    |    0    |    0    |    0    |
|partselect|                       trunc_ln_fu_1241                       |    0    |    0    |    0    |    0    |    0    |
|          |                       trunc_ln1_fu_1251                      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      sext_ln399_fu_1261                      |    0    |    0    |    0    |    0    |    0    |
|   sext   |                      sext_ln345_fu_1291                      |    0    |    0    |    0    |    0    |    0    |
|          |                      sext_ln348_fu_1301                      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                              |    64   |   175   | 149.595 |  26385  |  26815  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i |    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|    2   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|    2   |    0   |    0   |    0   |
|                                    buf0                                   |   30   |    0   |    0   |    0   |
|                                    buf1                                   |   30   |    0   |    0   |    0   |
|                                   exp_x                                   |   58   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10               |    2   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11               |    2   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12               |    2   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13               |    2   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14               |    2   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15               |    2   |    0   |    0   |    0   |
|                                     x                                     |    4   |    0   |    0   |    0   |
|                                    x_10                                   |    4   |    0   |    0   |    0   |
|                                    x_12                                   |    4   |    0   |    0   |    0   |
|                                    x_14                                   |    4   |    0   |    0   |    0   |
|                                    x_16                                   |    4   |    0   |    0   |    0   |
|                                    x_18                                   |    4   |    0   |    0   |    0   |
|                                    x_2                                    |    4   |    0   |    0   |    0   |
|                                    x_20                                   |    4   |    0   |    0   |    0   |
|                                    x_22                                   |    4   |    0   |    0   |    0   |
|                                    x_24                                   |    4   |    0   |    0   |    0   |
|                                    x_26                                   |    4   |    0   |    0   |    0   |
|                                    x_28                                   |    4   |    0   |    0   |    0   |
|                                    x_30                                   |    4   |    0   |    0   |    0   |
|                                    x_4                                    |    4   |    0   |    0   |    0   |
|                                    x_6                                    |    4   |    0   |    0   |    0   |
|                                    x_8                                    |    4   |    0   |    0   |    0   |
|                                   x_mask                                  |   58   |    0   |    0   |    0   |
|                                     y                                     |   58   |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                   Total                                   |   330  |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|config_r_read_reg_1311|   32   |
|  gmem0_addr_reg_1402 |   16   |
|  gmem1_addr_reg_1407 |   16   |
|  gmem2_addr_reg_1367 |   16   |
|max_val_4_loc_reg_1343|   32   |
|   max_val_reg_1391   |   32   |
|       reg_1213       |   32   |
|       reg_1220       |   32   |
|       reg_1225       |   32   |
|  stage_read_reg_1315 |   32   |
|  sum_34_loc_reg_1337 |   32   |
|   sum_loc_reg_1325   |   32   |
|  sum_sq_loc_reg_1331 |   32   |
|  trunc_ln1_reg_1361  |   63   |
|  trunc_ln2_reg_1349  |   63   |
|   trunc_ln_reg_1355  |   63   |
|  var_1_loc_reg_1319  |   32   |
|     var_reg_1378     |   32   |
| x_mask_addr_reg_1386 |   15   |
+----------------------+--------+
|         Total        |   636  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_writeresp_fu_312                    |  p0  |   2  |   1  |    2   |
|                     grp_writeresp_fu_312                    |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_readreq_fu_320                     |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_readreq_fu_327                     |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_access_fu_341                      |  p0  |   2  |  15  |   30   ||    9    |
| grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_711 |  p18 |   2  |  32  |   64   ||    9    |
| grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_786 |  p17 |   2  |  32  |   64   ||    9    |
|                         grp_fu_1196                         |  p0  |   2  |  32  |   64   ||    9    |
|                         grp_fu_1201                         |  p0  |   3  |  32  |   96   ||    14   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   416  ||  3.892  ||    77   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   64   |   175  |   149  |  26385 |  26815 |    -   |
|   Memory  |   330  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   77   |    -   |
|  Register |    -   |    -   |    -   |   636  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   394  |   175  |   153  |  27021 |  26892 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
