// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "11/28/2023 22:15:37"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module p_10_1 (
	opcode,
	sw,
	EN1,
	EN2,
	D0_SEG,
	D1_SEG,
	D2_SEG);
input 	logic [2:0] opcode ;
input 	logic [3:0] sw ;
input 	logic EN1 ;
input 	logic EN2 ;
output 	logic [6:0] D0_SEG ;
output 	logic [6:0] D1_SEG ;
output 	logic [6:0] D2_SEG ;

// Design Ports Information
// D0_SEG[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D0_SEG[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D0_SEG[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D0_SEG[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D0_SEG[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D0_SEG[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D0_SEG[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D1_SEG[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D1_SEG[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D1_SEG[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D1_SEG[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D1_SEG[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D1_SEG[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D1_SEG[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D2_SEG[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D2_SEG[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D2_SEG[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D2_SEG[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D2_SEG[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D2_SEG[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D2_SEG[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EN1	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EN2	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \opcode[1]~input_o ;
wire \opcode[2]~input_o ;
wire \opcode[0]~input_o ;
wire \EN2~input_o ;
wire \sw[3]~input_o ;
wire \EN1~input_o ;
wire \sw[2]~input_o ;
wire \sw[1]~input_o ;
wire \sw[0]~input_o ;
wire \alu|Add2~2 ;
wire \alu|Add2~3 ;
wire \alu|Add2~6 ;
wire \alu|Add2~7 ;
wire \alu|Add2~10 ;
wire \alu|Add2~11 ;
wire \alu|Add2~14 ;
wire \alu|Add2~15 ;
wire \alu|Add2~17_sumout ;
wire \alu|F[7]~0_combout ;
wire \alu|Add1~2_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~6 ;
wire \alu|Add0~10 ;
wire \alu|Add0~14 ;
wire \alu|Add0~17_sumout ;
wire \alu|Mux0~2_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout ;
wire \alu|Mux0~0_combout ;
wire \alu|Mux0~1_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \alu|Add1~1_combout ;
wire \alu|Add2~13_sumout ;
wire \alu|Add0~13_sumout ;
wire \alu|Mux1~1_combout ;
wire \alu|Mux1~0_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \alu|Add2~9_sumout ;
wire \alu|Add1~0_combout ;
wire \alu|Add0~9_sumout ;
wire \alu|Mux2~1_combout ;
wire \alu|Mux2~0_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \alu|Add2~5_sumout ;
wire \alu|Add0~5_sumout ;
wire \alu|Mux3~1_combout ;
wire \alu|Mux3~0_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \alu|Mux4~1_combout ;
wire \alu|Mux4~0_combout ;
wire \alu|Add2~1_sumout ;
wire \alu|Add0~1_sumout ;
wire \alu|Mux4~2_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~2 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \seg_control|Mux6~0_combout ;
wire \seg_control|Mux5~0_combout ;
wire \seg_control|Mux4~0_combout ;
wire \seg_control|Mux3~0_combout ;
wire \seg_control|Mux2~0_combout ;
wire \seg_control|Mux1~0_combout ;
wire \seg_control|Mux0~0_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~22_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~6 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~10 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~14 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~18 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~22 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~10 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~14 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~18 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~22 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~18 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~10 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~14 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~26_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~22 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~18 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~14 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~10 ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12_combout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~17_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_7~21_sumout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_8~26_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_8~22_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_8~18_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_8~14_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_8~10_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \seg_control|Mux13~0_combout ;
wire \seg_control|Mux12~0_combout ;
wire \seg_control|Mux11~0_combout ;
wire \seg_control|Mux10~0_combout ;
wire \seg_control|Mux9~0_combout ;
wire \seg_control|Mux8~0_combout ;
wire \seg_control|Mux7~0_combout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~34_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~30 ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~26 ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~22 ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~18 ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~14 ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~10 ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~5_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~6 ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1_combout ;
wire \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2_combout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~38_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~34_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~30_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \seg_control|Mux20~0_combout ;
wire \seg_control|Mux18~0_combout ;
wire \seg_control|Mux15~0_combout ;
wire [3:0] \register1|data_out ;
wire [3:0] \register2|data_out ;


// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \D0_SEG[0]~output (
	.i(\seg_control|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0_SEG[0]),
	.obar());
// synopsys translate_off
defparam \D0_SEG[0]~output .bus_hold = "false";
defparam \D0_SEG[0]~output .open_drain_output = "false";
defparam \D0_SEG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \D0_SEG[1]~output (
	.i(\seg_control|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0_SEG[1]),
	.obar());
// synopsys translate_off
defparam \D0_SEG[1]~output .bus_hold = "false";
defparam \D0_SEG[1]~output .open_drain_output = "false";
defparam \D0_SEG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \D0_SEG[2]~output (
	.i(\seg_control|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0_SEG[2]),
	.obar());
// synopsys translate_off
defparam \D0_SEG[2]~output .bus_hold = "false";
defparam \D0_SEG[2]~output .open_drain_output = "false";
defparam \D0_SEG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \D0_SEG[3]~output (
	.i(\seg_control|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0_SEG[3]),
	.obar());
// synopsys translate_off
defparam \D0_SEG[3]~output .bus_hold = "false";
defparam \D0_SEG[3]~output .open_drain_output = "false";
defparam \D0_SEG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \D0_SEG[4]~output (
	.i(\seg_control|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0_SEG[4]),
	.obar());
// synopsys translate_off
defparam \D0_SEG[4]~output .bus_hold = "false";
defparam \D0_SEG[4]~output .open_drain_output = "false";
defparam \D0_SEG[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \D0_SEG[5]~output (
	.i(\seg_control|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0_SEG[5]),
	.obar());
// synopsys translate_off
defparam \D0_SEG[5]~output .bus_hold = "false";
defparam \D0_SEG[5]~output .open_drain_output = "false";
defparam \D0_SEG[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \D0_SEG[6]~output (
	.i(!\seg_control|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0_SEG[6]),
	.obar());
// synopsys translate_off
defparam \D0_SEG[6]~output .bus_hold = "false";
defparam \D0_SEG[6]~output .open_drain_output = "false";
defparam \D0_SEG[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \D1_SEG[0]~output (
	.i(\seg_control|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SEG[0]),
	.obar());
// synopsys translate_off
defparam \D1_SEG[0]~output .bus_hold = "false";
defparam \D1_SEG[0]~output .open_drain_output = "false";
defparam \D1_SEG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \D1_SEG[1]~output (
	.i(\seg_control|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SEG[1]),
	.obar());
// synopsys translate_off
defparam \D1_SEG[1]~output .bus_hold = "false";
defparam \D1_SEG[1]~output .open_drain_output = "false";
defparam \D1_SEG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \D1_SEG[2]~output (
	.i(\seg_control|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SEG[2]),
	.obar());
// synopsys translate_off
defparam \D1_SEG[2]~output .bus_hold = "false";
defparam \D1_SEG[2]~output .open_drain_output = "false";
defparam \D1_SEG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \D1_SEG[3]~output (
	.i(\seg_control|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SEG[3]),
	.obar());
// synopsys translate_off
defparam \D1_SEG[3]~output .bus_hold = "false";
defparam \D1_SEG[3]~output .open_drain_output = "false";
defparam \D1_SEG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \D1_SEG[4]~output (
	.i(\seg_control|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SEG[4]),
	.obar());
// synopsys translate_off
defparam \D1_SEG[4]~output .bus_hold = "false";
defparam \D1_SEG[4]~output .open_drain_output = "false";
defparam \D1_SEG[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \D1_SEG[5]~output (
	.i(\seg_control|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SEG[5]),
	.obar());
// synopsys translate_off
defparam \D1_SEG[5]~output .bus_hold = "false";
defparam \D1_SEG[5]~output .open_drain_output = "false";
defparam \D1_SEG[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \D1_SEG[6]~output (
	.i(!\seg_control|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SEG[6]),
	.obar());
// synopsys translate_off
defparam \D1_SEG[6]~output .bus_hold = "false";
defparam \D1_SEG[6]~output .open_drain_output = "false";
defparam \D1_SEG[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \D2_SEG[0]~output (
	.i(\seg_control|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SEG[0]),
	.obar());
// synopsys translate_off
defparam \D2_SEG[0]~output .bus_hold = "false";
defparam \D2_SEG[0]~output .open_drain_output = "false";
defparam \D2_SEG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \D2_SEG[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SEG[1]),
	.obar());
// synopsys translate_off
defparam \D2_SEG[1]~output .bus_hold = "false";
defparam \D2_SEG[1]~output .open_drain_output = "false";
defparam \D2_SEG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \D2_SEG[2]~output (
	.i(\seg_control|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SEG[2]),
	.obar());
// synopsys translate_off
defparam \D2_SEG[2]~output .bus_hold = "false";
defparam \D2_SEG[2]~output .open_drain_output = "false";
defparam \D2_SEG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \D2_SEG[3]~output (
	.i(\seg_control|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SEG[3]),
	.obar());
// synopsys translate_off
defparam \D2_SEG[3]~output .bus_hold = "false";
defparam \D2_SEG[3]~output .open_drain_output = "false";
defparam \D2_SEG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \D2_SEG[4]~output (
	.i(!\seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SEG[4]),
	.obar());
// synopsys translate_off
defparam \D2_SEG[4]~output .bus_hold = "false";
defparam \D2_SEG[4]~output .open_drain_output = "false";
defparam \D2_SEG[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \D2_SEG[5]~output (
	.i(\seg_control|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SEG[5]),
	.obar());
// synopsys translate_off
defparam \D2_SEG[5]~output .bus_hold = "false";
defparam \D2_SEG[5]~output .open_drain_output = "false";
defparam \D2_SEG[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \D2_SEG[6]~output (
	.i(\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SEG[6]),
	.obar());
// synopsys translate_off
defparam \D2_SEG[6]~output .bus_hold = "false";
defparam \D2_SEG[6]~output .open_drain_output = "false";
defparam \D2_SEG[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \opcode[1]~input (
	.i(opcode[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opcode[1]~input_o ));
// synopsys translate_off
defparam \opcode[1]~input .bus_hold = "false";
defparam \opcode[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \opcode[2]~input (
	.i(opcode[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opcode[2]~input_o ));
// synopsys translate_off
defparam \opcode[2]~input .bus_hold = "false";
defparam \opcode[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \opcode[0]~input (
	.i(opcode[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opcode[0]~input_o ));
// synopsys translate_off
defparam \opcode[0]~input .bus_hold = "false";
defparam \opcode[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \EN2~input (
	.i(EN2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EN2~input_o ));
// synopsys translate_off
defparam \EN2~input .bus_hold = "false";
defparam \EN2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \sw[3]~input (
	.i(sw[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[3]~input_o ));
// synopsys translate_off
defparam \sw[3]~input .bus_hold = "false";
defparam \sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N6
cyclonev_lcell_comb \register2|data_out[3] (
// Equation(s):
// \register2|data_out [3] = ( \sw[3]~input_o  & ( \register2|data_out [3] ) ) # ( !\sw[3]~input_o  & ( \register2|data_out [3] & ( \EN2~input_o  ) ) ) # ( \sw[3]~input_o  & ( !\register2|data_out [3] & ( !\EN2~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\EN2~input_o ),
	.datae(!\sw[3]~input_o ),
	.dataf(!\register2|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register2|data_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register2|data_out[3] .extended_lut = "off";
defparam \register2|data_out[3] .lut_mask = 64'h0000FF0000FFFFFF;
defparam \register2|data_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \EN1~input (
	.i(EN1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EN1~input_o ));
// synopsys translate_off
defparam \EN1~input .bus_hold = "false";
defparam \EN1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N33
cyclonev_lcell_comb \register1|data_out[3] (
// Equation(s):
// \register1|data_out [3] = ( \sw[3]~input_o  & ( \register1|data_out [3] ) ) # ( !\sw[3]~input_o  & ( \register1|data_out [3] & ( \EN1~input_o  ) ) ) # ( \sw[3]~input_o  & ( !\register1|data_out [3] & ( !\EN1~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\EN1~input_o ),
	.datae(!\sw[3]~input_o ),
	.dataf(!\register1|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register1|data_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register1|data_out[3] .extended_lut = "off";
defparam \register1|data_out[3] .lut_mask = 64'h0000FF0000FFFFFF;
defparam \register1|data_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \sw[2]~input (
	.i(sw[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[2]~input_o ));
// synopsys translate_off
defparam \sw[2]~input .bus_hold = "false";
defparam \sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \register1|data_out[2] (
// Equation(s):
// \register1|data_out [2] = ( \EN1~input_o  & ( \register1|data_out [2] ) ) # ( !\EN1~input_o  & ( \register1|data_out [2] & ( \sw[2]~input_o  ) ) ) # ( !\EN1~input_o  & ( !\register1|data_out [2] & ( \sw[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sw[2]~input_o ),
	.datad(gnd),
	.datae(!\EN1~input_o ),
	.dataf(!\register1|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register1|data_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register1|data_out[2] .extended_lut = "off";
defparam \register1|data_out[2] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \register1|data_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N3
cyclonev_lcell_comb \register2|data_out[2] (
// Equation(s):
// \register2|data_out [2] = ( \register2|data_out [2] & ( \EN2~input_o  ) ) # ( \register2|data_out [2] & ( !\EN2~input_o  & ( \sw[2]~input_o  ) ) ) # ( !\register2|data_out [2] & ( !\EN2~input_o  & ( \sw[2]~input_o  ) ) )

	.dataa(!\sw[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\register2|data_out [2]),
	.dataf(!\EN2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register2|data_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register2|data_out[2] .extended_lut = "off";
defparam \register2|data_out[2] .lut_mask = 64'h555555550000FFFF;
defparam \register2|data_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N12
cyclonev_lcell_comb \register1|data_out[1] (
// Equation(s):
// \register1|data_out [1] = ( \EN1~input_o  & ( \register1|data_out [1] ) ) # ( !\EN1~input_o  & ( \register1|data_out [1] & ( \sw[1]~input_o  ) ) ) # ( !\EN1~input_o  & ( !\register1|data_out [1] & ( \sw[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sw[1]~input_o ),
	.datad(gnd),
	.datae(!\EN1~input_o ),
	.dataf(!\register1|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register1|data_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register1|data_out[1] .extended_lut = "off";
defparam \register1|data_out[1] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \register1|data_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N51
cyclonev_lcell_comb \register2|data_out[1] (
// Equation(s):
// \register2|data_out [1] = ( \register2|data_out [1] & ( (\EN2~input_o ) # (\sw[1]~input_o ) ) ) # ( !\register2|data_out [1] & ( (\sw[1]~input_o  & !\EN2~input_o ) ) )

	.dataa(!\sw[1]~input_o ),
	.datab(gnd),
	.datac(!\EN2~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register2|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register2|data_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register2|data_out[1] .extended_lut = "off";
defparam \register2|data_out[1] .lut_mask = 64'h505050505F5F5F5F;
defparam \register2|data_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N39
cyclonev_lcell_comb \register2|data_out[0] (
// Equation(s):
// \register2|data_out [0] = ( \register2|data_out [0] & ( \EN2~input_o  ) ) # ( \register2|data_out [0] & ( !\EN2~input_o  & ( \sw[0]~input_o  ) ) ) # ( !\register2|data_out [0] & ( !\EN2~input_o  & ( \sw[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sw[0]~input_o ),
	.datad(gnd),
	.datae(!\register2|data_out [0]),
	.dataf(!\EN2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register2|data_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register2|data_out[0] .extended_lut = "off";
defparam \register2|data_out[0] .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \register2|data_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N30
cyclonev_lcell_comb \register1|data_out[0] (
// Equation(s):
// \register1|data_out [0] = ( \EN1~input_o  & ( \register1|data_out [0] ) ) # ( !\EN1~input_o  & ( \register1|data_out [0] & ( \sw[0]~input_o  ) ) ) # ( !\EN1~input_o  & ( !\register1|data_out [0] & ( \sw[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\sw[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\EN1~input_o ),
	.dataf(!\register1|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register1|data_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register1|data_out[0] .extended_lut = "off";
defparam \register1|data_out[0] .lut_mask = 64'h333300003333FFFF;
defparam \register1|data_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N0
cyclonev_lcell_comb \alu|Add2~1 (
// Equation(s):
// \alu|Add2~1_sumout  = SUM(( !\register2|data_out [0] $ (!\register1|data_out [0]) ) + ( !VCC ) + ( !VCC ))
// \alu|Add2~2  = CARRY(( !\register2|data_out [0] $ (!\register1|data_out [0]) ) + ( !VCC ) + ( !VCC ))
// \alu|Add2~3  = SHARE((!\register2|data_out [0]) # (\register1|data_out [0]))

	.dataa(gnd),
	.datab(!\register2|data_out [0]),
	.datac(!\register1|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~1_sumout ),
	.cout(\alu|Add2~2 ),
	.shareout(\alu|Add2~3 ));
// synopsys translate_off
defparam \alu|Add2~1 .extended_lut = "off";
defparam \alu|Add2~1 .lut_mask = 64'h0000CFCF00003C3C;
defparam \alu|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N3
cyclonev_lcell_comb \alu|Add2~5 (
// Equation(s):
// \alu|Add2~5_sumout  = SUM(( !\register1|data_out [1] $ (\register2|data_out [1]) ) + ( \alu|Add2~3  ) + ( \alu|Add2~2  ))
// \alu|Add2~6  = CARRY(( !\register1|data_out [1] $ (\register2|data_out [1]) ) + ( \alu|Add2~3  ) + ( \alu|Add2~2  ))
// \alu|Add2~7  = SHARE((\register1|data_out [1] & !\register2|data_out [1]))

	.dataa(!\register1|data_out [1]),
	.datab(gnd),
	.datac(!\register2|data_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add2~2 ),
	.sharein(\alu|Add2~3 ),
	.combout(),
	.sumout(\alu|Add2~5_sumout ),
	.cout(\alu|Add2~6 ),
	.shareout(\alu|Add2~7 ));
// synopsys translate_off
defparam \alu|Add2~5 .extended_lut = "off";
defparam \alu|Add2~5 .lut_mask = 64'h000050500000A5A5;
defparam \alu|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N6
cyclonev_lcell_comb \alu|Add2~9 (
// Equation(s):
// \alu|Add2~9_sumout  = SUM(( !\register1|data_out [2] $ (\register2|data_out [2]) ) + ( \alu|Add2~7  ) + ( \alu|Add2~6  ))
// \alu|Add2~10  = CARRY(( !\register1|data_out [2] $ (\register2|data_out [2]) ) + ( \alu|Add2~7  ) + ( \alu|Add2~6  ))
// \alu|Add2~11  = SHARE((\register1|data_out [2] & !\register2|data_out [2]))

	.dataa(gnd),
	.datab(!\register1|data_out [2]),
	.datac(!\register2|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add2~6 ),
	.sharein(\alu|Add2~7 ),
	.combout(),
	.sumout(\alu|Add2~9_sumout ),
	.cout(\alu|Add2~10 ),
	.shareout(\alu|Add2~11 ));
// synopsys translate_off
defparam \alu|Add2~9 .extended_lut = "off";
defparam \alu|Add2~9 .lut_mask = 64'h000030300000C3C3;
defparam \alu|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N9
cyclonev_lcell_comb \alu|Add2~13 (
// Equation(s):
// \alu|Add2~13_sumout  = SUM(( !\register2|data_out [3] $ (\register1|data_out [3]) ) + ( \alu|Add2~11  ) + ( \alu|Add2~10  ))
// \alu|Add2~14  = CARRY(( !\register2|data_out [3] $ (\register1|data_out [3]) ) + ( \alu|Add2~11  ) + ( \alu|Add2~10  ))
// \alu|Add2~15  = SHARE((!\register2|data_out [3] & \register1|data_out [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register2|data_out [3]),
	.datad(!\register1|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add2~10 ),
	.sharein(\alu|Add2~11 ),
	.combout(),
	.sumout(\alu|Add2~13_sumout ),
	.cout(\alu|Add2~14 ),
	.shareout(\alu|Add2~15 ));
// synopsys translate_off
defparam \alu|Add2~13 .extended_lut = "off";
defparam \alu|Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N12
cyclonev_lcell_comb \alu|Add2~17 (
// Equation(s):
// \alu|Add2~17_sumout  = SUM(( VCC ) + ( \alu|Add2~15  ) + ( \alu|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add2~14 ),
	.sharein(\alu|Add2~15 ),
	.combout(),
	.sumout(\alu|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~17 .extended_lut = "off";
defparam \alu|Add2~17 .lut_mask = 64'h000000000000FFFF;
defparam \alu|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \alu|F[7]~0 (
// Equation(s):
// \alu|F[7]~0_combout  = ( !\opcode[0]~input_o  & ( \alu|Add2~17_sumout  & ( (\opcode[1]~input_o  & !\opcode[2]~input_o ) ) ) )

	.dataa(!\opcode[1]~input_o ),
	.datab(gnd),
	.datac(!\opcode[2]~input_o ),
	.datad(gnd),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\alu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|F[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|F[7]~0 .extended_lut = "off";
defparam \alu|F[7]~0 .lut_mask = 64'h0000000050500000;
defparam \alu|F[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \alu|Add1~2 (
// Equation(s):
// \alu|Add1~2_combout  = ( \register1|data_out [1] & ( \register1|data_out [0] & ( \register1|data_out [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register1|data_out [2]),
	.datad(gnd),
	.datae(!\register1|data_out [1]),
	.dataf(!\register1|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~2 .extended_lut = "off";
defparam \alu|Add1~2 .lut_mask = 64'h0000000000000F0F;
defparam \alu|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N30
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( \register2|data_out [0] ) + ( \register1|data_out [0] ) + ( !VCC ))
// \alu|Add0~2  = CARRY(( \register2|data_out [0] ) + ( \register1|data_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\register2|data_out [0]),
	.datac(!\register1|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000F0F000003333;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N33
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \register2|data_out [1] ) + ( \register1|data_out [1] ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( \register2|data_out [1] ) + ( \register1|data_out [1] ) + ( \alu|Add0~2  ))

	.dataa(!\register1|data_out [1]),
	.datab(gnd),
	.datac(!\register2|data_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N36
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \register2|data_out [2] ) + ( \register1|data_out [2] ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( \register2|data_out [2] ) + ( \register1|data_out [2] ) + ( \alu|Add0~6  ))

	.dataa(gnd),
	.datab(!\register1|data_out [2]),
	.datac(!\register2|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N39
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \register1|data_out [3] ) + ( \register2|data_out [3] ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( \register1|data_out [3] ) + ( \register2|data_out [3] ) + ( \alu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register2|data_out [3]),
	.datad(!\register1|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N42
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( GND ) + ( GND ) + ( \alu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FFFF00000000;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \alu|Mux0~2 (
// Equation(s):
// \alu|Mux0~2_combout  = ( \opcode[0]~input_o  & ( \alu|Add0~17_sumout  & ( (!\opcode[1]~input_o  & (\alu|Add1~2_combout  & \register1|data_out [3])) ) ) ) # ( !\opcode[0]~input_o  & ( \alu|Add0~17_sumout  & ( (!\opcode[1]~input_o ) # (\alu|Add2~17_sumout ) 
// ) ) ) # ( \opcode[0]~input_o  & ( !\alu|Add0~17_sumout  & ( (!\opcode[1]~input_o  & (\alu|Add1~2_combout  & \register1|data_out [3])) ) ) ) # ( !\opcode[0]~input_o  & ( !\alu|Add0~17_sumout  & ( (\opcode[1]~input_o  & \alu|Add2~17_sumout ) ) ) )

	.dataa(!\opcode[1]~input_o ),
	.datab(!\alu|Add1~2_combout ),
	.datac(!\register1|data_out [3]),
	.datad(!\alu|Add2~17_sumout ),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~2 .extended_lut = "off";
defparam \alu|Mux0~2 .lut_mask = 64'h00550202AAFF0202;
defparam \alu|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (\alu|Mux0~2_combout  & !\opcode[2]~input_o ) ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( (\alu|Mux0~2_combout  & !\opcode[2]~input_o ) ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\alu|Mux0~2_combout ),
	.datab(gnd),
	.datac(!\opcode[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000005050;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~6  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~10  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( \alu|F[7]~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|F[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000000F0F;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~14  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout  & ( !\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout  = (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \alu|F[7]~0_combout )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15 .lut_mask = 64'h1111111111111111;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = ( !\opcode[1]~input_o  & ( \register1|data_out [1] & ( (\opcode[0]~input_o  & (\register1|data_out [2] & (\register1|data_out [3] & \register1|data_out [0]))) ) ) )

	.dataa(!\opcode[0]~input_o ),
	.datab(!\register1|data_out [2]),
	.datac(!\register1|data_out [3]),
	.datad(!\register1|data_out [0]),
	.datae(!\opcode[1]~input_o ),
	.dataf(!\register1|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~0 .extended_lut = "off";
defparam \alu|Mux0~0 .lut_mask = 64'h0000000000010000;
defparam \alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = ( \opcode[0]~input_o  & ( \alu|Add0~17_sumout  & ( (\alu|Mux0~0_combout  & !\opcode[2]~input_o ) ) ) ) # ( !\opcode[0]~input_o  & ( \alu|Add0~17_sumout  & ( (!\opcode[2]~input_o  & (((!\opcode[1]~input_o ) # (\alu|Add2~17_sumout )) 
// # (\alu|Mux0~0_combout ))) ) ) ) # ( \opcode[0]~input_o  & ( !\alu|Add0~17_sumout  & ( (\alu|Mux0~0_combout  & !\opcode[2]~input_o ) ) ) ) # ( !\opcode[0]~input_o  & ( !\alu|Add0~17_sumout  & ( (!\opcode[2]~input_o  & (((\opcode[1]~input_o  & 
// \alu|Add2~17_sumout )) # (\alu|Mux0~0_combout ))) ) ) )

	.dataa(!\alu|Mux0~0_combout ),
	.datab(!\opcode[2]~input_o ),
	.datac(!\opcode[1]~input_o ),
	.datad(!\alu|Add2~17_sumout ),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~1 .extended_lut = "off";
defparam \alu|Mux0~1 .lut_mask = 64'h444C4444C4CC4444;
defparam \alu|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \alu|Add1~1 (
// Equation(s):
// \alu|Add1~1_combout  = ( \register1|data_out [1] & ( \register1|data_out [3] & ( (!\register1|data_out [2]) # (!\register1|data_out [0]) ) ) ) # ( !\register1|data_out [1] & ( \register1|data_out [3] ) ) # ( \register1|data_out [1] & ( 
// !\register1|data_out [3] & ( (\register1|data_out [2] & \register1|data_out [0]) ) ) )

	.dataa(gnd),
	.datab(!\register1|data_out [2]),
	.datac(gnd),
	.datad(!\register1|data_out [0]),
	.datae(!\register1|data_out [1]),
	.dataf(!\register1|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~1 .extended_lut = "off";
defparam \alu|Add1~1 .lut_mask = 64'h00000033FFFFFFCC;
defparam \alu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = ( !\opcode[1]~input_o  & ( (!\opcode[0]~input_o  & (((\alu|Add0~13_sumout )))) # (\opcode[0]~input_o  & ((((\alu|Add1~1_combout ))))) ) ) # ( \opcode[1]~input_o  & ( (!\opcode[0]~input_o  & ((((\alu|Add2~13_sumout ))))) # 
// (\opcode[0]~input_o  & (!\register2|data_out [3] $ ((!\register1|data_out [3])))) ) )

	.dataa(!\opcode[0]~input_o ),
	.datab(!\register2|data_out [3]),
	.datac(!\register1|data_out [3]),
	.datad(!\alu|Add1~1_combout ),
	.datae(!\opcode[1]~input_o ),
	.dataf(!\alu|Add2~13_sumout ),
	.datag(!\alu|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~1 .extended_lut = "on";
defparam \alu|Mux1~1 .lut_mask = 64'h0A5F14140A5FBEBE;
defparam \alu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = ( \opcode[1]~input_o  & ( \alu|Mux1~1_combout  & ( !\opcode[2]~input_o  ) ) ) # ( !\opcode[1]~input_o  & ( \alu|Mux1~1_combout  & ( (!\opcode[2]~input_o ) # ((!\opcode[0]~input_o  & ((\register2|data_out [3]) # (\register1|data_out 
// [3]))) # (\opcode[0]~input_o  & (\register1|data_out [3] & \register2|data_out [3]))) ) ) ) # ( !\opcode[1]~input_o  & ( !\alu|Mux1~1_combout  & ( (\opcode[2]~input_o  & ((!\opcode[0]~input_o  & ((\register2|data_out [3]) # (\register1|data_out [3]))) # 
// (\opcode[0]~input_o  & (\register1|data_out [3] & \register2|data_out [3])))) ) ) )

	.dataa(!\opcode[0]~input_o ),
	.datab(!\opcode[2]~input_o ),
	.datac(!\register1|data_out [3]),
	.datad(!\register2|data_out [3]),
	.datae(!\opcode[1]~input_o ),
	.dataf(!\alu|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~0 .extended_lut = "off";
defparam \alu|Mux1~0 .lut_mask = 64'h02230000CEEFCCCC;
defparam \alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \alu|Mux1~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~14_cout  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \alu|Mux1~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\alu|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\alu|Mux0~1_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~6  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\alu|Mux0~1_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\alu|Mux0~1_combout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FC0C00000000;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ) ) + ( VCC ) + ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_5~18  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( (\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ) ) + ( VCC ) + ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000005F5F;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\alu|F[7]~0_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~22  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\alu|F[7]~0_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000011BB;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_4~17_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\alu|F[7]~0_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000EE440000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout  = (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ) # (\alu|F[7]~0_combout ) ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout  & ( (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \alu|F[7]~0_combout ) ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h11111111BBBBBBBB;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ) # (\alu|Mux0~1_combout ) ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \alu|Mux0~1_combout ) ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N27
cyclonev_lcell_comb \alu|Add1~0 (
// Equation(s):
// \alu|Add1~0_combout  = ( \register1|data_out [1] & ( !\register1|data_out [0] $ (!\register1|data_out [2]) ) ) # ( !\register1|data_out [1] & ( \register1|data_out [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register1|data_out [0]),
	.datad(!\register1|data_out [2]),
	.datae(gnd),
	.dataf(!\register1|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~0 .extended_lut = "off";
defparam \alu|Add1~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \alu|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = ( !\opcode[1]~input_o  & ( (!\opcode[0]~input_o  & (((\alu|Add0~9_sumout )))) # (\opcode[0]~input_o  & ((((\alu|Add1~0_combout ))))) ) ) # ( \opcode[1]~input_o  & ( (!\opcode[0]~input_o  & (\alu|Add2~9_sumout )) # 
// (\opcode[0]~input_o  & ((!\register1|data_out [2] $ ((!\register2|data_out [2]))))) ) )

	.dataa(!\opcode[0]~input_o ),
	.datab(!\alu|Add2~9_sumout ),
	.datac(!\register1|data_out [2]),
	.datad(!\register2|data_out [2]),
	.datae(!\opcode[1]~input_o ),
	.dataf(!\alu|Add1~0_combout ),
	.datag(!\alu|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~1 .extended_lut = "on";
defparam \alu|Mux2~1 .lut_mask = 64'h0A0A27725F5F2772;
defparam \alu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = ( \opcode[0]~input_o  & ( \alu|Mux2~1_combout  & ( (!\opcode[2]~input_o ) # ((!\opcode[1]~input_o  & (\register1|data_out [2] & \register2|data_out [2]))) ) ) ) # ( !\opcode[0]~input_o  & ( \alu|Mux2~1_combout  & ( 
// (!\opcode[2]~input_o ) # ((!\opcode[1]~input_o  & ((\register2|data_out [2]) # (\register1|data_out [2])))) ) ) ) # ( \opcode[0]~input_o  & ( !\alu|Mux2~1_combout  & ( (\opcode[2]~input_o  & (!\opcode[1]~input_o  & (\register1|data_out [2] & 
// \register2|data_out [2]))) ) ) ) # ( !\opcode[0]~input_o  & ( !\alu|Mux2~1_combout  & ( (\opcode[2]~input_o  & (!\opcode[1]~input_o  & ((\register2|data_out [2]) # (\register1|data_out [2])))) ) ) )

	.dataa(!\opcode[2]~input_o ),
	.datab(!\opcode[1]~input_o ),
	.datac(!\register1|data_out [2]),
	.datad(!\register2|data_out [2]),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\alu|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~0 .extended_lut = "off";
defparam \alu|Mux2~0 .lut_mask = 64'h04440004AEEEAAAE;
defparam \alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N3
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \alu|Mux2~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( \alu|Mux2~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\alu|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\alu|Mux1~0_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~6  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\alu|Mux1~0_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\alu|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA5000000000;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~10  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~22  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FA5000000000;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|op_5~25_sumout )) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout )))) ) + ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout  & ( !\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N12
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13 .lut_mask = 64'h00000F0F00000F0F;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout  ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h3333333355555555;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N57
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \alu|Mux1~0_combout  ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\alu|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N18
cyclonev_lcell_comb \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = ( !\opcode[1]~input_o  & ( ((!\opcode[0]~input_o  & (((\alu|Add0~5_sumout )))) # (\opcode[0]~input_o  & (!\register1|data_out [0] $ ((!\register1|data_out [1]))))) ) ) # ( \opcode[1]~input_o  & ( (!\opcode[0]~input_o  & 
// (\alu|Add2~5_sumout )) # (\opcode[0]~input_o  & ((!\register2|data_out [1] $ ((!\register1|data_out [1]))))) ) )

	.dataa(!\alu|Add2~5_sumout ),
	.datab(!\opcode[0]~input_o ),
	.datac(!\register2|data_out [1]),
	.datad(!\register1|data_out [1]),
	.datae(!\opcode[1]~input_o ),
	.dataf(!\alu|Add0~5_sumout ),
	.datag(!\register1|data_out [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~1 .extended_lut = "on";
defparam \alu|Mux3~1 .lut_mask = 64'h03304774CFFC4774;
defparam \alu|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = ( \opcode[0]~input_o  & ( \alu|Mux3~1_combout  & ( (!\opcode[2]~input_o ) # ((!\opcode[1]~input_o  & (\register2|data_out [1] & \register1|data_out [1]))) ) ) ) # ( !\opcode[0]~input_o  & ( \alu|Mux3~1_combout  & ( 
// (!\opcode[2]~input_o ) # ((!\opcode[1]~input_o  & ((\register1|data_out [1]) # (\register2|data_out [1])))) ) ) ) # ( \opcode[0]~input_o  & ( !\alu|Mux3~1_combout  & ( (\opcode[2]~input_o  & (!\opcode[1]~input_o  & (\register2|data_out [1] & 
// \register1|data_out [1]))) ) ) ) # ( !\opcode[0]~input_o  & ( !\alu|Mux3~1_combout  & ( (\opcode[2]~input_o  & (!\opcode[1]~input_o  & ((\register1|data_out [1]) # (\register2|data_out [1])))) ) ) )

	.dataa(!\opcode[2]~input_o ),
	.datab(!\opcode[1]~input_o ),
	.datac(!\register2|data_out [1]),
	.datad(!\register1|data_out [1]),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\alu|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~0 .extended_lut = "off";
defparam \alu|Mux3~0 .lut_mask = 64'h04440004AEEEAAAE;
defparam \alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N27
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \alu|Mux3~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( \alu|Mux3~0_combout  ) + ( VCC ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\alu|Mux2~0_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~6  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\alu|Mux2~0_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\alu|Mux2~0_combout ),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~10  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~14  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FA5000000000;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|op_6~25_sumout )) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout )))) ) + ( VCC ) + ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000000000002777;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \alu|Mux2~0_combout  ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h5555555500FF00FF;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N39
cyclonev_lcell_comb \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = ( !\opcode[1]~input_o  & ( (\register2|data_out [0] & (\register1|data_out [0] & \opcode[0]~input_o )) ) )

	.dataa(!\register2|data_out [0]),
	.datab(!\register1|data_out [0]),
	.datac(gnd),
	.datad(!\opcode[0]~input_o ),
	.datae(gnd),
	.dataf(!\opcode[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~1 .extended_lut = "off";
defparam \alu|Mux4~1 .lut_mask = 64'h0011001100000000;
defparam \alu|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = ( !\opcode[1]~input_o  & ( (!\opcode[0]~input_o  & ((\register2|data_out [0]) # (\register1|data_out [0]))) ) )

	.dataa(gnd),
	.datab(!\register1|data_out [0]),
	.datac(!\register2|data_out [0]),
	.datad(!\opcode[0]~input_o ),
	.datae(gnd),
	.dataf(!\opcode[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~0 .extended_lut = "off";
defparam \alu|Mux4~0 .lut_mask = 64'h3F003F0000000000;
defparam \alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N24
cyclonev_lcell_comb \alu|Mux4~2 (
// Equation(s):
// \alu|Mux4~2_combout  = ( \alu|Add2~1_sumout  & ( \alu|Add0~1_sumout  & ( ((!\opcode[0]~input_o ) # (!\register1|data_out [0])) # (\opcode[1]~input_o ) ) ) ) # ( !\alu|Add2~1_sumout  & ( \alu|Add0~1_sumout  & ( (!\opcode[1]~input_o  & ((!\opcode[0]~input_o 
// ) # (!\register1|data_out [0]))) # (\opcode[1]~input_o  & (\opcode[0]~input_o )) ) ) ) # ( \alu|Add2~1_sumout  & ( !\alu|Add0~1_sumout  & ( (!\opcode[1]~input_o  & (\opcode[0]~input_o  & !\register1|data_out [0])) # (\opcode[1]~input_o  & 
// (!\opcode[0]~input_o )) ) ) ) # ( !\alu|Add2~1_sumout  & ( !\alu|Add0~1_sumout  & ( (!\opcode[1]~input_o  & (\opcode[0]~input_o  & !\register1|data_out [0])) ) ) )

	.dataa(!\opcode[1]~input_o ),
	.datab(!\opcode[0]~input_o ),
	.datac(!\register1|data_out [0]),
	.datad(gnd),
	.datae(!\alu|Add2~1_sumout ),
	.dataf(!\alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~2 .extended_lut = "off";
defparam \alu|Mux4~2 .lut_mask = 64'h20206464B9B9FDFD;
defparam \alu|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N3
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( (!\opcode[2]~input_o  & (((\alu|Mux4~2_combout )))) # (\opcode[2]~input_o  & (((\alu|Mux4~0_combout )) # (\alu|Mux4~1_combout ))) ) + ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_8~22_cout  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_8~2  = CARRY(( VCC ) + ( (!\opcode[2]~input_o  & (((\alu|Mux4~2_combout )))) # (\opcode[2]~input_o  & (((\alu|Mux4~0_combout )) # (\alu|Mux4~1_combout ))) ) + ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\opcode[2]~input_o ),
	.datab(!\alu|Mux4~1_combout ),
	.datac(!\alu|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux4~2_combout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_8~2 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000EA400000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\alu|Mux3~0_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_8~2  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\alu|Mux3~0_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_8~2  ))

	.dataa(gnd),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\alu|Mux3~0_combout ),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N9
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_8~10  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N30
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout  & ( !\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h0000FFFF00000000;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N9
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(gnd),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h3333333300FF00FF;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_8~14  ))
// \seg_control|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N15
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000B8880000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|op_8~13_sumout  ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \alu|Mux3~0_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (((\seg_control|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (((\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout )) # (\seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) ) ) # ( !\alu|Mux3~0_combout  & ( 
// (!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (((\seg_control|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & 
// (\seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout  & (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h10DC10DC13DF13DF;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N27
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( 
// (!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ) ) ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( (\seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & \seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) ) # ( 
// \seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( !\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|op_8~17_sumout  ) ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( !\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( \seg_control|Mod0|auto_generated|divider|divider|op_8~17_sumout  ) ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h333333330505F5F5;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \alu|Mux4~2_combout  & ( \alu|Mux4~1_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & 
// !\seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) ) # ( !\alu|Mux4~2_combout  & ( \alu|Mux4~1_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & 
// ((!\seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout ))) # (\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (!\opcode[2]~input_o )) ) ) ) # ( \alu|Mux4~2_combout  & ( !\alu|Mux4~1_combout  & ( 
// (!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (((!\seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout )))) # (\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (!\alu|Mux4~0_combout  & (\opcode[2]~input_o 
// ))) ) ) ) # ( !\alu|Mux4~2_combout  & ( !\alu|Mux4~1_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (((!\seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout )))) # 
// (\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ((!\alu|Mux4~0_combout ) # ((!\opcode[2]~input_o )))) ) ) )

	.dataa(!\alu|Mux4~0_combout ),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\opcode[2]~input_o ),
	.datad(!\seg_control|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(!\alu|Mux4~2_combout ),
	.dataf(!\alu|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'hFE32CE02FC30CC00;
defparam \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N33
cyclonev_lcell_comb \seg_control|Mux6~0 (
// Equation(s):
// \seg_control|Mux6~0_combout  = ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux6~0 .extended_lut = "off";
defparam \seg_control|Mux6~0 .lut_mask = 64'hA0A0000050500000;
defparam \seg_control|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \seg_control|Mux5~0 (
// Equation(s):
// \seg_control|Mux5~0_combout  = ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux5~0 .extended_lut = "off";
defparam \seg_control|Mux5~0 .lut_mask = 64'h0C0C000003030000;
defparam \seg_control|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N45
cyclonev_lcell_comb \seg_control|Mux4~0 (
// Equation(s):
// \seg_control|Mux4~0_combout  = ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux4~0 .extended_lut = "off";
defparam \seg_control|Mux4~0 .lut_mask = 64'h000000000A0A0000;
defparam \seg_control|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \seg_control|Mux3~0 (
// Equation(s):
// \seg_control|Mux3~0_combout  = ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ 
// (\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux3~0 .extended_lut = "off";
defparam \seg_control|Mux3~0 .lut_mask = 64'hC3C3C0C030300000;
defparam \seg_control|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \seg_control|Mux2~0 (
// Equation(s):
// \seg_control|Mux2~0_combout  = ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  ) )

	.dataa(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(gnd),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux2~0 .extended_lut = "off";
defparam \seg_control|Mux2~0 .lut_mask = 64'hFFFFA0A00A0A0000;
defparam \seg_control|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \seg_control|Mux1~0 (
// Equation(s):
// \seg_control|Mux1~0_combout  = ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux1~0 .extended_lut = "off";
defparam \seg_control|Mux1~0 .lut_mask = 64'hCFCF00000C0C0000;
defparam \seg_control|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \seg_control|Mux0~0 (
// Equation(s):
// \seg_control|Mux0~0_combout  = ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( 
// \seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( !\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seg_control|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux0~0 .extended_lut = "off";
defparam \seg_control|Mux0~0 .lut_mask = 64'h3C3CC0C03F3FC0C0;
defparam \seg_control|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N39
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( VCC ) + ( (!\opcode[2]~input_o  & \alu|Mux0~2_combout ) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~22_cout  ))
// \seg_control|Div1|auto_generated|divider|divider|op_4~6  = CARRY(( VCC ) + ( (!\opcode[2]~input_o  & \alu|Mux0~2_combout ) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\opcode[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux0~2_combout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FF550000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N42
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~6  ))
// \seg_control|Div1|auto_generated|divider|divider|op_4~10  = CARRY(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\alu|F[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N45
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~10  ))
// \seg_control|Div1|auto_generated|divider|divider|op_4~14  = CARRY(( \alu|F[7]~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\alu|F[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000005555;
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N48
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~14  ))
// \seg_control|Div1|auto_generated|divider|divider|op_4~18  = CARRY(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|F[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N51
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N21
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11_combout  = (!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & \seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11 .lut_mask = 64'h2222222222222222;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N24
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \alu|F[7]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|F[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N9
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \alu|Mux1~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~26_cout  ))
// \seg_control|Div1|auto_generated|divider|divider|op_5~22  = CARRY(( \alu|Mux1~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000F0F;
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N12
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\alu|Mux0~1_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~22  ))
// \seg_control|Div1|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\alu|Mux0~1_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\alu|Mux0~1_combout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FC0C00000000;
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N15
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \seg_control|Div1|auto_generated|divider|divider|op_5~10  ))
// \seg_control|Div1|auto_generated|divider|divider|op_5~14  = CARRY(( (\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \seg_control|Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h00000000000055FF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N18
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\alu|F[7]~0_combout )) ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~14  ))
// \seg_control|Div1|auto_generated|divider|divider|op_5~18  = CARRY(( (!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\alu|F[7]~0_combout )) ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\alu|F[7]~0_combout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00001B1B;
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N21
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_4~17_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\alu|F[7]~0_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000EE440000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N24
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N30
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout  & ( !\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \alu|F[7]~0_combout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout ) # (\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( 
// !\alu|F[7]~0_combout  & ( (!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & \seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout ) ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|F[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h2222222277777777;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N0
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \alu|Mux0~1_combout  ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux0~1_combout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N36
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N39
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \alu|Mux2~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~26_cout  ))
// \seg_control|Div1|auto_generated|divider|divider|op_6~22  = CARRY(( \alu|Mux2~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\alu|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005555;
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N42
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\alu|Mux1~0_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~22  ))
// \seg_control|Div1|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\alu|Mux1~0_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\alu|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000EE4400000000;
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N45
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( VCC ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~18  ))
// \seg_control|Div1|auto_generated|divider|divider|op_6~10  = CARRY(( VCC ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N48
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~10  ))
// \seg_control|Div1|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA5000000000;
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N51
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7_combout )))) ) + ( VCC ) + ( 
// \seg_control|Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000002777;
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N54
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N33
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4_combout  = ( !\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N21
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6_combout  = (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & \seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h0505050505050505;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N3
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout  ) ) # ( 
// !\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N33
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \alu|Mux1~0_combout  ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datac(!\alu|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9 .lut_mask = 64'h333333330F0F0F0F;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N39
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \alu|Mux3~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~26_cout  ))
// \seg_control|Div1|auto_generated|divider|divider|op_7~22  = CARRY(( \alu|Mux3~0_combout  ) + ( VCC ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000000F0F;
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\alu|Mux2~0_combout )) ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~22  ))
// \seg_control|Div1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\alu|Mux2~0_combout )) ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\alu|Mux2~0_combout ),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N45
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~18  ))
// \seg_control|Div1|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~14  ))
// \seg_control|Div1|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N51
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|op_6~13_sumout )) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ) # (\seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4_combout )))) ) + ( VCC ) + ( 
// \seg_control|Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000004777;
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N54
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N27
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0_combout  = ( !\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h5555000055550000;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h00000F0F00000F0F;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10_combout  = ( \seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout  & ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// \seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N33
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12_combout  = (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout )) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\alu|Mux2~0_combout )))

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\alu|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N0
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N3
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\opcode[2]~input_o  & (((\alu|Mux4~2_combout )))) # (\opcode[2]~input_o  & (((\alu|Mux4~0_combout )) # (\alu|Mux4~1_combout ))) ) + ( VCC ) + ( 
// \seg_control|Div1|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\alu|Mux4~1_combout ),
	.datab(!\opcode[2]~input_o ),
	.datac(!\alu|Mux4~0_combout ),
	.datad(!\alu|Mux4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h00000000000013DF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N6
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_8~18_cout  = CARRY(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\alu|Mux3~0_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\alu|Mux3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000EE4400000000;
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N9
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_8~14_cout  = CARRY(( VCC ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[25]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N12
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_8~10_cout  = CARRY(( GND ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Div1|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10_combout )) ) + ( \seg_control|Div1|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FA5000000000;
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N15
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\seg_control|Div1|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3_combout )) # (\seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( 
// \seg_control|Div1|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \seg_control|Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \seg_control|Mux13~0 (
// Equation(s):
// \seg_control|Mux13~0_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux13~0 .extended_lut = "off";
defparam \seg_control|Mux13~0 .lut_mask = 64'h00030003000C000C;
defparam \seg_control|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N3
cyclonev_lcell_comb \seg_control|Mux12~0 (
// Equation(s):
// \seg_control|Mux12~0_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// !\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux12~0 .extended_lut = "off";
defparam \seg_control|Mux12~0 .lut_mask = 64'h0044004444004400;
defparam \seg_control|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \seg_control|Mux11~0 (
// Equation(s):
// \seg_control|Mux11~0_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// !\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux11~0 .extended_lut = "off";
defparam \seg_control|Mux11~0 .lut_mask = 64'h0000000010101010;
defparam \seg_control|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N9
cyclonev_lcell_comb \seg_control|Mux10~0 (
// Equation(s):
// \seg_control|Mux10~0_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & !\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) # (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux10~0 .extended_lut = "off";
defparam \seg_control|Mux10~0 .lut_mask = 64'h4433443300440044;
defparam \seg_control|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \seg_control|Mux9~0 (
// Equation(s):
// \seg_control|Mux9~0_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( ((\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) # (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux9~0 .extended_lut = "off";
defparam \seg_control|Mux9~0 .lut_mask = 64'h0F3F0F3F000C000C;
defparam \seg_control|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N15
cyclonev_lcell_comb \seg_control|Mux8~0 (
// Equation(s):
// \seg_control|Mux8~0_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// !\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ) # (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux8~0 .extended_lut = "off";
defparam \seg_control|Mux8~0 .lut_mask = 64'h5511551111001100;
defparam \seg_control|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N18
cyclonev_lcell_comb \seg_control|Mux7~0 (
// Equation(s):
// \seg_control|Mux7~0_combout  = ( \seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( !\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  $ (((!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  & \seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout )) # (\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout  $ (!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\seg_control|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seg_control|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seg_control|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux7~0 .extended_lut = "off";
defparam \seg_control|Mux7~0 .lut_mask = 64'h1616161656565656;
defparam \seg_control|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~34 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~34_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~34 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~34 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N3
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( \alu|Mux3~0_combout  ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~34_cout  ))
// \seg_control|Div0|auto_generated|divider|divider|op_7~30  = CARRY(( \alu|Mux3~0_combout  ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000000F0F;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( \alu|Mux2~0_combout  ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~30  ))
// \seg_control|Div0|auto_generated|divider|divider|op_7~26  = CARRY(( \alu|Mux2~0_combout  ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000000000000F0F;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N9
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \alu|Mux1~0_combout  ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~26  ))
// \seg_control|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( \alu|Mux1~0_combout  ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\alu|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF00005555;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\opcode[2]~input_o  & \alu|Mux0~2_combout ) ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~22  ))
// \seg_control|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\opcode[2]~input_o  & \alu|Mux0~2_combout ) ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\opcode[2]~input_o ),
	.datab(gnd),
	.datac(!\alu|Mux0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000000000000A0A;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N15
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~18  ))
// \seg_control|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( \alu|F[7]~0_combout  ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|F[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000000000000F0F;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~14  ))
// \seg_control|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\alu|F[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00003333;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N21
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~10  ))
// \seg_control|Div0|auto_generated|divider|divider|op_7~6  = CARRY(( \alu|F[7]~0_combout  ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|F[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0_combout  = ( \seg_control|Div0|auto_generated|divider|divider|op_7~21_sumout  & ( (!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ) # (\alu|Mux1~0_combout ) ) ) # ( 
// !\seg_control|Div0|auto_generated|divider|divider|op_7~21_sumout  & ( (\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & \alu|Mux1~0_combout ) ) )

	.dataa(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\alu|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1_combout  = (!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & \seg_control|Div0|auto_generated|divider|divider|op_7~25_sumout )

	.dataa(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\seg_control|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2_combout  = ( \alu|Mux2~0_combout  & ( \seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu|Mux2~0_combout ),
	.dataf(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N30
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N33
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( (!\opcode[2]~input_o  & (((\alu|Mux4~2_combout )))) # (\opcode[2]~input_o  & (((\alu|Mux4~0_combout )) # (\alu|Mux4~1_combout ))) ) + ( VCC ) + ( 
// \seg_control|Div0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\alu|Mux4~1_combout ),
	.datab(!\opcode[2]~input_o ),
	.datac(!\alu|Mux4~0_combout ),
	.datad(!\alu|Mux4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h00000000000013DF;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N36
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~30_cout  = CARRY(( (!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Div0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\alu|Mux3~0_combout )) ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(!\alu|Mux3~0_combout ),
	.datac(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\seg_control|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h00000000000003F3;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N39
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (\seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2_combout ) # (\seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1_combout ) ) + ( GND ) + ( 
// \seg_control|Div0|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\seg_control|Div0|auto_generated|divider|divider|StageOut[49]~1_combout ),
	.datab(gnd),
	.datac(!\seg_control|Div0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000FFFF00005F5F;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N42
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( \seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0_combout  ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\seg_control|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h00000000000000FF;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N45
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( VCC ) + ( (!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\seg_control|Div0|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\alu|Mux0~2_combout  & (!\opcode[2]~input_o ))) ) + ( \seg_control|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\alu|Mux0~2_combout ),
	.datab(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\opcode[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seg_control|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000EF230000FFFF;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N48
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\alu|F[7]~0_combout )) ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\alu|F[7]~0_combout ),
	.datab(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seg_control|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000FFFF00001D1D;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N51
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\seg_control|Div0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\alu|F[7]~0_combout )) ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\alu|F[7]~0_combout ),
	.datab(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seg_control|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF00001D1D;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\seg_control|Div0|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\alu|F[7]~0_combout ))) ) + ( VCC ) + ( \seg_control|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\seg_control|Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\alu|F[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seg_control|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000004747;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N57
cyclonev_lcell_comb \seg_control|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seg_control|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seg_control|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seg_control|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N30
cyclonev_lcell_comb \seg_control|Mux20~0 (
// Equation(s):
// \seg_control|Mux20~0_combout  = ( \seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( !\seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux20~0 .extended_lut = "off";
defparam \seg_control|Mux20~0 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \seg_control|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N36
cyclonev_lcell_comb \seg_control|Mux18~0 (
// Equation(s):
// \seg_control|Mux18~0_combout  = ( !\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux18~0 .extended_lut = "off";
defparam \seg_control|Mux18~0 .lut_mask = 64'h3333000033330000;
defparam \seg_control|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N15
cyclonev_lcell_comb \seg_control|Mux15~0 (
// Equation(s):
// \seg_control|Mux15~0_combout  = ( \seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( !\seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seg_control|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\seg_control|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_control|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_control|Mux15~0 .extended_lut = "off";
defparam \seg_control|Mux15~0 .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \seg_control|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
