Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Sep  4 13:30:13 2020
| Host         : Gertrude running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[0].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[10].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[11].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[12].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[13].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[14].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[15].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[16].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[17].nolabel_line75/clkOut_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk2[18].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[1].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[2].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[3].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[4].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[5].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[6].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[7].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[8].nolabel_line75/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk2[9].nolabel_line75/clkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.310        0.000                      0                   79        0.190        0.000                      0                   79        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.310        0.000                      0                   79        0.190        0.000                      0                   79        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 genblk1[2].nolabel_line55/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.828ns (22.644%)  route 2.829ns (77.356%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    genblk1[2].nolabel_line55/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  genblk1[2].nolabel_line55/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  genblk1[2].nolabel_line55/Q_reg/Q
                         net (fo=5, routed)           1.314     6.851    genblk1[2].nolabel_line55/p_2_out
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.975 r  genblk1[2].nolabel_line55/num[3]_i_7__0/O
                         net (fo=2, routed)           0.678     7.653    bcd2/up02_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.777 r  bcd2/num[2]_i_2__1/O
                         net (fo=3, routed)           0.837     8.614    bcd2/num[2]_i_2__1_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.738 r  bcd2/num[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.738    bcd2/num[1]_i_1__1_n_0
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    bcd2/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[1]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.032    15.048    bcd2/num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 genblk1[2].nolabel_line55/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.828ns (22.675%)  route 2.824ns (77.325%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    genblk1[2].nolabel_line55/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  genblk1[2].nolabel_line55/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  genblk1[2].nolabel_line55/Q_reg/Q
                         net (fo=5, routed)           1.314     6.851    genblk1[2].nolabel_line55/p_2_out
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.975 r  genblk1[2].nolabel_line55/num[3]_i_7__0/O
                         net (fo=2, routed)           0.678     7.653    bcd2/up02_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.777 r  bcd2/num[2]_i_2__1/O
                         net (fo=3, routed)           0.832     8.609    bcd2/num[2]_i_2__1_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  bcd2/num[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.733    bcd2/num[0]_i_1__0_n_0
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    bcd2/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031    15.047    bcd2/num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 nolabel_line48/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.058ns (29.268%)  route 2.557ns (70.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  nolabel_line48/Q_reg/Q
                         net (fo=3, routed)           0.823     6.360    bcd3/set0
    SLICE_X33Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  bcd3/cout_i_1/O
                         net (fo=24, routed)          0.937     7.421    bcd1/bout_reg_1
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.150     7.571 r  bcd1/num[3]_i_5__0/O
                         net (fo=4, routed)           0.797     8.368    bcd2/num_reg[0]_1
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.328     8.696 r  bcd2/num[3]_i_2__0/O
                         net (fo=1, routed)           0.000     8.696    bcd2/num[3]_i_2__0_n_0
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    bcd2/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031    15.047    bcd2/num_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 nolabel_line48/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/num_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.881%)  route 2.373ns (77.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line48/Q_reg/Q
                         net (fo=3, routed)           0.823     6.360    bcd3/set0
    SLICE_X33Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.484 r  bcd3/cout_i_1/O
                         net (fo=24, routed)          0.937     7.421    bcd1/bout_reg_1
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.545 r  bcd1/num[3]_i_1__1/O
                         net (fo=4, routed)           0.613     8.158    bcd2/num_reg[3]_0[0]
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    bcd2/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.811    bcd2/num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 nolabel_line48/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/num_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.881%)  route 2.373ns (77.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line48/Q_reg/Q
                         net (fo=3, routed)           0.823     6.360    bcd3/set0
    SLICE_X33Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.484 r  bcd3/cout_i_1/O
                         net (fo=24, routed)          0.937     7.421    bcd1/bout_reg_1
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.545 r  bcd1/num[3]_i_1__1/O
                         net (fo=4, routed)           0.613     8.158    bcd2/num_reg[3]_0[0]
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    bcd2/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[1]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.811    bcd2/num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 nolabel_line48/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/num_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.881%)  route 2.373ns (77.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line48/Q_reg/Q
                         net (fo=3, routed)           0.823     6.360    bcd3/set0
    SLICE_X33Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.484 r  bcd3/cout_i_1/O
                         net (fo=24, routed)          0.937     7.421    bcd1/bout_reg_1
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.545 r  bcd1/num[3]_i_1__1/O
                         net (fo=4, routed)           0.613     8.158    bcd2/num_reg[3]_0[0]
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    bcd2/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[2]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.811    bcd2/num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 nolabel_line48/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/num_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.881%)  route 2.373ns (77.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line48/Q_reg/Q
                         net (fo=3, routed)           0.823     6.360    bcd3/set0
    SLICE_X33Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.484 r  bcd3/cout_i_1/O
                         net (fo=24, routed)          0.937     7.421    bcd1/bout_reg_1
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.545 r  bcd1/num[3]_i_1__1/O
                         net (fo=4, routed)           0.613     8.158    bcd2/num_reg[3]_0[0]
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    bcd2/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  bcd2/num_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.811    bcd2/num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 nolabel_line47/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.828ns (25.132%)  route 2.467ns (74.868%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    nolabel_line47/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  nolabel_line47/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line47/Q_reg/Q
                         net (fo=5, routed)           0.959     6.497    nolabel_line47/set9
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.124     6.621 r  nolabel_line47/num[3]_i_8/O
                         net (fo=3, routed)           0.683     7.304    bcd0/set90
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.428 r  bcd0/num[3]_i_4__1/O
                         net (fo=2, routed)           0.824     8.252    bcd1/num_reg[0]_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.376 r  bcd1/num[3]_i_2__1/O
                         net (fo=1, routed)           0.000     8.376    bcd1/num[3]_i_2__1_n_0
    SLICE_X32Y16         FDRE                                         r  bcd1/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.438    14.779    bcd1/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  bcd1/num_reg[3]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.029    15.048    bcd1/num_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 nolabel_line48/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd3/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.276%)  route 2.448ns (74.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  nolabel_line48/Q_reg/Q
                         net (fo=3, routed)           0.823     6.360    bcd3/set0
    SLICE_X33Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  bcd3/cout_i_1/O
                         net (fo=24, routed)          0.809     7.294    bcd3/bout_reg_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.418 r  bcd3/num[2]_i_2__2/O
                         net (fo=3, routed)           0.815     8.233    bcd3/num[2]_i_2__2_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  bcd3/num[0]_i_1/O
                         net (fo=1, routed)           0.000     8.357    bcd3/num[0]_i_1_n_0
    SLICE_X31Y17         FDRE                                         r  bcd3/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.437    14.778    bcd3/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  bcd3/num_reg[0]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)        0.031    15.049    bcd3/num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 genblk1[1].nolabel_line55/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.828ns (25.302%)  route 2.444ns (74.698%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     5.081    genblk1[1].nolabel_line55/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  genblk1[1].nolabel_line55/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  genblk1[1].nolabel_line55/Q_reg/Q
                         net (fo=5, routed)           1.128     6.665    genblk1[1].nolabel_line55/p_4_out
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  genblk1[1].nolabel_line55/num[3]_i_7/O
                         net (fo=2, routed)           0.678     7.467    bcd1/up0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  bcd1/num[2]_i_2__0/O
                         net (fo=3, routed)           0.639     8.230    bcd1/num[2]_i_2__0_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.354 r  bcd1/num[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.354    bcd1/num[0]_i_1__1_n_0
    SLICE_X32Y16         FDRE                                         r  bcd1/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.438    14.779    bcd1/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  bcd1/num_reg[0]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.031    15.050    bcd1/num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  6.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 genblk1[0].nolabel_line55/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].nolabel_line55/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    genblk1[0].nolabel_line55/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  genblk1[0].nolabel_line55/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  genblk1[0].nolabel_line55/last_state_reg/Q
                         net (fo=1, routed)           0.054     1.625    genblk1[0].nolabel_line54/last_state
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.099     1.724 r  genblk1[0].nolabel_line54/Q_i_1__2/O
                         net (fo=1, routed)           0.000     1.724    genblk1[0].nolabel_line55/Q_reg_0
    SLICE_X33Y14         FDRE                                         r  genblk1[0].nolabel_line55/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    genblk1[0].nolabel_line55/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  genblk1[0].nolabel_line55/Q_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091     1.533    genblk1[0].nolabel_line55/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 genblk1[1].nolabel_line53/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].nolabel_line53/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    genblk1[1].nolabel_line53/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  genblk1[1].nolabel_line53/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  genblk1[1].nolabel_line53/last_state_reg/Q
                         net (fo=1, routed)           0.054     1.625    genblk1[1].nolabel_line52/last_state
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.099     1.724 r  genblk1[1].nolabel_line52/Q_i_1__3/O
                         net (fo=1, routed)           0.000     1.724    genblk1[1].nolabel_line53/Q_reg_0
    SLICE_X33Y13         FDRE                                         r  genblk1[1].nolabel_line53/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    genblk1[1].nolabel_line53/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  genblk1[1].nolabel_line53/Q_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.091     1.533    genblk1[1].nolabel_line53/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 genblk1[3].nolabel_line55/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].nolabel_line55/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    genblk1[3].nolabel_line55/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  genblk1[3].nolabel_line55/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  genblk1[3].nolabel_line55/last_state_reg/Q
                         net (fo=1, routed)           0.054     1.625    genblk1[3].nolabel_line54/last_state
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.099     1.724 r  genblk1[3].nolabel_line54/Q_i_1__8/O
                         net (fo=1, routed)           0.000     1.724    genblk1[3].nolabel_line55/Q_reg_0
    SLICE_X31Y14         FDRE                                         r  genblk1[3].nolabel_line55/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    genblk1[3].nolabel_line55/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  genblk1[3].nolabel_line55/Q_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.091     1.533    genblk1[3].nolabel_line55/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 genblk1[0].nolabel_line53/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].nolabel_line53/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    genblk1[0].nolabel_line53/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  genblk1[0].nolabel_line53/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  genblk1[0].nolabel_line53/last_state_reg/Q
                         net (fo=1, routed)           0.062     1.632    genblk1[0].nolabel_line52/last_state
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.099     1.731 r  genblk1[0].nolabel_line52/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.731    genblk1[0].nolabel_line53/Q_reg_0
    SLICE_X32Y13         FDRE                                         r  genblk1[0].nolabel_line53/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    genblk1[0].nolabel_line53/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  genblk1[0].nolabel_line53/Q_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.091     1.533    genblk1[0].nolabel_line53/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line48/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.226ns (77.620%)  route 0.065ns (22.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  nolabel_line48/last_state_reg/Q
                         net (fo=1, routed)           0.065     1.635    nolabel_line46/last_state
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.098     1.733 r  nolabel_line46/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    nolabel_line48/Q_reg_0
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/Q_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.092     1.534    nolabel_line48/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line45/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    nolabel_line45/clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  nolabel_line45/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  nolabel_line45/Q_reg/Q
                         net (fo=2, routed)           0.095     1.701    nolabel_line45/BTNU_d
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  nolabel_line45/Q_i_1/O
                         net (fo=1, routed)           0.000     1.746    nolabel_line47/Q_reg_1
    SLICE_X31Y14         FDRE                                         r  nolabel_line47/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    nolabel_line47/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  nolabel_line47/Q_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.092     1.547    nolabel_line47/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 genblk1[0].nolabel_line54/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].nolabel_line55/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.181%)  route 0.164ns (53.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.560     1.443    genblk1[0].nolabel_line54/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  genblk1[0].nolabel_line54/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  genblk1[0].nolabel_line54/Q_reg/Q
                         net (fo=2, routed)           0.164     1.748    genblk1[0].nolabel_line55/sw_d_1
    SLICE_X33Y14         FDRE                                         r  genblk1[0].nolabel_line55/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    genblk1[0].nolabel_line55/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  genblk1[0].nolabel_line55/last_state_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.075     1.532    genblk1[0].nolabel_line55/last_state_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bcd1/cout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd2/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.757%)  route 0.167ns (47.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.557     1.440    bcd1/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  bcd1/cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  bcd1/cout_reg/Q
                         net (fo=5, routed)           0.167     1.748    bcd2/couts_1
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  bcd2/cout_i_1__1/O
                         net (fo=1, routed)           0.000     1.793    bcd2/cout0
    SLICE_X30Y16         FDRE                                         r  bcd2/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.825     1.952    bcd2/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  bcd2/cout_reg/C
                         clock pessimism             -0.497     1.455    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.121     1.576    bcd2/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line46/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.504%)  route 0.169ns (54.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    nolabel_line46/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  nolabel_line46/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line46/Q_reg/Q
                         net (fo=2, routed)           0.169     1.752    nolabel_line48/BTNC_d
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    nolabel_line48/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line48/last_state_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.078     1.535    nolabel_line48/last_state_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 genblk1[1].nolabel_line52/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].nolabel_line53/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.444    genblk1[1].nolabel_line52/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  genblk1[1].nolabel_line52/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  genblk1[1].nolabel_line52/Q_reg/Q
                         net (fo=2, routed)           0.181     1.766    genblk1[1].nolabel_line53/sw_d_2
    SLICE_X33Y13         FDRE                                         r  genblk1[1].nolabel_line53/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.954    genblk1[1].nolabel_line53/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  genblk1[1].nolabel_line53/last_state_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.075     1.532    genblk1[1].nolabel_line53/last_state_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y15   bcd0/bout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y16   bcd0/cout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y15   bcd0/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   bcd0/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   bcd0/num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   bcd0/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y15   bcd1/bout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   bcd1/cout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   bcd1/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   genblk2[0].nolabel_line75/clkOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y11   genblk1[0].nolabel_line52/last_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y11   genblk1[0].nolabel_line54/last_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y10   genblk1[1].nolabel_line52/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y10   genblk1[1].nolabel_line52/last_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y10   genblk1[1].nolabel_line54/last_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y11   genblk1[2].nolabel_line52/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y10   genblk1[2].nolabel_line52/last_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y10   genblk1[2].nolabel_line54/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y10   genblk1[2].nolabel_line54/last_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   bcd0/bout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   bcd0/cout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y15   bcd0/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   bcd0/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   bcd0/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   bcd0/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   bcd1/bout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   bcd1/cout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y16   bcd1/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y14   bcd1/num_reg[1]/C



