INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/div2_clock/div2_clock_file/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/div2_clock/div2_clock_file/time_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/div2_clock/div2_clock/div2_clock.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
