Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Nov 30 19:43:17 2017
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file div_by_min_timing_summary_routed.rpt -rpx div_by_min_timing_summary_routed.rpx
| Design       : div_by_min
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[0][7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[1][7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[2][7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_in[3][7] (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: min_done (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: num_int[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: num_int[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: num_int[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: num_int[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bank_at_idx_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.193        0.000                      0                  249        0.171        0.000                      0                  249        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.193        0.000                      0                  202        0.171        0.000                      0                  202        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.936        0.000                      0                   47        0.547        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/R_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 2.019ns (34.740%)  route 3.793ns (65.260%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.419     7.403    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  divider/R[0]_i_4/O
                         net (fo=4, routed)           0.848     8.375    divider/R[0]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.124     8.499 r  divider/i__carry_i_1/O
                         net (fo=1, routed)           0.471     8.970    divider/p_0_in[0]
    SLICE_X3Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  divider/R0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.496    divider/R0_inferred__1/i__carry_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.830 r  divider/R0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.805    10.635    divider/R0[5]
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.331    10.966 r  divider/R[5]_i_1/O
                         net (fo=1, routed)           0.000    10.966    divider/p_1_in[5]
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.075    15.159    divider/R_reg[5]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/R_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.925ns (33.675%)  route 3.791ns (66.325%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.419     7.403    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  divider/R[0]_i_4/O
                         net (fo=4, routed)           0.848     8.375    divider/R[0]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.124     8.499 r  divider/i__carry_i_1/O
                         net (fo=1, routed)           0.471     8.970    divider/p_0_in[0]
    SLICE_X3Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  divider/R0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.496    divider/R0_inferred__1/i__carry_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.735 r  divider/R0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.804    10.539    divider/R0[6]
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.332    10.871 r  divider/R[6]_i_2/O
                         net (fo=1, routed)           0.000    10.871    divider/p_1_in[6]
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.075    15.159    divider/R_reg[6]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/R_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.478ns (26.357%)  route 4.130ns (73.643%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.820     7.804    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  divider/i__carry_i_9/O
                         net (fo=1, routed)           0.602     8.530    divider/i__carry_i_9_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  divider/i__carry_i_4/O
                         net (fo=1, routed)           0.385     9.039    divider/i__carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.565 r  divider/R1_inferred__0/i__carry/CO[3]
                         net (fo=23, routed)          1.073    10.638    divider/R1_inferred__0/i__carry_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.124    10.762 r  divider/R[1]_i_1/O
                         net (fo=1, routed)           0.000    10.762    divider/p_1_in[1]
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.031    15.115    divider/R_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/R_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 1.478ns (26.470%)  route 4.106ns (73.530%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.820     7.804    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  divider/i__carry_i_9/O
                         net (fo=1, routed)           0.602     8.530    divider/i__carry_i_9_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  divider/i__carry_i_4/O
                         net (fo=1, routed)           0.385     9.039    divider/i__carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.565 r  divider/R1_inferred__0/i__carry/CO[3]
                         net (fo=23, routed)          1.049    10.614    divider/R1_inferred__0/i__carry_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.124    10.738 r  divider/R[4]_i_1/O
                         net (fo=1, routed)           0.000    10.738    divider/p_1_in[4]
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X1Y41          FDCE                                         r  divider/R_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.031    15.115    divider/R_reg[4]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.478ns (26.560%)  route 4.087ns (73.440%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.820     7.804    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  divider/i__carry_i_9/O
                         net (fo=1, routed)           0.602     8.530    divider/i__carry_i_9_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  divider/i__carry_i_4/O
                         net (fo=1, routed)           0.385     9.039    divider/i__carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.565 r  divider/R1_inferred__0/i__carry/CO[3]
                         net (fo=23, routed)          1.030    10.595    divider/R1_inferred__0/i__carry_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.719 r  divider/result[4]_i_1/O
                         net (fo=1, routed)           0.000    10.719    divider/p_2_in[4]
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)        0.029    15.112    divider/result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.478ns (26.614%)  route 4.075ns (73.386%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.820     7.804    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  divider/i__carry_i_9/O
                         net (fo=1, routed)           0.602     8.530    divider/i__carry_i_9_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  divider/i__carry_i_4/O
                         net (fo=1, routed)           0.385     9.039    divider/i__carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.565 r  divider/R1_inferred__0/i__carry/CO[3]
                         net (fo=23, routed)          1.019    10.584    divider/R1_inferred__0/i__carry_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.708 r  divider/result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.708    divider/p_2_in[6]
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)        0.031    15.114    divider/result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.778ns (31.591%)  route 3.850ns (68.409%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.419     7.403    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  divider/R[0]_i_4/O
                         net (fo=4, routed)           0.848     8.375    divider/R[0]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.124     8.499 r  divider/i__carry_i_1/O
                         net (fo=1, routed)           0.471     8.970    divider/p_0_in[0]
    SLICE_X3Y40          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.585 r  divider/R0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.862    10.448    divider/R0[3]
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.335    10.783 r  divider/R[3]_i_1/O
                         net (fo=1, routed)           0.000    10.783    divider/p_1_in[3]
    SLICE_X2Y40          FDCE                                         r  divider/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X2Y40          FDCE                                         r  divider/R_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y40          FDCE (Setup_fdce_C_D)        0.118    15.201    divider/R_reg[3]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.478ns (26.699%)  route 4.058ns (73.301%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.820     7.804    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  divider/i__carry_i_9/O
                         net (fo=1, routed)           0.602     8.530    divider/i__carry_i_9_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  divider/i__carry_i_4/O
                         net (fo=1, routed)           0.385     9.039    divider/i__carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.565 r  divider/R1_inferred__0/i__carry/CO[3]
                         net (fo=23, routed)          1.001    10.566    divider/R1_inferred__0/i__carry_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124    10.690 r  divider/Q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.690    divider/Q[3]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  divider/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X1Y42          FDCE                                         r  divider/Q_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.029    15.113    divider/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.478ns (26.709%)  route 4.056ns (73.291%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.820     7.804    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  divider/i__carry_i_9/O
                         net (fo=1, routed)           0.602     8.530    divider/i__carry_i_9_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  divider/i__carry_i_4/O
                         net (fo=1, routed)           0.385     9.039    divider/i__carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.565 r  divider/R1_inferred__0/i__carry/CO[3]
                         net (fo=23, routed)          0.999    10.564    divider/R1_inferred__0/i__carry_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124    10.688 r  divider/Q[7]_i_1/O
                         net (fo=1, routed)           0.000    10.688    divider/Q[7]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  divider/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X1Y42          FDCE                                         r  divider/Q_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.031    15.115    divider/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 divider/idx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.478ns (26.622%)  route 4.074ns (73.378%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.633     5.154    divider/CLK
    SLICE_X4Y39          FDPE                                         r  divider/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  divider/idx_reg[0]/Q
                         net (fo=25, routed)          1.250     6.860    divider/idx_reg__0[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     6.984 r  divider/R[0]_i_7/O
                         net (fo=2, routed)           0.820     7.804    divider/R[0]_i_7_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  divider/i__carry_i_9/O
                         net (fo=1, routed)           0.602     8.530    divider/i__carry_i_9_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  divider/i__carry_i_4/O
                         net (fo=1, routed)           0.385     9.039    divider/i__carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.565 r  divider/R1_inferred__0/i__carry/CO[3]
                         net (fo=23, routed)          1.017    10.582    divider/R1_inferred__0/i__carry_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124    10.706 r  divider/Q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.706    divider/Q[5]_i_1_n_0
    SLICE_X2Y40          FDCE                                         r  divider/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X2Y40          FDCE                                         r  divider/Q_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y40          FDCE (Setup_fdce_C_D)        0.077    15.160    divider/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 divider/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_buf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    divider/CLK
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  divider/result_reg[4]/Q
                         net (fo=1, routed)           0.120     1.738    result[4]
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.075     1.567    result_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 divider/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    divider/CLK
    SLICE_X1Y40          FDCE                                         r  divider/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  divider/result_reg[5]/Q
                         net (fo=1, routed)           0.116     1.734    result[5]
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.071     1.563    result_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 divider/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    divider/CLK
    SLICE_X0Y39          FDCE                                         r  divider/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  divider/Q_reg[2]/Q
                         net (fo=2, routed)           0.098     1.715    divider/Q_1[2]
    SLICE_X1Y39          LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  divider/result[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    divider/p_2_in[2]
    SLICE_X1Y39          FDCE                                         r  divider/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    divider/CLK
    SLICE_X1Y39          FDCE                                         r  divider/result_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y39          FDCE (Hold_fdce_C_D)         0.092     1.581    divider/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 divider/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    divider/CLK
    SLICE_X1Y39          FDCE                                         r  divider/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  divider/result_reg[0]/Q
                         net (fo=1, routed)           0.105     1.722    result[0]
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.046     1.538    result_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 result_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bank_buf_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  result_buf_reg[1]/Q
                         net (fo=4, routed)           0.126     1.743    result_buf[1]
    SLICE_X0Y36          FDCE                                         r  bank_buf_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  bank_buf_reg[2][1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.066     1.555    bank_buf_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.056%)  route 0.140ns (42.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X7Y41          FDPE                                         r  bank_at_idx_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  bank_at_idx_reg[7]_P/Q
                         net (fo=4, routed)           0.140     1.756    divider/bank_at_idx_reg[7]_P_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  divider/numerator[7]_C_i_1/O
                         net (fo=1, routed)           0.000     1.801    divider_n_25
    SLICE_X6Y40          FDCE                                         r  numerator_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  numerator_reg[7]_C/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.120     1.611    numerator_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 result_buf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bank_buf_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.758%)  route 0.094ns (42.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  result_buf_reg[4]/Q
                         net (fo=4, routed)           0.094     1.698    result_buf[4]
    SLICE_X0Y38          FDCE                                         r  bank_buf_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  bank_buf_reg[3][4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.016     1.505    bank_buf_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 result_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bank_buf_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.780%)  route 0.142ns (50.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  result_buf_reg[0]/Q
                         net (fo=4, routed)           0.142     1.759    result_buf[0]
    SLICE_X0Y36          FDCE                                         r  bank_buf_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  bank_buf_reg[2][0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.070     1.559    bank_buf_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 divider/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    divider/CLK
    SLICE_X0Y39          FDCE                                         r  divider/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  divider/Q_reg[6]/Q
                         net (fo=2, routed)           0.128     1.745    divider/Q_1[6]
    SLICE_X0Y40          LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  divider/result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    divider/p_2_in[6]
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    divider/CLK
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.092     1.585    divider/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 result_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bank_buf_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.486%)  route 0.150ns (51.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  result_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  result_buf_reg[2]/Q
                         net (fo=4, routed)           0.150     1.767    result_buf[2]
    SLICE_X0Y36          FDCE                                         r  bank_buf_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  bank_buf_reg[2][2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.070     1.559    bank_buf_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    bank_at_idx_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    bank_at_idx_reg[0]_P/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y36    bank_at_idx_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41    bank_at_idx_reg[3]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X7Y40    bank_at_idx_reg[3]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    bank_at_idx_reg[4]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38    bank_at_idx_reg[4]_P/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    bank_at_idx_reg[5]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32    bank_at_idx_reg[6]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    bank_at_idx_reg[5]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    bank_at_idx_reg[0]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    bank_at_idx_reg[0]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41    bank_at_idx_reg[3]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    bank_at_idx_reg[3]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    bank_at_idx_reg[4]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    bank_at_idx_reg[4]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y32    bank_at_idx_reg[6]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y33    bank_at_idx_reg[6]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    bank_at_idx_reg[7]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    bank_at_idx_reg[2]_P/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    bank_at_idx_reg[5]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    bank_buf_reg[0][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    bank_buf_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    bank_buf_reg[0][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    bank_buf_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    bank_buf_reg[0][4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    bank_buf_reg[0][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    bank_buf_reg[0][5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    bank_buf_reg[0][5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/done_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.580ns (21.896%)  route 2.069ns (78.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.483     7.801    divider/done_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  divider/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X2Y42          FDCE                                         r  divider/done_reg/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.361    14.737    divider/done_reg
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/done_buf_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.580ns (21.896%)  route 2.069ns (78.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.483     7.801    divider/done_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  divider/done_buf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    divider/CLK
    SLICE_X2Y42          FDCE                                         r  divider/done_buf_reg/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.319    14.779    divider/done_buf_reg
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 bank_at_idx_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.642ns (25.680%)  route 1.858ns (74.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  bank_at_idx_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  bank_at_idx_reg[4]_C/Q
                         net (fo=5, routed)           1.066     6.738    bank_at_idx_reg[4]_C_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I4_O)        0.124     6.862 f  numerator_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.792     7.653    numerator_reg[4]_LDC_i_2_n_0
    SLICE_X5Y39          FDCE                                         f  numerator_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  numerator_reg[4]_C/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    14.689    numerator_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 bank_at_idx_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.642ns (26.121%)  route 1.816ns (73.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  bank_at_idx_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  bank_at_idx_reg[4]_C/Q
                         net (fo=5, routed)           1.145     6.816    bank_at_idx_reg[4]_C_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I4_O)        0.124     6.940 f  numerator_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.671     7.611    numerator_reg[4]_LDC_i_1_n_0
    SLICE_X6Y39          FDPE                                         f  numerator_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X6Y39          FDPE                                         r  numerator_reg[4]_P/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y39          FDPE (Recov_fdpe_C_PRE)     -0.361    14.733    numerator_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.740%)  route 1.764ns (75.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.178     7.497    divider/done_i_2_n_0
    SLICE_X0Y40          FDCE                                         f  divider/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.692    divider/result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.740%)  route 1.764ns (75.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.178     7.497    divider/done_i_2_n_0
    SLICE_X0Y40          FDCE                                         f  divider/result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X0Y40          FDCE                                         r  divider/result_reg[6]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.692    divider/result_reg[6]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.786%)  route 1.760ns (75.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.174     7.492    divider/done_i_2_n_0
    SLICE_X1Y40          FDCE                                         f  divider/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X1Y40          FDCE                                         r  divider/result_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.692    divider/result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.786%)  route 1.760ns (75.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.174     7.492    divider/done_i_2_n_0
    SLICE_X1Y40          FDCE                                         f  divider/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X1Y40          FDCE                                         r  divider/result_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.692    divider/result_reg[5]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/result_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.786%)  route 1.760ns (75.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.174     7.492    divider/done_i_2_n_0
    SLICE_X1Y40          FDCE                                         f  divider/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X1Y40          FDCE                                         r  divider/result_reg[7]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.692    divider/result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 start_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/R_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.342%)  route 1.803ns (75.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  start_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  start_div_reg/Q
                         net (fo=2, routed)           0.586     6.195    divider/start_div_reg_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  divider/done_i_2/O
                         net (fo=30, routed)          1.216     7.535    divider/done_i_2_n_0
    SLICE_X2Y40          FDCE                                         f  divider/R_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    divider/CLK
    SLICE_X2Y40          FDCE                                         r  divider/R_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDCE (Recov_fdce_C_CLR)     -0.361    14.736    divider/R_reg[3]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.773%)  route 0.282ns (60.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X7Y41          FDPE                                         r  bank_at_idx_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  bank_at_idx_reg[7]_P/Q
                         net (fo=4, routed)           0.146     1.762    bank_at_idx_reg[7]_P_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.045     1.807 f  numerator_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.136     1.943    numerator_reg[7]_LDC_i_1_n_0
    SLICE_X4Y40          FDPE                                         f  numerator_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y40          FDPE                                         r  numerator_reg[7]_P/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y40          FDPE (Remov_fdpe_C_PRE)     -0.095     1.396    numerator_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.991%)  route 0.317ns (63.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y37          FDPE                                         r  bank_at_idx_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDPE (Prop_fdpe_C_Q)         0.141     1.614 f  bank_at_idx_reg[1]_P/Q
                         net (fo=4, routed)           0.186     1.800    bank_at_idx_reg[1]_P_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I2_O)        0.045     1.845 f  numerator_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.976    numerator_reg[1]_LDC_i_1_n_0
    SLICE_X3Y38          FDPE                                         f  numerator_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X3Y38          FDPE                                         r  numerator_reg[1]_P/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y38          FDPE (Remov_fdpe_C_PRE)     -0.095     1.418    numerator_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.236%)  route 0.300ns (61.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X7Y33          FDPE                                         r  bank_at_idx_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  bank_at_idx_reg[6]_P/Q
                         net (fo=4, routed)           0.169     1.782    bank_at_idx_reg[6]_P_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.045     1.827 f  numerator_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.958    numerator_reg[6]_LDC_i_1_n_0
    SLICE_X7Y34          FDPE                                         f  numerator_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X7Y34          FDPE                                         r  numerator_reg[6]_P/C
                         clock pessimism             -0.499     1.486    
    SLICE_X7Y34          FDPE (Remov_fdpe_C_PRE)     -0.095     1.391    numerator_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.390%)  route 0.308ns (59.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  bank_at_idx_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  bank_at_idx_reg[0]_C/Q
                         net (fo=5, routed)           0.177     1.816    bank_at_idx_reg[0]_C_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.045     1.861 f  numerator_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.131     1.992    numerator_reg[0]_LDC_i_2_n_0
    SLICE_X3Y37          FDCE                                         f  numerator_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  numerator_reg[0]_C/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    numerator_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.197%)  route 0.374ns (66.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y36          FDPE                                         r  bank_at_idx_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  bank_at_idx_reg[5]_P/Q
                         net (fo=4, routed)           0.243     1.856    bank_at_idx_reg[5]_P_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.045     1.901 f  numerator_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.032    numerator_reg[5]_LDC_i_1_n_0
    SLICE_X5Y35          FDPE                                         f  numerator_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y35          FDPE                                         r  numerator_reg[5]_P/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y35          FDPE (Remov_fdpe_C_PRE)     -0.095     1.392    numerator_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.112%)  route 0.412ns (68.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X7Y40          FDPE                                         r  bank_at_idx_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  bank_at_idx_reg[3]_P/Q
                         net (fo=4, routed)           0.160     1.777    bank_at_idx_reg[3]_P_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.822 f  numerator_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.251     2.073    numerator_reg[3]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  numerator_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  numerator_reg[3]_C/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    numerator_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.720%)  route 0.440ns (70.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y35          FDPE                                         r  bank_at_idx_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  bank_at_idx_reg[0]_P/Q
                         net (fo=4, routed)           0.218     1.833    bank_at_idx_reg[0]_P_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I2_O)        0.045     1.878 f  numerator_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.222     2.100    numerator_reg[0]_LDC_i_1_n_0
    SLICE_X2Y37          FDPE                                         f  numerator_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y37          FDPE                                         r  numerator_reg[0]_P/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     1.419    numerator_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.989%)  route 0.456ns (71.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y36          FDPE                                         r  bank_at_idx_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  bank_at_idx_reg[5]_P/Q
                         net (fo=4, routed)           0.288     1.901    bank_at_idx_reg[5]_P_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.045     1.946 f  numerator_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.167     2.114    numerator_reg[5]_LDC_i_2_n_0
    SLICE_X6Y35          FDCE                                         f  numerator_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  numerator_reg[5]_C/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    numerator_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.832%)  route 0.409ns (66.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  bank_at_idx_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  bank_at_idx_reg[6]_C/Q
                         net (fo=5, routed)           0.235     1.869    bank_at_idx_reg[6]_C_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.045     1.914 f  numerator_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.174     2.088    numerator_reg[6]_LDC_i_2_n_0
    SLICE_X5Y34          FDCE                                         f  numerator_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  numerator_reg[6]_C/C
                         clock pessimism             -0.499     1.486    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    numerator_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 bank_at_idx_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numerator_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.491%)  route 0.434ns (67.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X6Y36          FDPE                                         r  bank_at_idx_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDPE (Prop_fdpe_C_Q)         0.164     1.636 f  bank_at_idx_reg[2]_P/Q
                         net (fo=4, routed)           0.150     1.787    bank_at_idx_reg[2]_P_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.045     1.832 f  numerator_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.284     2.115    numerator_reg[2]_LDC_i_1_n_0
    SLICE_X6Y37          FDPE                                         f  numerator_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  numerator_reg[2]_P/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     1.417    numerator_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.698    





