// Seed: 3890885236
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5
);
  timeunit 1ps; type_8(
      1, 1, ~id_2
  );
endmodule
