Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 17:20:39 2023
| Host         : LAPTOP-9VF0APCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAQ_EXP_timing_summary_routed.rpt -pb MAQ_EXP_timing_summary_routed.pb -rpx MAQ_EXP_timing_summary_routed.rpx -warn_on_violation
| Design       : MAQ_EXP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.016        0.000                      0                   29        0.181        0.000                      0                   29        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.016        0.000                      0                   29        0.181        0.000                      0                   29        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.766ns (31.925%)  route 1.633ns (68.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.851     7.024    SYNC/Q[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.148 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.161     7.309    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.621     8.054    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.766ns (31.925%)  route 1.633ns (68.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.851     7.024    SYNC/Q[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.148 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.161     7.309    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.621     8.054    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.766ns (31.925%)  route 1.633ns (68.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.851     7.024    SYNC/Q[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.148 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.161     7.309    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.621     8.054    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.766ns (31.925%)  route 1.633ns (68.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.851     7.024    SYNC/Q[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.148 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.161     7.309    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.621     8.054    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.732ns (26.539%)  route 2.026ns (73.461%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     6.111 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.902     7.013    CTR/CURRENT_STATE[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_3/O
                         net (fo=1, routed)           1.124     8.261    CTR/MAQ_ESTADOS/NEXT_STATE[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.152     8.413 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     8.413    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_0
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism              0.315    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.075    15.695    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         15.695    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.642ns (29.265%)  route 1.552ns (70.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[0]/Q
                         net (fo=7, routed)           0.973     7.146    EDGE/AUX2[0]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  EDGE/CUENTA_SIG[4]_i_1/O
                         net (fo=5, routed)           0.579     7.849    CTR/E[0]
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X0Y90          FDCE (Setup_fdce_C_CE)      -0.205    15.390    CTR/CUENTA_SIG_reg[1]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.002ns (41.832%)  route 1.393ns (58.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[0]/Q
                         net (fo=7, routed)           0.973     7.146    EDGE/AUX2[0]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.152     7.298 r  EDGE/CUENTA_SIG[4]_i_5/O
                         net (fo=2, routed)           0.421     7.718    EDGE/CUENTA_SIG[4]_i_5_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.332     8.050 r  EDGE/CUENTA_SIG[3]_i_1/O
                         net (fo=1, routed)           0.000     8.050    CTR/D[3]
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.029    15.624    CTR/CUENTA_SIG_reg[3]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.766ns (31.980%)  route 1.629ns (68.020%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           0.892     7.065    EDGE/AUX2[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.189 r  EDGE/CUENTA_SIG[4]_i_4/O
                         net (fo=3, routed)           0.737     7.926    EDGE/CUENTA_SIG[4]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.050 r  EDGE/CUENTA_SIG[4]_i_2/O
                         net (fo=1, routed)           0.000     8.050    CTR/D[4]
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031    15.626    CTR/CUENTA_SIG_reg[4]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.766ns (33.100%)  route 1.548ns (66.900%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           0.892     7.065    EDGE/AUX2[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.189 r  EDGE/CUENTA_SIG[4]_i_4/O
                         net (fo=3, routed)           0.656     7.845    EDGE/CUENTA_SIG[4]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  EDGE/CUENTA_SIG[2]_i_1/O
                         net (fo=1, routed)           0.000     7.969    CTR/D[2]
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031    15.626    CTR/CUENTA_SIG_reg[2]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.667ns (33.589%)  route 1.319ns (66.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[0]/Q
                         net (fo=7, routed)           0.937     7.110    EDGE/AUX2[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.149     7.259 r  EDGE/CUENTA_SIG[0]_i_1/O
                         net (fo=1, routed)           0.382     7.641    CTR/D[0]
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)       -0.255    15.340    CTR/CUENTA_SIG_reg[0]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  7.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_MONEDAS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.863 r  SYNC/SREG_1_MONEDAS_reg[1]/Q
                         net (fo=1, routed)           0.116     1.979    SYNC/SREG_1_MONEDAS[1]
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[1]/C
                         clock pessimism             -0.514     1.735    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.063     1.798    SYNC/SREG_2_MONEDAS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_MONEDAS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.863 r  SYNC/SREG_1_MONEDAS_reg[0]/Q
                         net (fo=1, routed)           0.116     1.979    SYNC/SREG_1_MONEDAS[0]
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
                         clock pessimism             -0.514     1.735    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.052     1.787    SYNC/SREG_2_MONEDAS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_MONEDAS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.601     1.720    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.884 r  SYNC/SREG_1_MONEDAS_reg[2]/Q
                         net (fo=1, routed)           0.110     1.994    SYNC/SREG_1_MONEDAS[2]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     2.246    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.063     1.783    SYNC/SREG_2_MONEDAS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_PAGAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_PAGAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_1_PAGAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  SYNC/SREG_1_PAGAR_reg/Q
                         net (fo=1, routed)           0.110     1.996    SYNC/SREG_1_PAGAR
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_PAGAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_PAGAR_reg/C
                         clock pessimism             -0.527     1.722    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.063     1.785    SYNC/SREG_2_PAGAR_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/previous_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  SYNC/SREG_2_MONEDAS_reg[1]/Q
                         net (fo=3, routed)           0.128     2.014    EDGE/previous_data_reg[3]_1[1]
    SLICE_X3Y90          FDRE                                         r  EDGE/previous_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  EDGE/previous_data_reg[1]/C
                         clock pessimism             -0.514     1.735    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.066     1.801    EDGE/previous_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.752%)  route 0.136ns (45.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.601     1.720    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.884 r  SYNC/SREG_2_MONEDAS_reg[3]/Q
                         net (fo=3, routed)           0.136     2.020    EDGE/previous_data_reg[3]_1[3]
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.248    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
                         clock pessimism             -0.511     1.737    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.063     1.800    EDGE/EDGE_MONEDAS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/previous_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.013%)  route 0.140ns (45.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.140     2.026    EDGE/previous_data_reg[3]_1[0]
    SLICE_X3Y90          FDRE                                         r  EDGE/previous_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  EDGE/previous_data_reg[0]/C
                         clock pessimism             -0.514     1.735    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.070     1.805    EDGE/previous_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.841%)  route 0.129ns (38.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.885 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           0.129     2.014    EDGE/AUX2[3]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.045     2.059 r  EDGE/CUENTA_SIG[2]_i_1/O
                         net (fo=1, routed)           0.000     2.059    CTR/D[2]
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.092     1.830    CTR/CUENTA_SIG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 EDGE/EDGE_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.516%)  route 0.142ns (40.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.885 r  EDGE/EDGE_MONEDAS_reg[2]/Q
                         net (fo=7, routed)           0.142     2.027    EDGE/AUX2[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.045     2.072 r  EDGE/CUENTA_SIG[1]_i_1/O
                         net (fo=1, routed)           0.000     2.072    CTR/D[1]
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.091     1.829    CTR/CUENTA_SIG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/previous_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.711%)  route 0.195ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.601     1.720    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.884 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           0.195     2.079    EDGE/previous_data_reg[3]_1[2]
    SLICE_X3Y89          FDRE                                         r  EDGE/previous_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.248    EDGE/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  EDGE/previous_data_reg[2]/C
                         clock pessimism             -0.511     1.737    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.070     1.807    EDGE/previous_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     CTR/CUENTA_SIG_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     CTR/CUENTA_SIG_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     CTR/CUENTA_SIG_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     CTR/CUENTA_SIG_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     CTR/CUENTA_SIG_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     EDGE/EDGE_MONEDAS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     EDGE/EDGE_MONEDAS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     EDGE/EDGE_MONEDAS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     EDGE/EDGE_MONEDAS_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     CTR/CUENTA_SIG_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CTR/CUENTA_SIG_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PAGAR
                            (input port)
  Destination:            LED_AUX5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 5.077ns (55.229%)  route 4.115ns (44.771%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  PAGAR (IN)
                         net (fo=0)                   0.000     0.000    PAGAR
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  PAGAR_IBUF_inst/O
                         net (fo=5, routed)           4.115     5.640    LED_AUX5_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.192 r  LED_AUX5_OBUF_inst/O
                         net (fo=0)                   0.000     9.192    LED_AUX5
    J13                                                               r  LED_AUX5 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PAGAR
                            (input port)
  Destination:            LED_AUX5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 1.545ns (53.191%)  route 1.359ns (46.809%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  PAGAR (IN)
                         net (fo=0)                   0.000     0.000    PAGAR
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  PAGAR_IBUF_inst/O
                         net (fo=5, routed)           1.359     1.651    LED_AUX5_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.904 r  LED_AUX5_OBUF_inst/O
                         net (fo=0)                   0.000     2.904    LED_AUX5
    J13                                                               r  LED_AUX5 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.316ns  (logic 4.524ns (54.405%)  route 3.792ns (45.595%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.023     7.097    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.327     7.424 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.768    10.193    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.778    13.971 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.971    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.517ns (54.510%)  route 3.770ns (45.490%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.031     7.105    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.327     7.432 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.739    10.171    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.771    13.942 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.942    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.468ns (54.554%)  route 3.722ns (45.446%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.031     7.105    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.327     7.432 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.692    10.123    ESTADOS_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.722    13.846 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000    13.846    ERROR
    H17                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 4.272ns (53.156%)  route 3.765ns (46.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.023     7.097    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.299     7.396 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.741    10.138    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.692 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.692    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 4.489ns (58.633%)  route 3.167ns (41.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.023     7.097    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.327     7.424 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.144     9.568    ESTADOS_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         3.743    13.312 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.312    REFRESCO_OUT
    K15                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.270ns (57.141%)  route 3.202ns (42.859%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     6.074 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.031     7.105    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.299     7.404 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.172     9.576    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552    13.127 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.127    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/PAGO_OK_SIG_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.741ns  (logic 0.842ns (30.724%)  route 1.899ns (69.276%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 f  CTR/CUENTA_SIG_reg[0]/Q
                         net (fo=5, routed)           0.842     6.916    CTR/Q[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.299     7.215 r  CTR/PAGO_OK_SIG_reg_i_2/O
                         net (fo=2, routed)           0.678     7.893    CTR/PAGO_OK_SIG_reg/PRE
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.124     8.017 r  CTR/PAGO_OK_SIG_reg/L3_1/O
                         net (fo=1, routed)           0.379     8.396    CTR/PAGO_OK_SIG_reg/D0
    SLICE_X1Y89          LDCE                                         r  CTR/PAGO_OK_SIG_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/ERROR_SIG_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.143ns  (logic 0.718ns (33.507%)  route 1.425ns (66.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  CTR/CUENTA_SIG_reg[0]/Q
                         net (fo=5, routed)           0.866     6.940    CTR/Q[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.299     7.239 r  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           0.559     7.798    CTR/gtOp
    SLICE_X1Y88          LDCE                                         r  CTR/ERROR_SIG_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/ERROR_SIG_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.761%)  route 0.382ns (67.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  CTR/CUENTA_SIG_reg[1]/Q
                         net (fo=5, routed)           0.172     2.035    CTR/Q[1]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.045     2.080 r  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           0.210     2.290    CTR/gtOp
    SLICE_X1Y88          LDCE                                         r  CTR/ERROR_SIG_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/PAGO_OK_SIG_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.231ns (37.084%)  route 0.392ns (62.916%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 f  CTR/CUENTA_SIG_reg[1]/Q
                         net (fo=5, routed)           0.172     2.035    CTR/Q[1]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.045     2.080 f  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           0.104     2.184    CTR/PAGO_OK_SIG_reg/CLR
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.045     2.229 r  CTR/PAGO_OK_SIG_reg/L3_1/O
                         net (fo=1, routed)           0.116     2.345    CTR/PAGO_OK_SIG_reg/D0
    SLICE_X1Y89          LDCE                                         r  CTR/PAGO_OK_SIG_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.438ns (61.886%)  route 0.886ns (38.114%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.318     2.180    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     2.225 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.568     2.793    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.252     4.045 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.045    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.487ns (63.359%)  route 0.860ns (36.641%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.307     2.169    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.043     2.212 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.553     2.765    ESTADOS_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.303     4.068 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.068    REFRESCO_OUT
    K15                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.441ns (56.539%)  route 1.108ns (43.461%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.307     2.169    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     2.214 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.800     3.015    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.255     4.269 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.269    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.466ns (57.344%)  route 1.091ns (42.656%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.318     2.180    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.042     2.222 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.773     2.995    ESTADOS_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.283     4.278 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000     4.278    ERROR
    H17                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.514ns (57.162%)  route 1.135ns (42.838%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.318     2.180    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.042     2.222 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.817     3.039    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.331     4.370 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.370    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.522ns (57.055%)  route 1.145ns (42.945%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.721    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.862 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=8, routed)           0.307     2.169    MAQ_ESTADOS/CURRENT_STATE[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.043     2.212 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.838     3.051    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         1.338     4.388 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.388    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 1.783ns (29.752%)  route 4.210ns (70.248%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.086     4.593    CTR/RESET_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     4.717 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_3/O
                         net (fo=1, routed)           1.124     5.841    CTR/MAQ_ESTADOS/NEXT_STATE[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.152     5.993 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     5.993    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_0
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.821ns  (logic 1.755ns (30.148%)  route 4.066ns (69.852%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.392     4.899    CTR/RESET_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_4/O
                         net (fo=2, routed)           0.674     5.697    CTR/FSM_sequential_CURRENT_STATE[1]_i_4_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.821    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]_0
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.445ns  (logic 1.631ns (29.952%)  route 3.814ns (70.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.102     4.609    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.733 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.712     5.445    CTR/RESET
    SLICE_X0Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.631ns (29.976%)  route 3.810ns (70.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.102     4.609    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.733 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.708     5.441    CTR/RESET
    SLICE_X1Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.631ns (29.976%)  route 3.810ns (70.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.102     4.609    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.733 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.708     5.441    CTR/RESET
    SLICE_X1Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.631ns (29.976%)  route 3.810ns (70.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.102     4.609    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.733 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.708     5.441    CTR/RESET
    SLICE_X1Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.631ns (29.976%)  route 3.810ns (70.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.102     4.609    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.733 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.708     5.441    CTR/RESET
    SLICE_X1Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.631ns (30.776%)  route 3.669ns (69.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.102     4.609    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.733 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.566     5.300    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X0Y89          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.631ns (30.776%)  route 3.669ns (69.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.102     4.609    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.733 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.566     5.300    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X0Y89          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 PAGAR
                            (input port)
  Destination:            SYNC/SREG_1_PAGAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.679ns  (logic 1.524ns (41.424%)  route 2.155ns (58.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  PAGAR (IN)
                         net (fo=0)                   0.000     0.000    PAGAR
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  PAGAR_IBUF_inst/O
                         net (fo=5, routed)           2.155     3.679    SYNC/LED_AUX5_OBUF
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_1_PAGAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_1_PAGAR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTR/PAGO_OK_SIG_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.248ns (48.243%)  route 0.266ns (51.757%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          LDCE                         0.000     0.000 r  CTR/PAGO_OK_SIG_reg/L7/G
    SLICE_X1Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CTR/PAGO_OK_SIG_reg/L7/Q
                         net (fo=3, routed)           0.120     0.278    CTR/AUX3
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_2/O
                         net (fo=1, routed)           0.146     0.469    CTR/MAQ_ESTADOS/NEXT_STATE[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.514 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.514    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]_0
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.248    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 MONEDAS[2]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.253ns (41.163%)  route 0.362ns (58.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  MONEDAS[2] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  MONEDAS_IBUF[2]_inst/O
                         net (fo=1, routed)           0.362     0.614    SYNC/D[2]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     2.246    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[2]/C

Slack:                    inf
  Source:                 MONEDAS[1]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.247ns (38.328%)  route 0.398ns (61.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  MONEDAS[1] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MONEDAS_IBUF[1]_inst/O
                         net (fo=1, routed)           0.398     0.646    SYNC/D[1]
    SLICE_X3Y90          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[1]/C

Slack:                    inf
  Source:                 CTR/PAGO_OK_SIG_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.247ns (34.187%)  route 0.475ns (65.813%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          LDCE                         0.000     0.000 r  CTR/PAGO_OK_SIG_reg/L7/G
    SLICE_X1Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CTR/PAGO_OK_SIG_reg/L7/Q
                         net (fo=3, routed)           0.245     0.403    CTR/AUX3
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     0.448 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_4/O
                         net (fo=2, routed)           0.230     0.678    CTR/FSM_sequential_CURRENT_STATE[1]_i_4_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.044     0.722 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.722    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_0
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.248    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 MONEDAS[0]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.245ns (32.657%)  route 0.506ns (67.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  MONEDAS[0] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  MONEDAS_IBUF[0]_inst/O
                         net (fo=1, routed)           0.506     0.752    SYNC/D[0]
    SLICE_X3Y90          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[0]/C

Slack:                    inf
  Source:                 MONEDAS[3]
                            (input port)
  Destination:            SYNC/SREG_1_MONEDAS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.245ns (30.035%)  route 0.571ns (69.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  MONEDAS[3] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  MONEDAS_IBUF[3]_inst/O
                         net (fo=1, routed)           0.571     0.816    SYNC/D[3]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     2.246    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_MONEDAS_reg[3]/C

Slack:                    inf
  Source:                 PAGAR
                            (input port)
  Destination:            SYNC/SREG_1_PAGAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.292ns (25.334%)  route 0.859ns (74.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  PAGAR (IN)
                         net (fo=0)                   0.000     0.000    PAGAR
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  PAGAR_IBUF_inst/O
                         net (fo=5, routed)           0.859     1.151    SYNC/LED_AUX5_OBUF
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_1_PAGAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SYNC/SREG_1_PAGAR_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.320ns (17.674%)  route 1.489ns (82.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           1.284     1.559    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.604 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.204     1.808    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X0Y89          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.248    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.320ns (17.674%)  route 1.489ns (82.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           1.284     1.559    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.604 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.204     1.808    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X0Y89          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.248    MAQ_ESTADOS/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.320ns (17.139%)  route 1.545ns (82.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           1.284     1.559    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.604 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.261     1.865    CTR/RESET
    SLICE_X1Y90          FDCE                                         f  CTR/CUENTA_SIG_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C





