// Seed: 1758986867
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output wor id_4,
    output id_5,
    output id_6,
    output logic id_7
);
  logic id_8;
  assign id_8 = 1;
  logic id_9;
  logic id_10;
  type_21 id_11 (
      1,
      id_4[1+:1'b0]
  );
  always @(posedge id_0) begin
    #1;
  end
  assign id_10 = 1;
  assign id_10 = id_0 - 1;
  logic id_12;
  logic id_13;
  timeunit 1ps / 1ps;
  logic id_14 = 1;
endmodule
