/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [14:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [19:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[149] | in_data[96]) & in_data[108]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[0] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[6] | celloutsig_1_3z[2]) & (celloutsig_1_0z | in_data[177]));
  assign celloutsig_1_4z = { celloutsig_1_3z[1], celloutsig_1_2z } % { 1'h1, in_data[169:166], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_2z[3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[183:166] };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, in_data[190:180], celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_10z[12:6] % { 1'h1, celloutsig_1_7z[7:2] };
  assign celloutsig_1_18z = celloutsig_1_1z[4:0] * celloutsig_1_10z[13:9];
  assign celloutsig_1_2z = celloutsig_1_1z[9] ? { celloutsig_1_1z[16:10], 1'h1 } : in_data[134:127];
  assign celloutsig_1_3z = celloutsig_1_2z[1] ? { in_data[131:129], celloutsig_1_0z } : celloutsig_1_1z[13:10];
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 20'h00000;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[127:108];
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 15'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = { in_data[35:26], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[5] & in_data[59]) | (in_data[49] & in_data[10]));
  assign celloutsig_1_19z = ~((celloutsig_1_9z & celloutsig_1_13z[2]) | (celloutsig_1_7z[12] & celloutsig_1_7z[6]));
  assign { out_data[132:128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
