
autoCAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070a8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08007230  08007230  00008230  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007270  08007270  0000909c  2**0
                  CONTENTS
  4 .ARM          00000008  08007270  08007270  00008270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007278  08007278  0000909c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007278  08007278  00008278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800727c  0800727c  0000827c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08007280  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000909c  2**0
                  CONTENTS
 10 .bss          000007b0  2000009c  2000009c  0000909c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000084c  2000084c  0000909c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010fa3  00000000  00000000  000090cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002983  00000000  00000000  0001a06f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de8  00000000  00000000  0001c9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aca  00000000  00000000  0001d7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021df6  00000000  00000000  0001e2aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012776  00000000  00000000  000400a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb740  00000000  00000000  00052816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011df56  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c60  00000000  00000000  0011df9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00121bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000009c 	.word	0x2000009c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007218 	.word	0x08007218

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a0 	.word	0x200000a0
 80001c4:	08007218 	.word	0x08007218

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_uldivmod>:
 8000ae0:	b953      	cbnz	r3, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae2:	b94a      	cbnz	r2, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae4:	2900      	cmp	r1, #0
 8000ae6:	bf08      	it	eq
 8000ae8:	2800      	cmpeq	r0, #0
 8000aea:	bf1c      	itt	ne
 8000aec:	f04f 31ff 	movne.w	r1, #4294967295
 8000af0:	f04f 30ff 	movne.w	r0, #4294967295
 8000af4:	f000 b96a 	b.w	8000dcc <__aeabi_idiv0>
 8000af8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000afc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b00:	f000 f806 	bl	8000b10 <__udivmoddi4>
 8000b04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b0c:	b004      	add	sp, #16
 8000b0e:	4770      	bx	lr

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	9d08      	ldr	r5, [sp, #32]
 8000b16:	460c      	mov	r4, r1
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d14e      	bne.n	8000bba <__udivmoddi4+0xaa>
 8000b1c:	4694      	mov	ip, r2
 8000b1e:	458c      	cmp	ip, r1
 8000b20:	4686      	mov	lr, r0
 8000b22:	fab2 f282 	clz	r2, r2
 8000b26:	d962      	bls.n	8000bee <__udivmoddi4+0xde>
 8000b28:	b14a      	cbz	r2, 8000b3e <__udivmoddi4+0x2e>
 8000b2a:	f1c2 0320 	rsb	r3, r2, #32
 8000b2e:	4091      	lsls	r1, r2
 8000b30:	fa20 f303 	lsr.w	r3, r0, r3
 8000b34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b38:	4319      	orrs	r1, r3
 8000b3a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b42:	fa1f f68c 	uxth.w	r6, ip
 8000b46:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b4e:	fb07 1114 	mls	r1, r7, r4, r1
 8000b52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b56:	fb04 f106 	mul.w	r1, r4, r6
 8000b5a:	4299      	cmp	r1, r3
 8000b5c:	d90a      	bls.n	8000b74 <__udivmoddi4+0x64>
 8000b5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b62:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b66:	f080 8112 	bcs.w	8000d8e <__udivmoddi4+0x27e>
 8000b6a:	4299      	cmp	r1, r3
 8000b6c:	f240 810f 	bls.w	8000d8e <__udivmoddi4+0x27e>
 8000b70:	3c02      	subs	r4, #2
 8000b72:	4463      	add	r3, ip
 8000b74:	1a59      	subs	r1, r3, r1
 8000b76:	fa1f f38e 	uxth.w	r3, lr
 8000b7a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b7e:	fb07 1110 	mls	r1, r7, r0, r1
 8000b82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b86:	fb00 f606 	mul.w	r6, r0, r6
 8000b8a:	429e      	cmp	r6, r3
 8000b8c:	d90a      	bls.n	8000ba4 <__udivmoddi4+0x94>
 8000b8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b92:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b96:	f080 80fc 	bcs.w	8000d92 <__udivmoddi4+0x282>
 8000b9a:	429e      	cmp	r6, r3
 8000b9c:	f240 80f9 	bls.w	8000d92 <__udivmoddi4+0x282>
 8000ba0:	4463      	add	r3, ip
 8000ba2:	3802      	subs	r0, #2
 8000ba4:	1b9b      	subs	r3, r3, r6
 8000ba6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000baa:	2100      	movs	r1, #0
 8000bac:	b11d      	cbz	r5, 8000bb6 <__udivmoddi4+0xa6>
 8000bae:	40d3      	lsrs	r3, r2
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d905      	bls.n	8000bca <__udivmoddi4+0xba>
 8000bbe:	b10d      	cbz	r5, 8000bc4 <__udivmoddi4+0xb4>
 8000bc0:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4608      	mov	r0, r1
 8000bc8:	e7f5      	b.n	8000bb6 <__udivmoddi4+0xa6>
 8000bca:	fab3 f183 	clz	r1, r3
 8000bce:	2900      	cmp	r1, #0
 8000bd0:	d146      	bne.n	8000c60 <__udivmoddi4+0x150>
 8000bd2:	42a3      	cmp	r3, r4
 8000bd4:	d302      	bcc.n	8000bdc <__udivmoddi4+0xcc>
 8000bd6:	4290      	cmp	r0, r2
 8000bd8:	f0c0 80f0 	bcc.w	8000dbc <__udivmoddi4+0x2ac>
 8000bdc:	1a86      	subs	r6, r0, r2
 8000bde:	eb64 0303 	sbc.w	r3, r4, r3
 8000be2:	2001      	movs	r0, #1
 8000be4:	2d00      	cmp	r5, #0
 8000be6:	d0e6      	beq.n	8000bb6 <__udivmoddi4+0xa6>
 8000be8:	e9c5 6300 	strd	r6, r3, [r5]
 8000bec:	e7e3      	b.n	8000bb6 <__udivmoddi4+0xa6>
 8000bee:	2a00      	cmp	r2, #0
 8000bf0:	f040 8090 	bne.w	8000d14 <__udivmoddi4+0x204>
 8000bf4:	eba1 040c 	sub.w	r4, r1, ip
 8000bf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bfc:	fa1f f78c 	uxth.w	r7, ip
 8000c00:	2101      	movs	r1, #1
 8000c02:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c06:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c0a:	fb08 4416 	mls	r4, r8, r6, r4
 8000c0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c12:	fb07 f006 	mul.w	r0, r7, r6
 8000c16:	4298      	cmp	r0, r3
 8000c18:	d908      	bls.n	8000c2c <__udivmoddi4+0x11c>
 8000c1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c22:	d202      	bcs.n	8000c2a <__udivmoddi4+0x11a>
 8000c24:	4298      	cmp	r0, r3
 8000c26:	f200 80cd 	bhi.w	8000dc4 <__udivmoddi4+0x2b4>
 8000c2a:	4626      	mov	r6, r4
 8000c2c:	1a1c      	subs	r4, r3, r0
 8000c2e:	fa1f f38e 	uxth.w	r3, lr
 8000c32:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c36:	fb08 4410 	mls	r4, r8, r0, r4
 8000c3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c3e:	fb00 f707 	mul.w	r7, r0, r7
 8000c42:	429f      	cmp	r7, r3
 8000c44:	d908      	bls.n	8000c58 <__udivmoddi4+0x148>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0x146>
 8000c50:	429f      	cmp	r7, r3
 8000c52:	f200 80b0 	bhi.w	8000db6 <__udivmoddi4+0x2a6>
 8000c56:	4620      	mov	r0, r4
 8000c58:	1bdb      	subs	r3, r3, r7
 8000c5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5e:	e7a5      	b.n	8000bac <__udivmoddi4+0x9c>
 8000c60:	f1c1 0620 	rsb	r6, r1, #32
 8000c64:	408b      	lsls	r3, r1
 8000c66:	fa22 f706 	lsr.w	r7, r2, r6
 8000c6a:	431f      	orrs	r7, r3
 8000c6c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c70:	fa04 f301 	lsl.w	r3, r4, r1
 8000c74:	ea43 030c 	orr.w	r3, r3, ip
 8000c78:	40f4      	lsrs	r4, r6
 8000c7a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c7e:	0c38      	lsrs	r0, r7, #16
 8000c80:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c84:	fbb4 fef0 	udiv	lr, r4, r0
 8000c88:	fa1f fc87 	uxth.w	ip, r7
 8000c8c:	fb00 441e 	mls	r4, r0, lr, r4
 8000c90:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c94:	fb0e f90c 	mul.w	r9, lr, ip
 8000c98:	45a1      	cmp	r9, r4
 8000c9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c9e:	d90a      	bls.n	8000cb6 <__udivmoddi4+0x1a6>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ca6:	f080 8084 	bcs.w	8000db2 <__udivmoddi4+0x2a2>
 8000caa:	45a1      	cmp	r9, r4
 8000cac:	f240 8081 	bls.w	8000db2 <__udivmoddi4+0x2a2>
 8000cb0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cb4:	443c      	add	r4, r7
 8000cb6:	eba4 0409 	sub.w	r4, r4, r9
 8000cba:	fa1f f983 	uxth.w	r9, r3
 8000cbe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cc2:	fb00 4413 	mls	r4, r0, r3, r4
 8000cc6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cca:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cce:	45a4      	cmp	ip, r4
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x1d2>
 8000cd2:	193c      	adds	r4, r7, r4
 8000cd4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cd8:	d267      	bcs.n	8000daa <__udivmoddi4+0x29a>
 8000cda:	45a4      	cmp	ip, r4
 8000cdc:	d965      	bls.n	8000daa <__udivmoddi4+0x29a>
 8000cde:	3b02      	subs	r3, #2
 8000ce0:	443c      	add	r4, r7
 8000ce2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ce6:	fba0 9302 	umull	r9, r3, r0, r2
 8000cea:	eba4 040c 	sub.w	r4, r4, ip
 8000cee:	429c      	cmp	r4, r3
 8000cf0:	46ce      	mov	lr, r9
 8000cf2:	469c      	mov	ip, r3
 8000cf4:	d351      	bcc.n	8000d9a <__udivmoddi4+0x28a>
 8000cf6:	d04e      	beq.n	8000d96 <__udivmoddi4+0x286>
 8000cf8:	b155      	cbz	r5, 8000d10 <__udivmoddi4+0x200>
 8000cfa:	ebb8 030e 	subs.w	r3, r8, lr
 8000cfe:	eb64 040c 	sbc.w	r4, r4, ip
 8000d02:	fa04 f606 	lsl.w	r6, r4, r6
 8000d06:	40cb      	lsrs	r3, r1
 8000d08:	431e      	orrs	r6, r3
 8000d0a:	40cc      	lsrs	r4, r1
 8000d0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000d10:	2100      	movs	r1, #0
 8000d12:	e750      	b.n	8000bb6 <__udivmoddi4+0xa6>
 8000d14:	f1c2 0320 	rsb	r3, r2, #32
 8000d18:	fa20 f103 	lsr.w	r1, r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	fa24 f303 	lsr.w	r3, r4, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	430c      	orrs	r4, r1
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d30:	fa1f f78c 	uxth.w	r7, ip
 8000d34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d38:	fb08 3110 	mls	r1, r8, r0, r3
 8000d3c:	0c23      	lsrs	r3, r4, #16
 8000d3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d42:	fb00 f107 	mul.w	r1, r0, r7
 8000d46:	4299      	cmp	r1, r3
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x24c>
 8000d4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d52:	d22c      	bcs.n	8000dae <__udivmoddi4+0x29e>
 8000d54:	4299      	cmp	r1, r3
 8000d56:	d92a      	bls.n	8000dae <__udivmoddi4+0x29e>
 8000d58:	3802      	subs	r0, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d64:	fb08 3311 	mls	r3, r8, r1, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb01 f307 	mul.w	r3, r1, r7
 8000d70:	42a3      	cmp	r3, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x276>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d7c:	d213      	bcs.n	8000da6 <__udivmoddi4+0x296>
 8000d7e:	42a3      	cmp	r3, r4
 8000d80:	d911      	bls.n	8000da6 <__udivmoddi4+0x296>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4464      	add	r4, ip
 8000d86:	1ae4      	subs	r4, r4, r3
 8000d88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d8c:	e739      	b.n	8000c02 <__udivmoddi4+0xf2>
 8000d8e:	4604      	mov	r4, r0
 8000d90:	e6f0      	b.n	8000b74 <__udivmoddi4+0x64>
 8000d92:	4608      	mov	r0, r1
 8000d94:	e706      	b.n	8000ba4 <__udivmoddi4+0x94>
 8000d96:	45c8      	cmp	r8, r9
 8000d98:	d2ae      	bcs.n	8000cf8 <__udivmoddi4+0x1e8>
 8000d9a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d9e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000da2:	3801      	subs	r0, #1
 8000da4:	e7a8      	b.n	8000cf8 <__udivmoddi4+0x1e8>
 8000da6:	4631      	mov	r1, r6
 8000da8:	e7ed      	b.n	8000d86 <__udivmoddi4+0x276>
 8000daa:	4603      	mov	r3, r0
 8000dac:	e799      	b.n	8000ce2 <__udivmoddi4+0x1d2>
 8000dae:	4630      	mov	r0, r6
 8000db0:	e7d4      	b.n	8000d5c <__udivmoddi4+0x24c>
 8000db2:	46d6      	mov	lr, sl
 8000db4:	e77f      	b.n	8000cb6 <__udivmoddi4+0x1a6>
 8000db6:	4463      	add	r3, ip
 8000db8:	3802      	subs	r0, #2
 8000dba:	e74d      	b.n	8000c58 <__udivmoddi4+0x148>
 8000dbc:	4606      	mov	r6, r0
 8000dbe:	4623      	mov	r3, r4
 8000dc0:	4608      	mov	r0, r1
 8000dc2:	e70f      	b.n	8000be4 <__udivmoddi4+0xd4>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	e730      	b.n	8000c2c <__udivmoddi4+0x11c>
 8000dca:	bf00      	nop

08000dcc <__aeabi_idiv0>:
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <float_to_uint8_arry>:
float leftError=0,rightError=0; float error_last_left = 0,error_before_left= 0;float error_last_right = 0,error_before_right = 0;
uint8_t cRt[256]={};
int delayer=0;
float currentRpm_left=0;
float currentRpm_right=0;int ultraLoop=0;
int float_to_uint8_arry(uint8_t* u8Arry, float floatdata, int precision) {//float给定精度转换为uint8_t
 8000dd0:	b590      	push	{r4, r7, lr}
 8000dd2:	b08b      	sub	sp, #44	@ 0x2c
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ddc:	6079      	str	r1, [r7, #4]
	int points = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24
	int apoints = 0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	623b      	str	r3, [r7, #32]
	float data1 = floatdata;
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	61fb      	str	r3, [r7, #28]
	for (; data1 >= 1; points++) {
 8000dea:	e00a      	b.n	8000e02 <float_to_uint8_arry+0x32>
		data1 /= 10;
 8000dec:	ed97 7a07 	vldr	s14, [r7, #28]
 8000df0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000df4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000df8:	edc7 7a07 	vstr	s15, [r7, #28]
	for (; data1 >= 1; points++) {
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dfe:	3301      	adds	r3, #1
 8000e00:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e02:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e12:	daeb      	bge.n	8000dec <float_to_uint8_arry+0x1c>
	}
	if (points == 0) {
 8000e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d103      	bne.n	8000e22 <float_to_uint8_arry+0x52>
		points = 1;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	627b      	str	r3, [r7, #36]	@ 0x24
		apoints = 1;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	623b      	str	r3, [r7, #32]
	}
	for (int i = 0; i < precision; i++) {
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
 8000e26:	e00a      	b.n	8000e3e <float_to_uint8_arry+0x6e>
		floatdata *= 10;
 8000e28:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e2c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000e30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e34:	edc7 7a02 	vstr	s15, [r7, #8]
	for (int i = 0; i < precision; i++) {
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	61bb      	str	r3, [r7, #24]
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	dbf0      	blt.n	8000e28 <float_to_uint8_arry+0x58>
	}
	for (int i = 0; i < points + precision + 1; i++) {
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
 8000e4a:	e084      	b.n	8000f56 <float_to_uint8_arry+0x186>
		if (i != precision) {
 8000e4c:	697a      	ldr	r2, [r7, #20]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d075      	beq.n	8000f40 <float_to_uint8_arry+0x170>
			if (i == 0) {
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d13c      	bne.n	8000ed4 <float_to_uint8_arry+0x104>
				u8Arry[points + precision - i] = (uint8_t)((floor(fmod(floatdata, 10) + 0.5)) + '0');
 8000e5a:	68b8      	ldr	r0, [r7, #8]
 8000e5c:	f7ff fb18 	bl	8000490 <__aeabi_f2d>
 8000e60:	4602      	mov	r2, r0
 8000e62:	460b      	mov	r3, r1
 8000e64:	ed9f 1b4c 	vldr	d1, [pc, #304]	@ 8000f98 <float_to_uint8_arry+0x1c8>
 8000e68:	ec43 2b10 	vmov	d0, r2, r3
 8000e6c:	f005 ffee 	bl	8006e4c <fmod>
 8000e70:	ec51 0b10 	vmov	r0, r1, d0
 8000e74:	f04f 0200 	mov.w	r2, #0
 8000e78:	4b49      	ldr	r3, [pc, #292]	@ (8000fa0 <float_to_uint8_arry+0x1d0>)
 8000e7a:	f7ff f9ab 	bl	80001d4 <__adddf3>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	460b      	mov	r3, r1
 8000e82:	ec43 2b17 	vmov	d7, r2, r3
 8000e86:	eeb0 0a47 	vmov.f32	s0, s14
 8000e8a:	eef0 0a67 	vmov.f32	s1, s15
 8000e8e:	f006 f80b 	bl	8006ea8 <floor>
 8000e92:	ec51 0b10 	vmov	r0, r1, d0
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	4b42      	ldr	r3, [pc, #264]	@ (8000fa4 <float_to_uint8_arry+0x1d4>)
 8000e9c:	f7ff f99a 	bl	80001d4 <__adddf3>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	441a      	add	r2, r3
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	189c      	adds	r4, r3, r2
 8000eb8:	f7ff fdf2 	bl	8000aa0 <__aeabi_d2uiz>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	7023      	strb	r3, [r4, #0]
				floatdata /= 10;
 8000ec2:	ed97 7a02 	vldr	s14, [r7, #8]
 8000ec6:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ece:	edc7 7a02 	vstr	s15, [r7, #8]
 8000ed2:	e03d      	b.n	8000f50 <float_to_uint8_arry+0x180>
			}
			else {
				u8Arry[points + precision - i] = (uint8_t)((floor(fmod(floatdata, 10))) + '0');
 8000ed4:	68b8      	ldr	r0, [r7, #8]
 8000ed6:	f7ff fadb 	bl	8000490 <__aeabi_f2d>
 8000eda:	4602      	mov	r2, r0
 8000edc:	460b      	mov	r3, r1
 8000ede:	ed9f 1b2e 	vldr	d1, [pc, #184]	@ 8000f98 <float_to_uint8_arry+0x1c8>
 8000ee2:	ec43 2b10 	vmov	d0, r2, r3
 8000ee6:	f005 ffb1 	bl	8006e4c <fmod>
 8000eea:	eeb0 7a40 	vmov.f32	s14, s0
 8000eee:	eef0 7a60 	vmov.f32	s15, s1
 8000ef2:	eeb0 0a47 	vmov.f32	s0, s14
 8000ef6:	eef0 0a67 	vmov.f32	s1, s15
 8000efa:	f005 ffd5 	bl	8006ea8 <floor>
 8000efe:	ec51 0b10 	vmov	r0, r1, d0
 8000f02:	f04f 0200 	mov.w	r2, #0
 8000f06:	4b27      	ldr	r3, [pc, #156]	@ (8000fa4 <float_to_uint8_arry+0x1d4>)
 8000f08:	f7ff f964 	bl	80001d4 <__adddf3>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	460b      	mov	r3, r1
 8000f10:	4610      	mov	r0, r2
 8000f12:	4619      	mov	r1, r3
 8000f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	441a      	add	r2, r3
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	461a      	mov	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	189c      	adds	r4, r3, r2
 8000f24:	f7ff fdbc 	bl	8000aa0 <__aeabi_d2uiz>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	7023      	strb	r3, [r4, #0]
				floatdata /= 10;
 8000f2e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f32:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000f36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f3a:	edc7 7a02 	vstr	s15, [r7, #8]
 8000f3e:	e007      	b.n	8000f50 <float_to_uint8_arry+0x180>
			}
		}
		else if(precision!=0){
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d004      	beq.n	8000f50 <float_to_uint8_arry+0x180>
			u8Arry[points] = '.';
 8000f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f48:	68fa      	ldr	r2, [r7, #12]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	222e      	movs	r2, #46	@ 0x2e
 8000f4e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < points + precision + 1; i++) {
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	3301      	adds	r3, #1
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	697a      	ldr	r2, [r7, #20]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	f77f af74 	ble.w	8000e4c <float_to_uint8_arry+0x7c>
		}

	}
	if (apoints == 1) {
 8000f64:	6a3b      	ldr	r3, [r7, #32]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d106      	bne.n	8000f78 <float_to_uint8_arry+0x1a8>
		points = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
		return points + precision + 2;
 8000f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	3302      	adds	r3, #2
 8000f76:	e00a      	b.n	8000f8e <float_to_uint8_arry+0x1be>
	}
	else if(precision==0){
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d103      	bne.n	8000f86 <float_to_uint8_arry+0x1b6>
		return points + precision;
 8000f7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4413      	add	r3, r2
 8000f84:	e003      	b.n	8000f8e <float_to_uint8_arry+0x1be>
	}
	else {
		return points + precision + 1;
 8000f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	3301      	adds	r3, #1
	}

}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	372c      	adds	r7, #44	@ 0x2c
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd90      	pop	{r4, r7, pc}
 8000f96:	bf00      	nop
 8000f98:	00000000 	.word	0x00000000
 8000f9c:	40240000 	.word	0x40240000
 8000fa0:	3fe00000 	.word	0x3fe00000
 8000fa4:	40480000 	.word	0x40480000

08000fa8 <uint8_to_float>:

// Function to convert uint8_t array to float
float uint8_to_float(uint8_t* u8arry, int point_length) {
 8000fa8:	b480      	push	{r7}
 8000faa:	b08b      	sub	sp, #44	@ 0x2c
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
	int points = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	627b      	str	r3, [r7, #36]	@ 0x24
	int status = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	623b      	str	r3, [r7, #32]
	int num_length = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
	float number = 0;
 8000fbe:	f04f 0300 	mov.w	r3, #0
 8000fc2:	61bb      	str	r3, [r7, #24]
	for (; num_length < 256; num_length++) {
 8000fc4:	e013      	b.n	8000fee <uint8_to_float+0x46>
		if (u8arry[num_length] == '.') {
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	4413      	add	r3, r2
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b2e      	cmp	r3, #46	@ 0x2e
 8000fd0:	d101      	bne.n	8000fd6 <uint8_to_float+0x2e>
			points = num_length;
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (u8arry[num_length] == 'o') {
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	4413      	add	r3, r2
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b6f      	cmp	r3, #111	@ 0x6f
 8000fe0:	d102      	bne.n	8000fe8 <uint8_to_float+0x40>
			status = num_length;
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	623b      	str	r3, [r7, #32]
			break;
 8000fe6:	e005      	b.n	8000ff4 <uint8_to_float+0x4c>
	for (; num_length < 256; num_length++) {
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	3301      	adds	r3, #1
 8000fec:	61fb      	str	r3, [r7, #28]
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	2bff      	cmp	r3, #255	@ 0xff
 8000ff2:	dde8      	ble.n	8000fc6 <uint8_to_float+0x1e>
		}
	}
	if (status == 0) {
 8000ff4:	6a3b      	ldr	r3, [r7, #32]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d101      	bne.n	8000ffe <uint8_to_float+0x56>
		return -1;
 8000ffa:	4b47      	ldr	r3, [pc, #284]	@ (8001118 <uint8_to_float+0x170>)
 8000ffc:	e083      	b.n	8001106 <uint8_to_float+0x15e>
	}
	else {
		float tens = 1;
 8000ffe:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001002:	617b      	str	r3, [r7, #20]

		if (points == 0) {
 8001004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001006:	2b00      	cmp	r3, #0
 8001008:	d121      	bne.n	800104e <uint8_to_float+0xa6>
			for (size_t i= 0; i < num_length; i++) {
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	e019      	b.n	8001044 <uint8_to_float+0x9c>
			number += (float)(u8arry[i] - '0');
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	4413      	add	r3, r2
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	3b30      	subs	r3, #48	@ 0x30
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001022:	ed97 7a06 	vldr	s14, [r7, #24]
 8001026:	ee77 7a27 	vadd.f32	s15, s14, s15
 800102a:	edc7 7a06 	vstr	s15, [r7, #24]
			number *= 10;
 800102e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001032:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001036:	ee67 7a87 	vmul.f32	s15, s15, s14
 800103a:	edc7 7a06 	vstr	s15, [r7, #24]
			for (size_t i= 0; i < num_length; i++) {
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	3301      	adds	r3, #1
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	429a      	cmp	r2, r3
 800104a:	d3e1      	bcc.n	8001010 <uint8_to_float+0x68>
 800104c:	e04f      	b.n	80010ee <uint8_to_float+0x146>
		}
			}
			else {
				for (int i = 0; i <= points + point_length; i++) {
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	e046      	b.n	80010e2 <uint8_to_float+0x13a>
				if (i < points) {
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001058:	429a      	cmp	r2, r3
 800105a:	da17      	bge.n	800108c <uint8_to_float+0xe4>
					number += (float)(u8arry[i] - '0');
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	3b30      	subs	r3, #48	@ 0x30
 8001066:	ee07 3a90 	vmov	s15, r3
 800106a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800106e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001076:	edc7 7a06 	vstr	s15, [r7, #24]
					number *= 10;
 800107a:	edd7 7a06 	vldr	s15, [r7, #24]
 800107e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001082:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001086:	edc7 7a06 	vstr	s15, [r7, #24]
 800108a:	e027      	b.n	80010dc <uint8_to_float+0x134>
				}
				else if (i > points) {
 800108c:	68fa      	ldr	r2, [r7, #12]
 800108e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001090:	429a      	cmp	r2, r3
 8001092:	dd1b      	ble.n	80010cc <uint8_to_float+0x124>
					tens /= 10;
 8001094:	ed97 7a05 	vldr	s14, [r7, #20]
 8001098:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800109c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a0:	edc7 7a05 	vstr	s15, [r7, #20]
					number += ((float)(u8arry[i] - '0')) * tens;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	3b30      	subs	r3, #48	@ 0x30
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80010ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010be:	ed97 7a06 	vldr	s14, [r7, #24]
 80010c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c6:	edc7 7a06 	vstr	s15, [r7, #24]
 80010ca:	e007      	b.n	80010dc <uint8_to_float+0x134>
				}
				else {
					number /= 10;
 80010cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80010d0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80010d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d8:	edc7 7a06 	vstr	s15, [r7, #24]
				for (int i = 0; i <= points + point_length; i++) {
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	3301      	adds	r3, #1
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4413      	add	r3, r2
 80010e8:	68fa      	ldr	r2, [r7, #12]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	ddb2      	ble.n	8001054 <uint8_to_float+0xac>
				}
				}
			}

		if (points == 0) {
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d107      	bne.n	8001104 <uint8_to_float+0x15c>
			number /= 10;
 80010f4:	ed97 7a06 	vldr	s14, [r7, #24]
 80010f8:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80010fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001100:	edc7 7a06 	vstr	s15, [r7, #24]
		}
		return number;
 8001104:	69bb      	ldr	r3, [r7, #24]
	}

}
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eeb0 0a67 	vmov.f32	s0, s15
 800110e:	372c      	adds	r7, #44	@ 0x2c
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	bf800000 	.word	0xbf800000

0800111c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	 if (htim==&htim7){
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a7b      	ldr	r2, [pc, #492]	@ (8001314 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d10e      	bne.n	800114a <HAL_TIM_PeriodElapsedCallback+0x2e>
		 setRightRpm(rpmRight);
 800112c:	4b7a      	ldr	r3, [pc, #488]	@ (8001318 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800112e:	edd3 7a00 	vldr	s15, [r3]
 8001132:	eeb0 0a67 	vmov.f32	s0, s15
 8001136:	f000 fbbd 	bl	80018b4 <setRightRpm>
		 setLeftRpm(rpmLeft);
 800113a:	4b78      	ldr	r3, [pc, #480]	@ (800131c <HAL_TIM_PeriodElapsedCallback+0x200>)
 800113c:	edd3 7a00 	vldr	s15, [r3]
 8001140:	eeb0 0a67 	vmov.f32	s0, s15
 8001144:	f000 fb8c 	bl	8001860 <setLeftRpm>
		distanceRight_length = float_to_uint8_arry(cRt + distanceLeft_length + distanceFront_length + left_Rpm_length + right_Rpm_length + 14, (float)distanceRight, 2);
		cRt[distanceRight_length + distanceLeft_length + distanceFront_length + left_Rpm_length + right_Rpm_length + 14] = '\n';
		HAL_UART_Transmit_DMA(&huart5, cRt, sizeof cRt);
	}

}
 8001148:	e0df      	b.n	800130a <HAL_TIM_PeriodElapsedCallback+0x1ee>
	}else if (htim ==&htim12){
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a74      	ldr	r2, [pc, #464]	@ (8001320 <HAL_TIM_PeriodElapsedCallback+0x204>)
 800114e:	4293      	cmp	r3, r2
 8001150:	f040 80db 	bne.w	800130a <HAL_TIM_PeriodElapsedCallback+0x1ee>
		int right_Rpm_length = 0, left_Rpm_length = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
 8001158:	2300      	movs	r3, #0
 800115a:	61bb      	str	r3, [r7, #24]
		cRt[0] = 'l';
 800115c:	4b71      	ldr	r3, [pc, #452]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800115e:	226c      	movs	r2, #108	@ 0x6c
 8001160:	701a      	strb	r2, [r3, #0]
		cRt[1] = ':';
 8001162:	4b70      	ldr	r3, [pc, #448]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001164:	223a      	movs	r2, #58	@ 0x3a
 8001166:	705a      	strb	r2, [r3, #1]
		left_Rpm_length = float_to_uint8_arry(cRt + 2, currentRpm_left, 2);
 8001168:	4a6f      	ldr	r2, [pc, #444]	@ (8001328 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800116a:	4b70      	ldr	r3, [pc, #448]	@ (800132c <HAL_TIM_PeriodElapsedCallback+0x210>)
 800116c:	edd3 7a00 	vldr	s15, [r3]
 8001170:	2102      	movs	r1, #2
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	4610      	mov	r0, r2
 8001178:	f7ff fe2a 	bl	8000dd0 <float_to_uint8_arry>
 800117c:	61b8      	str	r0, [r7, #24]
		cRt[left_Rpm_length + 2] = ' ';
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	3302      	adds	r3, #2
 8001182:	4a68      	ldr	r2, [pc, #416]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001184:	2120      	movs	r1, #32
 8001186:	54d1      	strb	r1, [r2, r3]
		cRt[left_Rpm_length + 3] = 'r';
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	3303      	adds	r3, #3
 800118c:	4a65      	ldr	r2, [pc, #404]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800118e:	2172      	movs	r1, #114	@ 0x72
 8001190:	54d1      	strb	r1, [r2, r3]
		cRt[left_Rpm_length + 4] = ':';
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	3304      	adds	r3, #4
 8001196:	4a63      	ldr	r2, [pc, #396]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001198:	213a      	movs	r1, #58	@ 0x3a
 800119a:	54d1      	strb	r1, [r2, r3]
		right_Rpm_length = float_to_uint8_arry(cRt + left_Rpm_length + 5, currentRpm_right, 2);
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	3305      	adds	r3, #5
 80011a0:	4a60      	ldr	r2, [pc, #384]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80011a2:	4413      	add	r3, r2
 80011a4:	4a62      	ldr	r2, [pc, #392]	@ (8001330 <HAL_TIM_PeriodElapsedCallback+0x214>)
 80011a6:	edd2 7a00 	vldr	s15, [r2]
 80011aa:	2102      	movs	r1, #2
 80011ac:	eeb0 0a67 	vmov.f32	s0, s15
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe0d 	bl	8000dd0 <float_to_uint8_arry>
 80011b6:	61f8      	str	r0, [r7, #28]
		cRt[left_Rpm_length + right_Rpm_length + 5] = '\n';
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	4413      	add	r3, r2
 80011be:	3305      	adds	r3, #5
 80011c0:	4a58      	ldr	r2, [pc, #352]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80011c2:	210a      	movs	r1, #10
 80011c4:	54d1      	strb	r1, [r2, r3]
		int distanceFront_length = 0, distanceLeft_length = 0, distanceRight_length = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	2300      	movs	r3, #0
 80011d0:	60fb      	str	r3, [r7, #12]
		cRt[left_Rpm_length + right_Rpm_length + 6] = 'F';
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	4413      	add	r3, r2
 80011d8:	3306      	adds	r3, #6
 80011da:	4a52      	ldr	r2, [pc, #328]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80011dc:	2146      	movs	r1, #70	@ 0x46
 80011de:	54d1      	strb	r1, [r2, r3]
		cRt[left_Rpm_length + right_Rpm_length + 7] = ':';
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	4413      	add	r3, r2
 80011e6:	3307      	adds	r3, #7
 80011e8:	4a4e      	ldr	r2, [pc, #312]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80011ea:	213a      	movs	r1, #58	@ 0x3a
 80011ec:	54d1      	strb	r1, [r2, r3]
		distanceFront_length = float_to_uint8_arry(cRt + left_Rpm_length + right_Rpm_length + 8, (float)distanceFront, 3);
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	4413      	add	r3, r2
 80011f4:	3308      	adds	r3, #8
 80011f6:	4a4b      	ldr	r2, [pc, #300]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80011f8:	4413      	add	r3, r2
 80011fa:	4a4e      	ldr	r2, [pc, #312]	@ (8001334 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80011fc:	8812      	ldrh	r2, [r2, #0]
 80011fe:	ee07 2a90 	vmov	s15, r2
 8001202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001206:	2103      	movs	r1, #3
 8001208:	eeb0 0a67 	vmov.f32	s0, s15
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff fddf 	bl	8000dd0 <float_to_uint8_arry>
 8001212:	6178      	str	r0, [r7, #20]
		cRt[distanceFront_length + left_Rpm_length + right_Rpm_length + 8] = '\n';
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	441a      	add	r2, r3
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	4413      	add	r3, r2
 800121e:	3308      	adds	r3, #8
 8001220:	4a40      	ldr	r2, [pc, #256]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001222:	210a      	movs	r1, #10
 8001224:	54d1      	strb	r1, [r2, r3]
		cRt[distanceFront_length + left_Rpm_length + right_Rpm_length + 9] = 'L';
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	441a      	add	r2, r3
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	4413      	add	r3, r2
 8001230:	3309      	adds	r3, #9
 8001232:	4a3c      	ldr	r2, [pc, #240]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001234:	214c      	movs	r1, #76	@ 0x4c
 8001236:	54d1      	strb	r1, [r2, r3]
		cRt[distanceFront_length + left_Rpm_length + right_Rpm_length + 10] = ':';
 8001238:	697a      	ldr	r2, [r7, #20]
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	441a      	add	r2, r3
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	4413      	add	r3, r2
 8001242:	330a      	adds	r3, #10
 8001244:	4a37      	ldr	r2, [pc, #220]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001246:	213a      	movs	r1, #58	@ 0x3a
 8001248:	54d1      	strb	r1, [r2, r3]
		distanceLeft_length = float_to_uint8_arry(cRt + distanceFront_length + left_Rpm_length + right_Rpm_length + 11, (float)distanceLeft, 2);
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	441a      	add	r2, r3
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	4413      	add	r3, r2
 8001254:	330b      	adds	r3, #11
 8001256:	4a33      	ldr	r2, [pc, #204]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001258:	4413      	add	r3, r2
 800125a:	4a37      	ldr	r2, [pc, #220]	@ (8001338 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800125c:	8812      	ldrh	r2, [r2, #0]
 800125e:	ee07 2a90 	vmov	s15, r2
 8001262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001266:	2102      	movs	r1, #2
 8001268:	eeb0 0a67 	vmov.f32	s0, s15
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff fdaf 	bl	8000dd0 <float_to_uint8_arry>
 8001272:	6138      	str	r0, [r7, #16]
		cRt[distanceLeft_length + distanceFront_length + left_Rpm_length + right_Rpm_length + 11] = '\n';
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	441a      	add	r2, r3
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	441a      	add	r2, r3
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	4413      	add	r3, r2
 8001282:	330b      	adds	r3, #11
 8001284:	4a27      	ldr	r2, [pc, #156]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001286:	210a      	movs	r1, #10
 8001288:	54d1      	strb	r1, [r2, r3]
		cRt[distanceLeft_length + distanceFront_length + left_Rpm_length + right_Rpm_length + 12] = 'R';
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	441a      	add	r2, r3
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	441a      	add	r2, r3
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	4413      	add	r3, r2
 8001298:	330c      	adds	r3, #12
 800129a:	4a22      	ldr	r2, [pc, #136]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800129c:	2152      	movs	r1, #82	@ 0x52
 800129e:	54d1      	strb	r1, [r2, r3]
		cRt[distanceLeft_length + distanceFront_length + left_Rpm_length + right_Rpm_length + 13] = ':';
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	441a      	add	r2, r3
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	441a      	add	r2, r3
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	4413      	add	r3, r2
 80012ae:	330d      	adds	r3, #13
 80012b0:	4a1c      	ldr	r2, [pc, #112]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80012b2:	213a      	movs	r1, #58	@ 0x3a
 80012b4:	54d1      	strb	r1, [r2, r3]
		distanceRight_length = float_to_uint8_arry(cRt + distanceLeft_length + distanceFront_length + left_Rpm_length + right_Rpm_length + 14, (float)distanceRight, 2);
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	441a      	add	r2, r3
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	441a      	add	r2, r3
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	4413      	add	r3, r2
 80012c4:	330e      	adds	r3, #14
 80012c6:	4a17      	ldr	r2, [pc, #92]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80012c8:	4413      	add	r3, r2
 80012ca:	4a1c      	ldr	r2, [pc, #112]	@ (800133c <HAL_TIM_PeriodElapsedCallback+0x220>)
 80012cc:	8812      	ldrh	r2, [r2, #0]
 80012ce:	ee07 2a90 	vmov	s15, r2
 80012d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012d6:	2102      	movs	r1, #2
 80012d8:	eeb0 0a67 	vmov.f32	s0, s15
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fd77 	bl	8000dd0 <float_to_uint8_arry>
 80012e2:	60f8      	str	r0, [r7, #12]
		cRt[distanceRight_length + distanceLeft_length + distanceFront_length + left_Rpm_length + right_Rpm_length + 14] = '\n';
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	441a      	add	r2, r3
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	441a      	add	r2, r3
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	441a      	add	r2, r3
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	4413      	add	r3, r2
 80012f6:	330e      	adds	r3, #14
 80012f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80012fa:	210a      	movs	r1, #10
 80012fc:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Transmit_DMA(&huart5, cRt, sizeof cRt);
 80012fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001302:	4908      	ldr	r1, [pc, #32]	@ (8001324 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001304:	480e      	ldr	r0, [pc, #56]	@ (8001340 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001306:	f004 fbe1 	bl	8005acc <HAL_UART_Transmit_DMA>
}
 800130a:	bf00      	nop
 800130c:	3720      	adds	r7, #32
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200003d8 	.word	0x200003d8
 8001318:	200001e4 	.word	0x200001e4
 800131c:	200001e8 	.word	0x200001e8
 8001320:	200004b0 	.word	0x200004b0
 8001324:	200000d8 	.word	0x200000d8
 8001328:	200000da 	.word	0x200000da
 800132c:	200001d8 	.word	0x200001d8
 8001330:	200001dc 	.word	0x200001dc
 8001334:	200004fc 	.word	0x200004fc
 8001338:	200004f8 	.word	0x200004f8
 800133c:	200004fa 	.word	0x200004fa
 8001340:	20000548 	.word	0x20000548

08001344 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){//需要在main里启动接收函数
 8001344:	b590      	push	{r4, r7, lr}
 8001346:	b087      	sub	sp, #28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	807b      	strh	r3, [r7, #2]
	if(huart==&huart5){
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a4e      	ldr	r2, [pc, #312]	@ (800148c <HAL_UARTEx_RxEventCallback+0x148>)
 8001354:	4293      	cmp	r3, r2
 8001356:	f040 8095 	bne.w	8001484 <HAL_UARTEx_RxEventCallback+0x140>
		if (rxData[0]=='w'||rxData[0]=='s'||rxData[0]=='d'||rxData[0]=='a'){//数据形式应该是“w1000”这样的
 800135a:	4b4d      	ldr	r3, [pc, #308]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b77      	cmp	r3, #119	@ 0x77
 8001360:	d00b      	beq.n	800137a <HAL_UARTEx_RxEventCallback+0x36>
 8001362:	4b4b      	ldr	r3, [pc, #300]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b73      	cmp	r3, #115	@ 0x73
 8001368:	d007      	beq.n	800137a <HAL_UARTEx_RxEventCallback+0x36>
 800136a:	4b49      	ldr	r3, [pc, #292]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b64      	cmp	r3, #100	@ 0x64
 8001370:	d003      	beq.n	800137a <HAL_UARTEx_RxEventCallback+0x36>
 8001372:	4b47      	ldr	r3, [pc, #284]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b61      	cmp	r3, #97	@ 0x61
 8001378:	d119      	bne.n	80013ae <HAL_UARTEx_RxEventCallback+0x6a>
		setDirection(rxData[0]);
 800137a:	4b45      	ldr	r3, [pc, #276]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 fcb2 	bl	8001ce8 <setDirection>
		rpmLeft=uint8_to_float(rxData+1,0);
 8001384:	4b43      	ldr	r3, [pc, #268]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x150>)
 8001386:	2100      	movs	r1, #0
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fe0d 	bl	8000fa8 <uint8_to_float>
 800138e:	eef0 7a40 	vmov.f32	s15, s0
 8001392:	4b41      	ldr	r3, [pc, #260]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x154>)
 8001394:	edc3 7a00 	vstr	s15, [r3]
		rpmRight=uint8_to_float(rxData+1,0);
 8001398:	4b3e      	ldr	r3, [pc, #248]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x150>)
 800139a:	2100      	movs	r1, #0
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fe03 	bl	8000fa8 <uint8_to_float>
 80013a2:	eef0 7a40 	vmov.f32	s15, s0
 80013a6:	4b3d      	ldr	r3, [pc, #244]	@ (800149c <HAL_UARTEx_RxEventCallback+0x158>)
 80013a8:	edc3 7a00 	vstr	s15, [r3]
 80013ac:	e038      	b.n	8001420 <HAL_UARTEx_RxEventCallback+0xdc>
		}else if (rxData[0]=='P'){//数据形式应该是"p0.5"这样的
 80013ae:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b50      	cmp	r3, #80	@ 0x50
 80013b4:	d10a      	bne.n	80013cc <HAL_UARTEx_RxEventCallback+0x88>
			kp=uint8_to_float(rxData+1,2);
 80013b6:	4b37      	ldr	r3, [pc, #220]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x150>)
 80013b8:	2102      	movs	r1, #2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fdf4 	bl	8000fa8 <uint8_to_float>
 80013c0:	eef0 7a40 	vmov.f32	s15, s0
 80013c4:	4b36      	ldr	r3, [pc, #216]	@ (80014a0 <HAL_UARTEx_RxEventCallback+0x15c>)
 80013c6:	edc3 7a00 	vstr	s15, [r3]
 80013ca:	e029      	b.n	8001420 <HAL_UARTEx_RxEventCallback+0xdc>
		}else if (rxData[0]=='I'){
 80013cc:	4b30      	ldr	r3, [pc, #192]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b49      	cmp	r3, #73	@ 0x49
 80013d2:	d10a      	bne.n	80013ea <HAL_UARTEx_RxEventCallback+0xa6>
			ki=uint8_to_float(rxData+1,2);
 80013d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x150>)
 80013d6:	2102      	movs	r1, #2
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fde5 	bl	8000fa8 <uint8_to_float>
 80013de:	eef0 7a40 	vmov.f32	s15, s0
 80013e2:	4b30      	ldr	r3, [pc, #192]	@ (80014a4 <HAL_UARTEx_RxEventCallback+0x160>)
 80013e4:	edc3 7a00 	vstr	s15, [r3]
 80013e8:	e01a      	b.n	8001420 <HAL_UARTEx_RxEventCallback+0xdc>
		}else if (rxData[0]=='D'){
 80013ea:	4b29      	ldr	r3, [pc, #164]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b44      	cmp	r3, #68	@ 0x44
 80013f0:	d10a      	bne.n	8001408 <HAL_UARTEx_RxEventCallback+0xc4>
			kd=uint8_to_float(rxData+1,2);
 80013f2:	4b28      	ldr	r3, [pc, #160]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x150>)
 80013f4:	2102      	movs	r1, #2
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fdd6 	bl	8000fa8 <uint8_to_float>
 80013fc:	eef0 7a40 	vmov.f32	s15, s0
 8001400:	4b29      	ldr	r3, [pc, #164]	@ (80014a8 <HAL_UARTEx_RxEventCallback+0x164>)
 8001402:	edc3 7a00 	vstr	s15, [r3]
 8001406:	e00b      	b.n	8001420 <HAL_UARTEx_RxEventCallback+0xdc>
		}else if (rxData[0]=='q'){
 8001408:	4b21      	ldr	r3, [pc, #132]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b71      	cmp	r3, #113	@ 0x71
 800140e:	d107      	bne.n	8001420 <HAL_UARTEx_RxEventCallback+0xdc>
			rpmLeft=0;
 8001410:	4b21      	ldr	r3, [pc, #132]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x154>)
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
			rpmRight=0;
 8001418:	4b20      	ldr	r3, [pc, #128]	@ (800149c <HAL_UARTEx_RxEventCallback+0x158>)
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
			/*HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);*/
		}
		uint8_t message[]="Order Received!";
 8001420:	4b22      	ldr	r3, [pc, #136]	@ (80014ac <HAL_UARTEx_RxEventCallback+0x168>)
 8001422:	f107 0408 	add.w	r4, r7, #8
 8001426:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001428:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		//float_to_uint8_arry(message,pulseLeft,0);
		//float_to_uint8_arry(message+4,pulseRight,0);
		HAL_UART_Transmit_DMA(&huart5, message, sizeof message);
 800142c:	f107 0308 	add.w	r3, r7, #8
 8001430:	2210      	movs	r2, #16
 8001432:	4619      	mov	r1, r3
 8001434:	4815      	ldr	r0, [pc, #84]	@ (800148c <HAL_UARTEx_RxEventCallback+0x148>)
 8001436:	f004 fb49 	bl	8005acc <HAL_UART_Transmit_DMA>
		memset(rxData,0,sizeof rxData);
 800143a:	2232      	movs	r2, #50	@ 0x32
 800143c:	2100      	movs	r1, #0
 800143e:	4814      	ldr	r0, [pc, #80]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 8001440:	f005 feb8 	bl	80071b4 <memset>
		rxData[0]=0;
 8001444:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 8001446:	2200      	movs	r2, #0
 8001448:	701a      	strb	r2, [r3, #0]
		leftError=0;rightError=0;error_last_left = 0;error_before_left= 0;error_last_right = 0;error_before_right = 0;
 800144a:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <HAL_UARTEx_RxEventCallback+0x16c>)
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <HAL_UARTEx_RxEventCallback+0x170>)
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <HAL_UARTEx_RxEventCallback+0x174>)
 800145c:	f04f 0200 	mov.w	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	4b16      	ldr	r3, [pc, #88]	@ (80014bc <HAL_UARTEx_RxEventCallback+0x178>)
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x17c>)
 800146c:	f04f 0200 	mov.w	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <HAL_UARTEx_RxEventCallback+0x180>)
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxData, sizeof rxData);
 800147a:	2232      	movs	r2, #50	@ 0x32
 800147c:	4904      	ldr	r1, [pc, #16]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x14c>)
 800147e:	4803      	ldr	r0, [pc, #12]	@ (800148c <HAL_UARTEx_RxEventCallback+0x148>)
 8001480:	f004 fb94 	bl	8005bac <HAL_UARTEx_ReceiveToIdle_DMA>
	}

}
 8001484:	bf00      	nop
 8001486:	371c      	adds	r7, #28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd90      	pop	{r4, r7, pc}
 800148c:	20000548 	.word	0x20000548
 8001490:	200001ec 	.word	0x200001ec
 8001494:	200001ed 	.word	0x200001ed
 8001498:	200001e8 	.word	0x200001e8
 800149c:	200001e4 	.word	0x200001e4
 80014a0:	20000000 	.word	0x20000000
 80014a4:	20000004 	.word	0x20000004
 80014a8:	20000008 	.word	0x20000008
 80014ac:	08007230 	.word	0x08007230
 80014b0:	200000c0 	.word	0x200000c0
 80014b4:	200000c4 	.word	0x200000c4
 80014b8:	200000c8 	.word	0x200000c8
 80014bc:	200000cc 	.word	0x200000cc
 80014c0:	200000d0 	.word	0x200000d0
 80014c4:	200000d4 	.word	0x200000d4

080014c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <MX_DMA_Init+0x6c>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	4a17      	ldr	r2, [pc, #92]	@ (8001534 <MX_DMA_Init+0x6c>)
 80014d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014de:	4b15      	ldr	r3, [pc, #84]	@ (8001534 <MX_DMA_Init+0x6c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014e6:	607b      	str	r3, [r7, #4]
 80014e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2100      	movs	r1, #0
 80014ee:	200b      	movs	r0, #11
 80014f0:	f001 fe1f 	bl	8003132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80014f4:	200b      	movs	r0, #11
 80014f6:	f001 fe38 	bl	800316a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	200d      	movs	r0, #13
 8001500:	f001 fe17 	bl	8003132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001504:	200d      	movs	r0, #13
 8001506:	f001 fe30 	bl	800316a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	2100      	movs	r1, #0
 800150e:	200f      	movs	r0, #15
 8001510:	f001 fe0f 	bl	8003132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001514:	200f      	movs	r0, #15
 8001516:	f001 fe28 	bl	800316a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2100      	movs	r1, #0
 800151e:	202f      	movs	r0, #47	@ 0x2f
 8001520:	f001 fe07 	bl	8003132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001524:	202f      	movs	r0, #47	@ 0x2f
 8001526:	f001 fe20 	bl	800316a <HAL_NVIC_EnableIRQ>

}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023800 	.word	0x40023800

08001538 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	@ 0x28
 800153c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
 800154c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	4b43      	ldr	r3, [pc, #268]	@ (8001660 <MX_GPIO_Init+0x128>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a42      	ldr	r2, [pc, #264]	@ (8001660 <MX_GPIO_Init+0x128>)
 8001558:	f043 0310 	orr.w	r3, r3, #16
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b40      	ldr	r3, [pc, #256]	@ (8001660 <MX_GPIO_Init+0x128>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0310 	and.w	r3, r3, #16
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	4b3c      	ldr	r3, [pc, #240]	@ (8001660 <MX_GPIO_Init+0x128>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	4a3b      	ldr	r2, [pc, #236]	@ (8001660 <MX_GPIO_Init+0x128>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6313      	str	r3, [r2, #48]	@ 0x30
 800157a:	4b39      	ldr	r3, [pc, #228]	@ (8001660 <MX_GPIO_Init+0x128>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	4b35      	ldr	r3, [pc, #212]	@ (8001660 <MX_GPIO_Init+0x128>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	4a34      	ldr	r2, [pc, #208]	@ (8001660 <MX_GPIO_Init+0x128>)
 8001590:	f043 0302 	orr.w	r3, r3, #2
 8001594:	6313      	str	r3, [r2, #48]	@ 0x30
 8001596:	4b32      	ldr	r3, [pc, #200]	@ (8001660 <MX_GPIO_Init+0x128>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001660 <MX_GPIO_Init+0x128>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001660 <MX_GPIO_Init+0x128>)
 80015ac:	f043 0308 	orr.w	r3, r3, #8
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001660 <MX_GPIO_Init+0x128>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f003 0308 	and.w	r3, r3, #8
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	603b      	str	r3, [r7, #0]
 80015c2:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <MX_GPIO_Init+0x128>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a26      	ldr	r2, [pc, #152]	@ (8001660 <MX_GPIO_Init+0x128>)
 80015c8:	f043 0304 	orr.w	r3, r3, #4
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b24      	ldr	r3, [pc, #144]	@ (8001660 <MX_GPIO_Init+0x128>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	603b      	str	r3, [r7, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN2_Pin|IN3_Pin|IN4_Pin|trigFront_Pin
 80015da:	2200      	movs	r2, #0
 80015dc:	217e      	movs	r1, #126	@ 0x7e
 80015de:	4821      	ldr	r0, [pc, #132]	@ (8001664 <MX_GPIO_Init+0x12c>)
 80015e0:	f002 fb94 	bl	8003d0c <HAL_GPIO_WritePin>
                          |trigLeft_Pin|IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(trigRight_GPIO_Port, trigRight_Pin, GPIO_PIN_RESET);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2110      	movs	r1, #16
 80015e8:	481f      	ldr	r0, [pc, #124]	@ (8001668 <MX_GPIO_Init+0x130>)
 80015ea:	f002 fb8f 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = IN2_Pin|IN3_Pin|IN4_Pin|trigFront_Pin
 80015ee:	237e      	movs	r3, #126	@ 0x7e
 80015f0:	617b      	str	r3, [r7, #20]
                          |trigLeft_Pin|IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4619      	mov	r1, r3
 8001604:	4817      	ldr	r0, [pc, #92]	@ (8001664 <MX_GPIO_Init+0x12c>)
 8001606:	f002 f9cd 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = trigRight_Pin;
 800160a:	2310      	movs	r3, #16
 800160c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160e:	2301      	movs	r3, #1
 8001610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(trigRight_GPIO_Port, &GPIO_InitStruct);
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4619      	mov	r1, r3
 8001620:	4811      	ldr	r0, [pc, #68]	@ (8001668 <MX_GPIO_Init+0x130>)
 8001622:	f002 f9bf 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = echoFront_Pin|echoLeft_Pin;
 8001626:	23c0      	movs	r3, #192	@ 0xc0
 8001628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162a:	2300      	movs	r3, #0
 800162c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	480b      	ldr	r0, [pc, #44]	@ (8001668 <MX_GPIO_Init+0x130>)
 800163a:	f002 f9b3 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = echoRight_Pin;
 800163e:	2301      	movs	r3, #1
 8001640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(echoRight_GPIO_Port, &GPIO_InitStruct);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4619      	mov	r1, r3
 8001650:	4806      	ldr	r0, [pc, #24]	@ (800166c <MX_GPIO_Init+0x134>)
 8001652:	f002 f9a7 	bl	80039a4 <HAL_GPIO_Init>

}
 8001656:	bf00      	nop
 8001658:	3728      	adds	r7, #40	@ 0x28
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800
 8001664:	40021000 	.word	0x40021000
 8001668:	40020000 	.word	0x40020000
 800166c:	40020400 	.word	0x40020400

08001670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001674:	f001 fc10 	bl	8002e98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001678:	f000 f884 	bl	8001784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800167c:	f7ff ff5c 	bl	8001538 <MX_GPIO_Init>
  MX_DMA_Init();
 8001680:	f7ff ff22 	bl	80014c8 <MX_DMA_Init>
  MX_TIM2_Init();
 8001684:	f000 fd10 	bl	80020a8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001688:	f000 fdb0 	bl	80021ec <MX_TIM4_Init>
  MX_TIM5_Init();
 800168c:	f000 fe02 	bl	8002294 <MX_TIM5_Init>
  MX_TIM1_Init();
 8001690:	f000 fc52 	bl	8001f38 <MX_TIM1_Init>
  MX_UART5_Init();
 8001694:	f001 fa30 	bl	8002af8 <MX_UART5_Init>
  MX_UART4_Init();
 8001698:	f001 fa04 	bl	8002aa4 <MX_UART4_Init>
  MX_TIM7_Init();
 800169c:	f000 feb2 	bl	8002404 <MX_TIM7_Init>
  MX_TIM3_Init();
 80016a0:	f000 fd56 	bl	8002150 <MX_TIM3_Init>
  MX_TIM8_Init();
 80016a4:	f000 fee4 	bl	8002470 <MX_TIM8_Init>
  MX_TIM6_Init();
 80016a8:	f000 fe76 	bl	8002398 <MX_TIM6_Init>
  MX_TIM10_Init();
 80016ac:	f000 ff30 	bl	8002510 <MX_TIM10_Init>
  MX_TIM12_Init();
 80016b0:	f000 ff52 	bl	8002558 <MX_TIM12_Init>
  	/*HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_ALL);//??????????启电机PWM，最??????????255
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_ALL);//??????????启舵机PWM，最??????????1999
  	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);//左轮编码??????????
  	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);//右轮编码??????????
  	HAL_TIM_Base_Start_IT(&htim7);//中断定时器，50ms??????????次中??????????*/
  timersInit();
 80016b4:	f001 f93a 	bl	800292c <timersInit>
  __HAL_TIM_SET_COUNTER(&htim2,32768);
 80016b8:	4b25      	ldr	r3, [pc, #148]	@ (8001750 <main+0xe0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016c0:	625a      	str	r2, [r3, #36]	@ 0x24
   __HAL_TIM_SET_COUNTER(&htim4,32768);
 80016c2:	4b24      	ldr	r3, [pc, #144]	@ (8001754 <main+0xe4>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016ca:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxData, sizeof rxData);
 80016cc:	2232      	movs	r2, #50	@ 0x32
 80016ce:	4922      	ldr	r1, [pc, #136]	@ (8001758 <main+0xe8>)
 80016d0:	4822      	ldr	r0, [pc, #136]	@ (800175c <main+0xec>)
 80016d2:	f004 fa6b 	bl	8005bac <HAL_UARTEx_ReceiveToIdle_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  setLeftPWM(pulseLeft,TIM_CHANNEL_3);
 80016d6:	4b22      	ldr	r3, [pc, #136]	@ (8001760 <main+0xf0>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2108      	movs	r1, #8
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 fac9 	bl	8001c74 <setLeftPWM>
	  setRightPWM(pulseRight,TIM_CHANNEL_4);
 80016e2:	4b20      	ldr	r3, [pc, #128]	@ (8001764 <main+0xf4>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	210c      	movs	r1, #12
 80016e8:	4618      	mov	r0, r3
 80016ea:	f000 fa89 	bl	8001c00 <setRightPWM>
	  if (ultraLoop==0){
 80016ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001768 <main+0xf8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d107      	bne.n	8001706 <main+0x96>
	  	distanceFront=MeasureDistance(&ultraSonicFront);
 80016f6:	481d      	ldr	r0, [pc, #116]	@ (800176c <main+0xfc>)
 80016f8:	f001 f952 	bl	80029a0 <MeasureDistance>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4b1b      	ldr	r3, [pc, #108]	@ (8001770 <main+0x100>)
 8001702:	801a      	strh	r2, [r3, #0]
 8001704:	e016      	b.n	8001734 <main+0xc4>
	  }else if(ultraLoop==1){
 8001706:	4b18      	ldr	r3, [pc, #96]	@ (8001768 <main+0xf8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d107      	bne.n	800171e <main+0xae>
	  	 distanceLeft=MeasureDistance(&ultraSonicLeft);
 800170e:	4819      	ldr	r0, [pc, #100]	@ (8001774 <main+0x104>)
 8001710:	f001 f946 	bl	80029a0 <MeasureDistance>
 8001714:	4603      	mov	r3, r0
 8001716:	461a      	mov	r2, r3
 8001718:	4b17      	ldr	r3, [pc, #92]	@ (8001778 <main+0x108>)
 800171a:	801a      	strh	r2, [r3, #0]
 800171c:	e00a      	b.n	8001734 <main+0xc4>
	  }else if (ultraLoop==2){
 800171e:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <main+0xf8>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d106      	bne.n	8001734 <main+0xc4>
	  	 distanceRight=MeasureDistance(&ultraSonicRight);
 8001726:	4815      	ldr	r0, [pc, #84]	@ (800177c <main+0x10c>)
 8001728:	f001 f93a 	bl	80029a0 <MeasureDistance>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <main+0x110>)
 8001732:	801a      	strh	r2, [r3, #0]
}
	  if (ultraLoop<3){ultraLoop++;}
 8001734:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <main+0xf8>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b02      	cmp	r3, #2
 800173a:	dc05      	bgt.n	8001748 <main+0xd8>
 800173c:	4b0a      	ldr	r3, [pc, #40]	@ (8001768 <main+0xf8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3301      	adds	r3, #1
 8001742:	4a09      	ldr	r2, [pc, #36]	@ (8001768 <main+0xf8>)
 8001744:	6013      	str	r3, [r2, #0]
 8001746:	e7c6      	b.n	80016d6 <main+0x66>
	  else{ultraLoop=0;}
 8001748:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <main+0xf8>)
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
	  setLeftPWM(pulseLeft,TIM_CHANNEL_3);
 800174e:	e7c2      	b.n	80016d6 <main+0x66>
 8001750:	20000270 	.word	0x20000270
 8001754:	20000300 	.word	0x20000300
 8001758:	200001ec 	.word	0x200001ec
 800175c:	20000548 	.word	0x20000548
 8001760:	200000b8 	.word	0x200000b8
 8001764:	200000bc 	.word	0x200000bc
 8001768:	200001e0 	.word	0x200001e0
 800176c:	20000014 	.word	0x20000014
 8001770:	200004fc 	.word	0x200004fc
 8001774:	20000024 	.word	0x20000024
 8001778:	200004f8 	.word	0x200004f8
 800177c:	20000034 	.word	0x20000034
 8001780:	200004fa 	.word	0x200004fa

08001784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b094      	sub	sp, #80	@ 0x50
 8001788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178a:	f107 0320 	add.w	r3, r7, #32
 800178e:	2230      	movs	r2, #48	@ 0x30
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f005 fd0e 	bl	80071b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001798:	f107 030c 	add.w	r3, r7, #12
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	4b27      	ldr	r3, [pc, #156]	@ (800184c <SystemClock_Config+0xc8>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	4a26      	ldr	r2, [pc, #152]	@ (800184c <SystemClock_Config+0xc8>)
 80017b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b8:	4b24      	ldr	r3, [pc, #144]	@ (800184c <SystemClock_Config+0xc8>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	4b21      	ldr	r3, [pc, #132]	@ (8001850 <SystemClock_Config+0xcc>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a20      	ldr	r2, [pc, #128]	@ (8001850 <SystemClock_Config+0xcc>)
 80017ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001850 <SystemClock_Config+0xcc>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017e0:	2302      	movs	r3, #2
 80017e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017e4:	2301      	movs	r3, #1
 80017e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017e8:	2310      	movs	r3, #16
 80017ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ec:	2302      	movs	r3, #2
 80017ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017f0:	2300      	movs	r3, #0
 80017f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017f4:	2308      	movs	r3, #8
 80017f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80017f8:	2348      	movs	r3, #72	@ 0x48
 80017fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017fc:	2302      	movs	r3, #2
 80017fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001800:	2304      	movs	r3, #4
 8001802:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001804:	f107 0320 	add.w	r3, r7, #32
 8001808:	4618      	mov	r0, r3
 800180a:	f002 fa99 	bl	8003d40 <HAL_RCC_OscConfig>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001814:	f000 f81e 	bl	8001854 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001818:	230f      	movs	r3, #15
 800181a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800181c:	2302      	movs	r3, #2
 800181e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001824:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001828:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800182e:	f107 030c 	add.w	r3, r7, #12
 8001832:	2102      	movs	r1, #2
 8001834:	4618      	mov	r0, r3
 8001836:	f002 fcfb 	bl	8004230 <HAL_RCC_ClockConfig>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001840:	f000 f808 	bl	8001854 <Error_Handler>
  }
}
 8001844:	bf00      	nop
 8001846:	3750      	adds	r7, #80	@ 0x50
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40023800 	.word	0x40023800
 8001850:	40007000 	.word	0x40007000

08001854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001858:	b672      	cpsid	i
}
 800185a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <Error_Handler+0x8>

08001860 <setLeftRpm>:
uint16_t count_num_left_past=-1;
uint16_t count_num_right_past=-1;
extern int countnum_rightcircuance;
extern int countnum_leftcircuance;
extern float currentRpm_left,currentRpm_right;
void setLeftRpm(float rpm){
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	ed87 0a01 	vstr	s0, [r7, #4]
	 currentRpm_left=getLeftRpm(&htim2);
 800186a:	480e      	ldr	r0, [pc, #56]	@ (80018a4 <setLeftRpm+0x44>)
 800186c:	f000 f90c 	bl	8001a88 <getLeftRpm>
 8001870:	eef0 7a40 	vmov.f32	s15, s0
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <setLeftRpm+0x48>)
 8001876:	edc3 7a00 	vstr	s15, [r3]
	pulseLeft+=pidDiffLeft(rpm, currentRpm_left,&leftError);
 800187a:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <setLeftRpm+0x48>)
 800187c:	edd3 7a00 	vldr	s15, [r3]
 8001880:	480a      	ldr	r0, [pc, #40]	@ (80018ac <setLeftRpm+0x4c>)
 8001882:	eef0 0a67 	vmov.f32	s1, s15
 8001886:	ed97 0a01 	vldr	s0, [r7, #4]
 800188a:	f000 f83d 	bl	8001908 <pidDiffLeft>
 800188e:	4602      	mov	r2, r0
 8001890:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <setLeftRpm+0x50>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4413      	add	r3, r2
 8001896:	4a06      	ldr	r2, [pc, #24]	@ (80018b0 <setLeftRpm+0x50>)
 8001898:	6013      	str	r3, [r2, #0]

}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000270 	.word	0x20000270
 80018a8:	200001d8 	.word	0x200001d8
 80018ac:	200000c0 	.word	0x200000c0
 80018b0:	200000b8 	.word	0x200000b8

080018b4 <setRightRpm>:
void setRightRpm(float rpm){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	ed87 0a01 	vstr	s0, [r7, #4]
	currentRpm_right=getRightRpm(&htim4);
 80018be:	480e      	ldr	r0, [pc, #56]	@ (80018f8 <setRightRpm+0x44>)
 80018c0:	f000 f940 	bl	8001b44 <getRightRpm>
 80018c4:	eef0 7a40 	vmov.f32	s15, s0
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <setRightRpm+0x48>)
 80018ca:	edc3 7a00 	vstr	s15, [r3]
	pulseRight+=pidDiffRight(rpm, currentRpm_right,&rightError);
 80018ce:	4b0b      	ldr	r3, [pc, #44]	@ (80018fc <setRightRpm+0x48>)
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	480a      	ldr	r0, [pc, #40]	@ (8001900 <setRightRpm+0x4c>)
 80018d6:	eef0 0a67 	vmov.f32	s1, s15
 80018da:	ed97 0a01 	vldr	s0, [r7, #4]
 80018de:	f000 f873 	bl	80019c8 <pidDiffRight>
 80018e2:	4602      	mov	r2, r0
 80018e4:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <setRightRpm+0x50>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4413      	add	r3, r2
 80018ea:	4a06      	ldr	r2, [pc, #24]	@ (8001904 <setRightRpm+0x50>)
 80018ec:	6013      	str	r3, [r2, #0]

}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000300 	.word	0x20000300
 80018fc:	200001dc 	.word	0x200001dc
 8001900:	200000c4 	.word	0x200000c4
 8001904:	200000bc 	.word	0x200000bc

08001908 <pidDiffLeft>:
void setPID(char factor,float index){
	if (factor=='p'){kp=index;}
	else if (factor=='i'){ki=index;}
	else if (factor=='d'){kd=index;};
}
int pidDiffLeft(float target,float present,float * erro){
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001912:	edc7 0a02 	vstr	s1, [r7, #8]
 8001916:	6078      	str	r0, [r7, #4]
	float error = target - present;
 8001918:	ed97 7a03 	vldr	s14, [r7, #12]
 800191c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001924:	edc7 7a05 	vstr	s15, [r7, #20]

		float pwm_pid=0;
 8001928:	f04f 0300 	mov.w	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
		*erro = error;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	601a      	str	r2, [r3, #0]
		pwm_pid = kp*(error- error_last_left)+ki* error
 8001934:	4b1f      	ldr	r3, [pc, #124]	@ (80019b4 <pidDiffLeft+0xac>)
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	ed97 7a05 	vldr	s14, [r7, #20]
 800193e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001942:	4b1d      	ldr	r3, [pc, #116]	@ (80019b8 <pidDiffLeft+0xb0>)
 8001944:	edd3 7a00 	vldr	s15, [r3]
 8001948:	ee27 7a27 	vmul.f32	s14, s14, s15
 800194c:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <pidDiffLeft+0xb4>)
 800194e:	edd3 6a00 	vldr	s13, [r3]
 8001952:	edd7 7a05 	vldr	s15, [r7, #20]
 8001956:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800195a:	ee37 7a27 	vadd.f32	s14, s14, s15
				+kd*( error-2* error_last_left+ error_before_left);
 800195e:	4b15      	ldr	r3, [pc, #84]	@ (80019b4 <pidDiffLeft+0xac>)
 8001960:	edd3 7a00 	vldr	s15, [r3]
 8001964:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001968:	edd7 6a05 	vldr	s13, [r7, #20]
 800196c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001970:	4b13      	ldr	r3, [pc, #76]	@ (80019c0 <pidDiffLeft+0xb8>)
 8001972:	edd3 7a00 	vldr	s15, [r3]
 8001976:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800197a:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <pidDiffLeft+0xbc>)
 800197c:	edd3 7a00 	vldr	s15, [r3]
 8001980:	ee66 7aa7 	vmul.f32	s15, s13, s15
		pwm_pid = kp*(error- error_last_left)+ki* error
 8001984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001988:	edc7 7a04 	vstr	s15, [r7, #16]
		 error_before_left =  error_last_left;	  	    // 保存上上次误差
 800198c:	4b09      	ldr	r3, [pc, #36]	@ (80019b4 <pidDiffLeft+0xac>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a0b      	ldr	r2, [pc, #44]	@ (80019c0 <pidDiffLeft+0xb8>)
 8001992:	6013      	str	r3, [r2, #0]
		 error_last_left =  error;	              // 保存上次偏差
 8001994:	4a07      	ldr	r2, [pc, #28]	@ (80019b4 <pidDiffLeft+0xac>)
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	6013      	str	r3, [r2, #0]
		 return (int)pwm_pid;
 800199a:	edd7 7a04 	vldr	s15, [r7, #16]
 800199e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a2:	ee17 3a90 	vmov	r3, s15
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	371c      	adds	r7, #28
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	200000c8 	.word	0x200000c8
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000004 	.word	0x20000004
 80019c0:	200000cc 	.word	0x200000cc
 80019c4:	20000008 	.word	0x20000008

080019c8 <pidDiffRight>:
int pidDiffRight(float target,float present,float * erro){
 80019c8:	b480      	push	{r7}
 80019ca:	b087      	sub	sp, #28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	ed87 0a03 	vstr	s0, [r7, #12]
 80019d2:	edc7 0a02 	vstr	s1, [r7, #8]
 80019d6:	6078      	str	r0, [r7, #4]
	float error = target - present;
 80019d8:	ed97 7a03 	vldr	s14, [r7, #12]
 80019dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80019e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019e4:	edc7 7a05 	vstr	s15, [r7, #20]

		float pwm_pid=0;
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
		*erro = error;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	697a      	ldr	r2, [r7, #20]
 80019f2:	601a      	str	r2, [r3, #0]
		pwm_pid = kp*(error- error_last_right)+ki* error
 80019f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <pidDiffRight+0xac>)
 80019f6:	edd3 7a00 	vldr	s15, [r3]
 80019fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80019fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a02:	4b1d      	ldr	r3, [pc, #116]	@ (8001a78 <pidDiffRight+0xb0>)
 8001a04:	edd3 7a00 	vldr	s15, [r3]
 8001a08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <pidDiffRight+0xb4>)
 8001a0e:	edd3 6a00 	vldr	s13, [r3]
 8001a12:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a1a:	ee37 7a27 	vadd.f32	s14, s14, s15
				+kd*( error-2* error_last_right+ error_before_right);
 8001a1e:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <pidDiffRight+0xac>)
 8001a20:	edd3 7a00 	vldr	s15, [r3]
 8001a24:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a28:	edd7 6a05 	vldr	s13, [r7, #20]
 8001a2c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a30:	4b13      	ldr	r3, [pc, #76]	@ (8001a80 <pidDiffRight+0xb8>)
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a3a:	4b12      	ldr	r3, [pc, #72]	@ (8001a84 <pidDiffRight+0xbc>)
 8001a3c:	edd3 7a00 	vldr	s15, [r3]
 8001a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
		pwm_pid = kp*(error- error_last_right)+ki* error
 8001a44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a48:	edc7 7a04 	vstr	s15, [r7, #16]
		 error_before_right =  error_last_right;	  	    // 保存上上次误差
 8001a4c:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <pidDiffRight+0xac>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a0b      	ldr	r2, [pc, #44]	@ (8001a80 <pidDiffRight+0xb8>)
 8001a52:	6013      	str	r3, [r2, #0]
		 error_last_right =  error;	              // 保存上次偏差
 8001a54:	4a07      	ldr	r2, [pc, #28]	@ (8001a74 <pidDiffRight+0xac>)
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	6013      	str	r3, [r2, #0]
		 return (int)pwm_pid;
 8001a5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a62:	ee17 3a90 	vmov	r3, s15
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	371c      	adds	r7, #28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	200000d0 	.word	0x200000d0
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	20000004 	.word	0x20000004
 8001a80:	200000d4 	.word	0x200000d4
 8001a84:	20000008 	.word	0x20000008

08001a88 <getLeftRpm>:
float getLeftRpm(TIM_HandleTypeDef * htim){
 8001a88:	b480      	push	{r7}
 8001a8a:	b087      	sub	sp, #28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
	uint16_t countnum=0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	82fb      	strh	r3, [r7, #22]
	if(countnum_leftcircuance!=0){
 8001a94:	4b27      	ldr	r3, [pc, #156]	@ (8001b34 <getLeftRpm+0xac>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d035      	beq.n	8001b08 <getLeftRpm+0x80>
	if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)){
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0310 	and.w	r3, r3, #16
 8001aa6:	2b10      	cmp	r3, #16
 8001aa8:	d10d      	bne.n	8001ac6 <getLeftRpm+0x3e>
		countnum =32768-__HAL_TIM_GET_COUNTER(htim);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	4b21      	ldr	r3, [pc, #132]	@ (8001b38 <getLeftRpm+0xb0>)
 8001ab4:	1a9b      	subs	r3, r3, r2
 8001ab6:	82fb      	strh	r3, [r7, #22]
		count_num_left_past=countnum;
 8001ab8:	4a20      	ldr	r2, [pc, #128]	@ (8001b3c <getLeftRpm+0xb4>)
 8001aba:	8afb      	ldrh	r3, [r7, #22]
 8001abc:	8013      	strh	r3, [r2, #0]
		countnum_leftcircuance=1;
 8001abe:	4b1d      	ldr	r3, [pc, #116]	@ (8001b34 <getLeftRpm+0xac>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	e00c      	b.n	8001ae0 <getLeftRpm+0x58>
	}else{
		countnum=__HAL_TIM_GET_COUNTER(htim)-32768;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8001ad2:	82fb      	strh	r3, [r7, #22]
		count_num_left_past=countnum;
 8001ad4:	4a19      	ldr	r2, [pc, #100]	@ (8001b3c <getLeftRpm+0xb4>)
 8001ad6:	8afb      	ldrh	r3, [r7, #22]
 8001ad8:	8013      	strh	r3, [r2, #0]
		countnum_leftcircuance=1;
 8001ada:	4b16      	ldr	r3, [pc, #88]	@ (8001b34 <getLeftRpm+0xac>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
	}
	float rpm;
	rpm = (4*countnum)/3;//读取编码器数�????
 8001ae0:	8afb      	ldrh	r3, [r7, #22]
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4a16      	ldr	r2, [pc, #88]	@ (8001b40 <getLeftRpm+0xb8>)
 8001ae6:	fb82 1203 	smull	r1, r2, r2, r3
 8001aea:	17db      	asrs	r3, r3, #31
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	ee07 3a90 	vmov	s15, r3
 8001af2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af6:	edc7 7a03 	vstr	s15, [r7, #12]
	__HAL_TIM_SET_COUNTER(htim,32768);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b02:	625a      	str	r2, [r3, #36]	@ 0x24
	return rpm;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	e00b      	b.n	8001b20 <getLeftRpm+0x98>
	}
	else{
		float rpm=0;
 8001b08:	f04f 0300 	mov.w	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]
		__HAL_TIM_SET_COUNTER(htim,32768);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b16:	625a      	str	r2, [r3, #36]	@ 0x24
		countnum_leftcircuance=1;
 8001b18:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <getLeftRpm+0xac>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]
		return rpm;
 8001b1e:	693b      	ldr	r3, [r7, #16]
	}

}
 8001b20:	ee07 3a90 	vmov	s15, r3
 8001b24:	eeb0 0a67 	vmov.f32	s0, s15
 8001b28:	371c      	adds	r7, #28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	20000224 	.word	0x20000224
 8001b38:	ffff8000 	.word	0xffff8000
 8001b3c:	2000000c 	.word	0x2000000c
 8001b40:	55555556 	.word	0x55555556

08001b44 <getRightRpm>:
float getRightRpm(TIM_HandleTypeDef * htim){
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
	uint16_t countnum=0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	82fb      	strh	r3, [r7, #22]
	if(countnum_rightcircuance!=0){
 8001b50:	4b27      	ldr	r3, [pc, #156]	@ (8001bf0 <getRightRpm+0xac>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d035      	beq.n	8001bc4 <getRightRpm+0x80>
	if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)){
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0310 	and.w	r3, r3, #16
 8001b62:	2b10      	cmp	r3, #16
 8001b64:	d10d      	bne.n	8001b82 <getRightRpm+0x3e>
		countnum =32768-__HAL_TIM_GET_COUNTER(htim);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	4b21      	ldr	r3, [pc, #132]	@ (8001bf4 <getRightRpm+0xb0>)
 8001b70:	1a9b      	subs	r3, r3, r2
 8001b72:	82fb      	strh	r3, [r7, #22]
		count_num_right_past=countnum;
 8001b74:	4a20      	ldr	r2, [pc, #128]	@ (8001bf8 <getRightRpm+0xb4>)
 8001b76:	8afb      	ldrh	r3, [r7, #22]
 8001b78:	8013      	strh	r3, [r2, #0]
		countnum_rightcircuance=1;
 8001b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf0 <getRightRpm+0xac>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	e00c      	b.n	8001b9c <getRightRpm+0x58>
	}else{
		countnum=__HAL_TIM_GET_COUNTER(htim)-32768;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8001b8e:	82fb      	strh	r3, [r7, #22]
		count_num_right_past=countnum;
 8001b90:	4a19      	ldr	r2, [pc, #100]	@ (8001bf8 <getRightRpm+0xb4>)
 8001b92:	8afb      	ldrh	r3, [r7, #22]
 8001b94:	8013      	strh	r3, [r2, #0]
		countnum_rightcircuance=1;
 8001b96:	4b16      	ldr	r3, [pc, #88]	@ (8001bf0 <getRightRpm+0xac>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
	}
	float rpm;
	rpm = (4*countnum)/3;//读取编码器数�????
 8001b9c:	8afb      	ldrh	r3, [r7, #22]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4a16      	ldr	r2, [pc, #88]	@ (8001bfc <getRightRpm+0xb8>)
 8001ba2:	fb82 1203 	smull	r1, r2, r2, r3
 8001ba6:	17db      	asrs	r3, r3, #31
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	ee07 3a90 	vmov	s15, r3
 8001bae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb2:	edc7 7a03 	vstr	s15, [r7, #12]
	__HAL_TIM_SET_COUNTER(htim,32768);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001bbe:	625a      	str	r2, [r3, #36]	@ 0x24
	return rpm;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	e00b      	b.n	8001bdc <getRightRpm+0x98>
	}
	else{
			float rpm=0;
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
			__HAL_TIM_SET_COUNTER(htim,32768);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001bd2:	625a      	str	r2, [r3, #36]	@ 0x24
			countnum_rightcircuance=1;
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <getRightRpm+0xac>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	601a      	str	r2, [r3, #0]
			return rpm;
 8001bda:	693b      	ldr	r3, [r7, #16]
		}
}
 8001bdc:	ee07 3a90 	vmov	s15, r3
 8001be0:	eeb0 0a67 	vmov.f32	s0, s15
 8001be4:	371c      	adds	r7, #28
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	20000220 	.word	0x20000220
 8001bf4:	ffff8000 	.word	0xffff8000
 8001bf8:	2000000e 	.word	0x2000000e
 8001bfc:	55555556 	.word	0x55555556

08001c00 <setRightPWM>:
void setRightPWM(int pulse,uint32_t channel){
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
	int pwm_pulse;
	if(pulse>0){pwm_pulse=pulse;}else{pwm_pulse=0;};
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	dd02      	ble.n	8001c16 <setRightPWM+0x16>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	e001      	b.n	8001c1a <setRightPWM+0x1a>
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
	if(pwm_pulse>=719){pwm_pulse=719;};
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8001c20:	4293      	cmp	r3, r2
 8001c22:	dd02      	ble.n	8001c2a <setRightPWM+0x2a>
 8001c24:	f240 23cf 	movw	r3, #719	@ 0x2cf
 8001c28:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d104      	bne.n	8001c3a <setRightPWM+0x3a>
 8001c30:	4b0f      	ldr	r3, [pc, #60]	@ (8001c70 <setRightPWM+0x70>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001c38:	e013      	b.n	8001c62 <setRightPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d104      	bne.n	8001c4a <setRightPWM+0x4a>
 8001c40:	4b0b      	ldr	r3, [pc, #44]	@ (8001c70 <setRightPWM+0x70>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001c48:	e00b      	b.n	8001c62 <setRightPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	2b08      	cmp	r3, #8
 8001c4e:	d104      	bne.n	8001c5a <setRightPWM+0x5a>
 8001c50:	4b07      	ldr	r3, [pc, #28]	@ (8001c70 <setRightPWM+0x70>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001c58:	e003      	b.n	8001c62 <setRightPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001c5a:	4b05      	ldr	r3, [pc, #20]	@ (8001c70 <setRightPWM+0x70>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	20000348 	.word	0x20000348

08001c74 <setLeftPWM>:
void setLeftPWM(int pulse,uint32_t channel){
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
	int pwm_pulse;
	if(pulse>0){pwm_pulse=pulse;}else{pwm_pulse=0;};
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	dd02      	ble.n	8001c8a <setLeftPWM+0x16>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	e001      	b.n	8001c8e <setLeftPWM+0x1a>
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
	if(pwm_pulse>=719){pwm_pulse=719;};
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8001c94:	4293      	cmp	r3, r2
 8001c96:	dd02      	ble.n	8001c9e <setLeftPWM+0x2a>
 8001c98:	f240 23cf 	movw	r3, #719	@ 0x2cf
 8001c9c:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d104      	bne.n	8001cae <setLeftPWM+0x3a>
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce4 <setLeftPWM+0x70>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001cac:	e013      	b.n	8001cd6 <setLeftPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d104      	bne.n	8001cbe <setLeftPWM+0x4a>
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce4 <setLeftPWM+0x70>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001cbc:	e00b      	b.n	8001cd6 <setLeftPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	2b08      	cmp	r3, #8
 8001cc2:	d104      	bne.n	8001cce <setLeftPWM+0x5a>
 8001cc4:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <setLeftPWM+0x70>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001ccc:	e003      	b.n	8001cd6 <setLeftPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 8001cce:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <setLeftPWM+0x70>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001cd6:	bf00      	nop
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000348 	.word	0x20000348

08001ce8 <setDirection>:

void setDirection(char dir){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
	if (dir=='w'){
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
 8001cf4:	2b77      	cmp	r3, #119	@ 0x77
 8001cf6:	d114      	bne.n	8001d22 <setDirection+0x3a>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	482e      	ldr	r0, [pc, #184]	@ (8001db8 <setDirection+0xd0>)
 8001cfe:	f002 f805 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001d02:	2201      	movs	r2, #1
 8001d04:	2104      	movs	r1, #4
 8001d06:	482c      	ldr	r0, [pc, #176]	@ (8001db8 <setDirection+0xd0>)
 8001d08:	f002 f800 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2108      	movs	r1, #8
 8001d10:	4829      	ldr	r0, [pc, #164]	@ (8001db8 <setDirection+0xd0>)
 8001d12:	f001 fffb 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);
 8001d16:	2201      	movs	r2, #1
 8001d18:	2110      	movs	r1, #16
 8001d1a:	4827      	ldr	r0, [pc, #156]	@ (8001db8 <setDirection+0xd0>)
 8001d1c:	f001 fff6 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
	}
}
 8001d20:	e046      	b.n	8001db0 <setDirection+0xc8>
	else if (dir=='s'){
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	2b73      	cmp	r3, #115	@ 0x73
 8001d26:	d114      	bne.n	8001d52 <setDirection+0x6a>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001d28:	2201      	movs	r2, #1
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	4822      	ldr	r0, [pc, #136]	@ (8001db8 <setDirection+0xd0>)
 8001d2e:	f001 ffed 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2104      	movs	r1, #4
 8001d36:	4820      	ldr	r0, [pc, #128]	@ (8001db8 <setDirection+0xd0>)
 8001d38:	f001 ffe8 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	2108      	movs	r1, #8
 8001d40:	481d      	ldr	r0, [pc, #116]	@ (8001db8 <setDirection+0xd0>)
 8001d42:	f001 ffe3 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2110      	movs	r1, #16
 8001d4a:	481b      	ldr	r0, [pc, #108]	@ (8001db8 <setDirection+0xd0>)
 8001d4c:	f001 ffde 	bl	8003d0c <HAL_GPIO_WritePin>
}
 8001d50:	e02e      	b.n	8001db0 <setDirection+0xc8>
	else if (dir=='a'){
 8001d52:	79fb      	ldrb	r3, [r7, #7]
 8001d54:	2b61      	cmp	r3, #97	@ 0x61
 8001d56:	d114      	bne.n	8001d82 <setDirection+0x9a>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	2102      	movs	r1, #2
 8001d5c:	4816      	ldr	r0, [pc, #88]	@ (8001db8 <setDirection+0xd0>)
 8001d5e:	f001 ffd5 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 8001d62:	2200      	movs	r2, #0
 8001d64:	2104      	movs	r1, #4
 8001d66:	4814      	ldr	r0, [pc, #80]	@ (8001db8 <setDirection+0xd0>)
 8001d68:	f001 ffd0 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2108      	movs	r1, #8
 8001d70:	4811      	ldr	r0, [pc, #68]	@ (8001db8 <setDirection+0xd0>)
 8001d72:	f001 ffcb 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);
 8001d76:	2201      	movs	r2, #1
 8001d78:	2110      	movs	r1, #16
 8001d7a:	480f      	ldr	r0, [pc, #60]	@ (8001db8 <setDirection+0xd0>)
 8001d7c:	f001 ffc6 	bl	8003d0c <HAL_GPIO_WritePin>
}
 8001d80:	e016      	b.n	8001db0 <setDirection+0xc8>
	else if (dir=='d'){
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	2b64      	cmp	r3, #100	@ 0x64
 8001d86:	d113      	bne.n	8001db0 <setDirection+0xc8>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2102      	movs	r1, #2
 8001d8c:	480a      	ldr	r0, [pc, #40]	@ (8001db8 <setDirection+0xd0>)
 8001d8e:	f001 ffbd 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001d92:	2201      	movs	r2, #1
 8001d94:	2104      	movs	r1, #4
 8001d96:	4808      	ldr	r0, [pc, #32]	@ (8001db8 <setDirection+0xd0>)
 8001d98:	f001 ffb8 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	2108      	movs	r1, #8
 8001da0:	4805      	ldr	r0, [pc, #20]	@ (8001db8 <setDirection+0xd0>)
 8001da2:	f001 ffb3 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8001da6:	2200      	movs	r2, #0
 8001da8:	2110      	movs	r1, #16
 8001daa:	4803      	ldr	r0, [pc, #12]	@ (8001db8 <setDirection+0xd0>)
 8001dac:	f001 ffae 	bl	8003d0c <HAL_GPIO_WritePin>
}
 8001db0:	bf00      	nop
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000

08001dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <HAL_MspInit+0x4c>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	4a0f      	ldr	r2, [pc, #60]	@ (8001e08 <HAL_MspInit+0x4c>)
 8001dcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e08 <HAL_MspInit+0x4c>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	4b09      	ldr	r3, [pc, #36]	@ (8001e08 <HAL_MspInit+0x4c>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	4a08      	ldr	r2, [pc, #32]	@ (8001e08 <HAL_MspInit+0x4c>)
 8001de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dee:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <HAL_MspInit+0x4c>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df6:	603b      	str	r3, [r7, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40023800 	.word	0x40023800

08001e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <NMI_Handler+0x4>

08001e14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <HardFault_Handler+0x4>

08001e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <MemManage_Handler+0x4>

08001e24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <BusFault_Handler+0x4>

08001e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e30:	bf00      	nop
 8001e32:	e7fd      	b.n	8001e30 <UsageFault_Handler+0x4>

08001e34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e62:	f001 f86b 	bl	8002f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8001e70:	4802      	ldr	r0, [pc, #8]	@ (8001e7c <DMA1_Stream0_IRQHandler+0x10>)
 8001e72:	f001 fb2d 	bl	80034d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000650 	.word	0x20000650

08001e80 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001e84:	4802      	ldr	r0, [pc, #8]	@ (8001e90 <DMA1_Stream2_IRQHandler+0x10>)
 8001e86:	f001 fb23 	bl	80034d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000590 	.word	0x20000590

08001e94 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001e98:	4802      	ldr	r0, [pc, #8]	@ (8001ea4 <DMA1_Stream4_IRQHandler+0x10>)
 8001e9a:	f001 fb19 	bl	80034d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200005f0 	.word	0x200005f0

08001ea8 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001eac:	4803      	ldr	r0, [pc, #12]	@ (8001ebc <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8001eae:	f002 ff1d 	bl	8004cec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8001eb2:	4803      	ldr	r0, [pc, #12]	@ (8001ec0 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8001eb4:	f002 ff1a 	bl	8004cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000420 	.word	0x20000420
 8001ec0:	200004b0 	.word	0x200004b0

08001ec4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <DMA1_Stream7_IRQHandler+0x10>)
 8001eca:	f001 fb01 	bl	80034d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200006b0 	.word	0x200006b0

08001ed8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <UART4_IRQHandler+0x10>)
 8001ede:	f003 fec3 	bl	8005c68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000500 	.word	0x20000500

08001eec <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <UART5_IRQHandler+0x10>)
 8001ef2:	f003 feb9 	bl	8005c68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000548 	.word	0x20000548

08001f00 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f04:	4802      	ldr	r0, [pc, #8]	@ (8001f10 <TIM7_IRQHandler+0x10>)
 8001f06:	f002 fef1 	bl	8004cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	200003d8 	.word	0x200003d8

08001f14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <SystemInit+0x20>)
 8001f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f1e:	4a05      	ldr	r2, [pc, #20]	@ (8001f34 <SystemInit+0x20>)
 8001f20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <MX_TIM1_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b096      	sub	sp, #88	@ 0x58
 8001f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f3e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f4c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
 8001f64:	611a      	str	r2, [r3, #16]
 8001f66:	615a      	str	r2, [r3, #20]
 8001f68:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f005 f91f 	bl	80071b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f76:	4b4a      	ldr	r3, [pc, #296]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001f78:	4a4a      	ldr	r2, [pc, #296]	@ (80020a4 <MX_TIM1_Init+0x16c>)
 8001f7a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001f7c:	4b48      	ldr	r3, [pc, #288]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001f7e:	2247      	movs	r2, #71	@ 0x47
 8001f80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f82:	4b47      	ldr	r3, [pc, #284]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 8001f88:	4b45      	ldr	r3, [pc, #276]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001f8a:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001f8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f90:	4b43      	ldr	r3, [pc, #268]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f96:	4b42      	ldr	r3, [pc, #264]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f9c:	4b40      	ldr	r3, [pc, #256]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001f9e:	2280      	movs	r2, #128	@ 0x80
 8001fa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fa2:	483f      	ldr	r0, [pc, #252]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001fa4:	f002 fb24 	bl	80045f0 <HAL_TIM_Base_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001fae:	f7ff fc51 	bl	8001854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fb8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4838      	ldr	r0, [pc, #224]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001fc0:	f003 f846 	bl	8005050 <HAL_TIM_ConfigClockSource>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001fca:	f7ff fc43 	bl	8001854 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fce:	4834      	ldr	r0, [pc, #208]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001fd0:	f002 fc36 	bl	8004840 <HAL_TIM_PWM_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001fda:	f7ff fc3b 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fe6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fea:	4619      	mov	r1, r3
 8001fec:	482c      	ldr	r0, [pc, #176]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8001fee:	f003 fc3b 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ff8:	f7ff fc2c 	bl	8001854 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ffc:	2360      	movs	r3, #96	@ 0x60
 8001ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002004:	2300      	movs	r3, #0
 8002006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002008:	2300      	movs	r3, #0
 800200a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800200c:	2300      	movs	r3, #0
 800200e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002010:	2300      	movs	r3, #0
 8002012:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002014:	2300      	movs	r3, #0
 8002016:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002018:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800201c:	2200      	movs	r2, #0
 800201e:	4619      	mov	r1, r3
 8002020:	481f      	ldr	r0, [pc, #124]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8002022:	f002 ff53 	bl	8004ecc <HAL_TIM_PWM_ConfigChannel>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800202c:	f7ff fc12 	bl	8001854 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002030:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002034:	2204      	movs	r2, #4
 8002036:	4619      	mov	r1, r3
 8002038:	4819      	ldr	r0, [pc, #100]	@ (80020a0 <MX_TIM1_Init+0x168>)
 800203a:	f002 ff47 	bl	8004ecc <HAL_TIM_PWM_ConfigChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002044:	f7ff fc06 	bl	8001854 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002048:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800204c:	2208      	movs	r2, #8
 800204e:	4619      	mov	r1, r3
 8002050:	4813      	ldr	r0, [pc, #76]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8002052:	f002 ff3b 	bl	8004ecc <HAL_TIM_PWM_ConfigChannel>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800205c:	f7ff fbfa 	bl	8001854 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002060:	2300      	movs	r3, #0
 8002062:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002064:	2300      	movs	r3, #0
 8002066:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002074:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002078:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800207e:	1d3b      	adds	r3, r7, #4
 8002080:	4619      	mov	r1, r3
 8002082:	4807      	ldr	r0, [pc, #28]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8002084:	f003 fc6c 	bl	8005960 <HAL_TIMEx_ConfigBreakDeadTime>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800208e:	f7ff fbe1 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002092:	4803      	ldr	r0, [pc, #12]	@ (80020a0 <MX_TIM1_Init+0x168>)
 8002094:	f000 fbe8 	bl	8002868 <HAL_TIM_MspPostInit>

}
 8002098:	bf00      	nop
 800209a:	3758      	adds	r7, #88	@ 0x58
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000228 	.word	0x20000228
 80020a4:	40010000 	.word	0x40010000

080020a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08c      	sub	sp, #48	@ 0x30
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020ae:	f107 030c 	add.w	r3, r7, #12
 80020b2:	2224      	movs	r2, #36	@ 0x24
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f005 f87c 	bl	80071b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020bc:	1d3b      	adds	r3, r7, #4
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020c4:	4b21      	ldr	r3, [pc, #132]	@ (800214c <MX_TIM2_Init+0xa4>)
 80020c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020cc:	4b1f      	ldr	r3, [pc, #124]	@ (800214c <MX_TIM2_Init+0xa4>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d2:	4b1e      	ldr	r3, [pc, #120]	@ (800214c <MX_TIM2_Init+0xa4>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80020d8:	4b1c      	ldr	r3, [pc, #112]	@ (800214c <MX_TIM2_Init+0xa4>)
 80020da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e0:	4b1a      	ldr	r3, [pc, #104]	@ (800214c <MX_TIM2_Init+0xa4>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020e6:	4b19      	ldr	r3, [pc, #100]	@ (800214c <MX_TIM2_Init+0xa4>)
 80020e8:	2280      	movs	r2, #128	@ 0x80
 80020ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020ec:	2303      	movs	r3, #3
 80020ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020f4:	2301      	movs	r3, #1
 80020f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002100:	2300      	movs	r3, #0
 8002102:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002104:	2301      	movs	r3, #1
 8002106:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002108:	2300      	movs	r3, #0
 800210a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002110:	f107 030c 	add.w	r3, r7, #12
 8002114:	4619      	mov	r1, r3
 8002116:	480d      	ldr	r0, [pc, #52]	@ (800214c <MX_TIM2_Init+0xa4>)
 8002118:	f002 fcb4 	bl	8004a84 <HAL_TIM_Encoder_Init>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002122:	f7ff fb97 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002126:	2300      	movs	r3, #0
 8002128:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	4619      	mov	r1, r3
 8002132:	4806      	ldr	r0, [pc, #24]	@ (800214c <MX_TIM2_Init+0xa4>)
 8002134:	f003 fb98 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800213e:	f7ff fb89 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002142:	bf00      	nop
 8002144:	3730      	adds	r7, #48	@ 0x30
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000270 	.word	0x20000270

08002150 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002156:	f107 0308 	add.w	r3, r7, #8
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	605a      	str	r2, [r3, #4]
 8002160:	609a      	str	r2, [r3, #8]
 8002162:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002164:	463b      	mov	r3, r7
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800216c:	4b1d      	ldr	r3, [pc, #116]	@ (80021e4 <MX_TIM3_Init+0x94>)
 800216e:	4a1e      	ldr	r2, [pc, #120]	@ (80021e8 <MX_TIM3_Init+0x98>)
 8002170:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8002172:	4b1c      	ldr	r3, [pc, #112]	@ (80021e4 <MX_TIM3_Init+0x94>)
 8002174:	2247      	movs	r2, #71	@ 0x47
 8002176:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002178:	4b1a      	ldr	r3, [pc, #104]	@ (80021e4 <MX_TIM3_Init+0x94>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800217e:	4b19      	ldr	r3, [pc, #100]	@ (80021e4 <MX_TIM3_Init+0x94>)
 8002180:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002184:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002186:	4b17      	ldr	r3, [pc, #92]	@ (80021e4 <MX_TIM3_Init+0x94>)
 8002188:	2200      	movs	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800218c:	4b15      	ldr	r3, [pc, #84]	@ (80021e4 <MX_TIM3_Init+0x94>)
 800218e:	2200      	movs	r2, #0
 8002190:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002192:	4814      	ldr	r0, [pc, #80]	@ (80021e4 <MX_TIM3_Init+0x94>)
 8002194:	f002 fa2c 	bl	80045f0 <HAL_TIM_Base_Init>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800219e:	f7ff fb59 	bl	8001854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021a8:	f107 0308 	add.w	r3, r7, #8
 80021ac:	4619      	mov	r1, r3
 80021ae:	480d      	ldr	r0, [pc, #52]	@ (80021e4 <MX_TIM3_Init+0x94>)
 80021b0:	f002 ff4e 	bl	8005050 <HAL_TIM_ConfigClockSource>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80021ba:	f7ff fb4b 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021be:	2300      	movs	r3, #0
 80021c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021c6:	463b      	mov	r3, r7
 80021c8:	4619      	mov	r1, r3
 80021ca:	4806      	ldr	r0, [pc, #24]	@ (80021e4 <MX_TIM3_Init+0x94>)
 80021cc:	f003 fb4c 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80021d6:	f7ff fb3d 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021da:	bf00      	nop
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	200002b8 	.word	0x200002b8
 80021e8:	40000400 	.word	0x40000400

080021ec <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08c      	sub	sp, #48	@ 0x30
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021f2:	f107 030c 	add.w	r3, r7, #12
 80021f6:	2224      	movs	r2, #36	@ 0x24
 80021f8:	2100      	movs	r1, #0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f004 ffda 	bl	80071b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002200:	1d3b      	adds	r3, r7, #4
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002208:	4b20      	ldr	r3, [pc, #128]	@ (800228c <MX_TIM4_Init+0xa0>)
 800220a:	4a21      	ldr	r2, [pc, #132]	@ (8002290 <MX_TIM4_Init+0xa4>)
 800220c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800220e:	4b1f      	ldr	r3, [pc, #124]	@ (800228c <MX_TIM4_Init+0xa0>)
 8002210:	2200      	movs	r2, #0
 8002212:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <MX_TIM4_Init+0xa0>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800221a:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <MX_TIM4_Init+0xa0>)
 800221c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002220:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002222:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <MX_TIM4_Init+0xa0>)
 8002224:	2200      	movs	r2, #0
 8002226:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002228:	4b18      	ldr	r3, [pc, #96]	@ (800228c <MX_TIM4_Init+0xa0>)
 800222a:	2280      	movs	r2, #128	@ 0x80
 800222c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800222e:	2303      	movs	r3, #3
 8002230:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002236:	2301      	movs	r3, #1
 8002238:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800223a:	2300      	movs	r3, #0
 800223c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002242:	2300      	movs	r3, #0
 8002244:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002246:	2301      	movs	r3, #1
 8002248:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800224a:	2300      	movs	r3, #0
 800224c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800224e:	2300      	movs	r3, #0
 8002250:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002252:	f107 030c 	add.w	r3, r7, #12
 8002256:	4619      	mov	r1, r3
 8002258:	480c      	ldr	r0, [pc, #48]	@ (800228c <MX_TIM4_Init+0xa0>)
 800225a:	f002 fc13 	bl	8004a84 <HAL_TIM_Encoder_Init>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002264:	f7ff faf6 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002268:	2300      	movs	r3, #0
 800226a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800226c:	2300      	movs	r3, #0
 800226e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002270:	1d3b      	adds	r3, r7, #4
 8002272:	4619      	mov	r1, r3
 8002274:	4805      	ldr	r0, [pc, #20]	@ (800228c <MX_TIM4_Init+0xa0>)
 8002276:	f003 faf7 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002280:	f7ff fae8 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002284:	bf00      	nop
 8002286:	3730      	adds	r7, #48	@ 0x30
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000300 	.word	0x20000300
 8002290:	40000800 	.word	0x40000800

08002294 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b08e      	sub	sp, #56	@ 0x38
 8002298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800229a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]
 80022a2:	605a      	str	r2, [r3, #4]
 80022a4:	609a      	str	r2, [r3, #8]
 80022a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022a8:	f107 0320 	add.w	r3, r7, #32
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022b2:	1d3b      	adds	r3, r7, #4
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	611a      	str	r2, [r3, #16]
 80022c0:	615a      	str	r2, [r3, #20]
 80022c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80022c4:	4b32      	ldr	r3, [pc, #200]	@ (8002390 <MX_TIM5_Init+0xfc>)
 80022c6:	4a33      	ldr	r2, [pc, #204]	@ (8002394 <MX_TIM5_Init+0x100>)
 80022c8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80022ca:	4b31      	ldr	r3, [pc, #196]	@ (8002390 <MX_TIM5_Init+0xfc>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002390 <MX_TIM5_Init+0xfc>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 720-1;
 80022d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002390 <MX_TIM5_Init+0xfc>)
 80022d8:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80022dc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022de:	4b2c      	ldr	r3, [pc, #176]	@ (8002390 <MX_TIM5_Init+0xfc>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002390 <MX_TIM5_Init+0xfc>)
 80022e6:	2280      	movs	r2, #128	@ 0x80
 80022e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80022ea:	4829      	ldr	r0, [pc, #164]	@ (8002390 <MX_TIM5_Init+0xfc>)
 80022ec:	f002 f980 	bl	80045f0 <HAL_TIM_Base_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80022f6:	f7ff faad 	bl	8001854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002300:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002304:	4619      	mov	r1, r3
 8002306:	4822      	ldr	r0, [pc, #136]	@ (8002390 <MX_TIM5_Init+0xfc>)
 8002308:	f002 fea2 	bl	8005050 <HAL_TIM_ConfigClockSource>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002312:	f7ff fa9f 	bl	8001854 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002316:	481e      	ldr	r0, [pc, #120]	@ (8002390 <MX_TIM5_Init+0xfc>)
 8002318:	f002 fa92 	bl	8004840 <HAL_TIM_PWM_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002322:	f7ff fa97 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800232e:	f107 0320 	add.w	r3, r7, #32
 8002332:	4619      	mov	r1, r3
 8002334:	4816      	ldr	r0, [pc, #88]	@ (8002390 <MX_TIM5_Init+0xfc>)
 8002336:	f003 fa97 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002340:	f7ff fa88 	bl	8001854 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002344:	2360      	movs	r3, #96	@ 0x60
 8002346:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800234c:	2300      	movs	r3, #0
 800234e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002350:	2300      	movs	r3, #0
 8002352:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	2208      	movs	r2, #8
 8002358:	4619      	mov	r1, r3
 800235a:	480d      	ldr	r0, [pc, #52]	@ (8002390 <MX_TIM5_Init+0xfc>)
 800235c:	f002 fdb6 	bl	8004ecc <HAL_TIM_PWM_ConfigChannel>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8002366:	f7ff fa75 	bl	8001854 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	220c      	movs	r2, #12
 800236e:	4619      	mov	r1, r3
 8002370:	4807      	ldr	r0, [pc, #28]	@ (8002390 <MX_TIM5_Init+0xfc>)
 8002372:	f002 fdab 	bl	8004ecc <HAL_TIM_PWM_ConfigChannel>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 800237c:	f7ff fa6a 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002380:	4803      	ldr	r0, [pc, #12]	@ (8002390 <MX_TIM5_Init+0xfc>)
 8002382:	f000 fa71 	bl	8002868 <HAL_TIM_MspPostInit>

}
 8002386:	bf00      	nop
 8002388:	3738      	adds	r7, #56	@ 0x38
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000348 	.word	0x20000348
 8002394:	40000c00 	.word	0x40000c00

08002398 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800239e:	463b      	mov	r3, r7
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80023a6:	4b15      	ldr	r3, [pc, #84]	@ (80023fc <MX_TIM6_Init+0x64>)
 80023a8:	4a15      	ldr	r2, [pc, #84]	@ (8002400 <MX_TIM6_Init+0x68>)
 80023aa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 80023ac:	4b13      	ldr	r3, [pc, #76]	@ (80023fc <MX_TIM6_Init+0x64>)
 80023ae:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80023b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023b4:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <MX_TIM6_Init+0x64>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 80023ba:	4b10      	ldr	r3, [pc, #64]	@ (80023fc <MX_TIM6_Init+0x64>)
 80023bc:	f242 720f 	movw	r2, #9999	@ 0x270f
 80023c0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023c2:	4b0e      	ldr	r3, [pc, #56]	@ (80023fc <MX_TIM6_Init+0x64>)
 80023c4:	2280      	movs	r2, #128	@ 0x80
 80023c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80023c8:	480c      	ldr	r0, [pc, #48]	@ (80023fc <MX_TIM6_Init+0x64>)
 80023ca:	f002 f911 	bl	80045f0 <HAL_TIM_Base_Init>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80023d4:	f7ff fa3e 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d8:	2300      	movs	r3, #0
 80023da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023dc:	2300      	movs	r3, #0
 80023de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023e0:	463b      	mov	r3, r7
 80023e2:	4619      	mov	r1, r3
 80023e4:	4805      	ldr	r0, [pc, #20]	@ (80023fc <MX_TIM6_Init+0x64>)
 80023e6:	f003 fa3f 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80023f0:	f7ff fa30 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000390 	.word	0x20000390
 8002400:	40001000 	.word	0x40001000

08002404 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800240a:	463b      	mov	r3, r7
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002412:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <MX_TIM7_Init+0x64>)
 8002414:	4a15      	ldr	r2, [pc, #84]	@ (800246c <MX_TIM7_Init+0x68>)
 8002416:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7200-1;
 8002418:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <MX_TIM7_Init+0x64>)
 800241a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800241e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002420:	4b11      	ldr	r3, [pc, #68]	@ (8002468 <MX_TIM7_Init+0x64>)
 8002422:	2200      	movs	r2, #0
 8002424:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 500;
 8002426:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <MX_TIM7_Init+0x64>)
 8002428:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800242c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800242e:	4b0e      	ldr	r3, [pc, #56]	@ (8002468 <MX_TIM7_Init+0x64>)
 8002430:	2280      	movs	r2, #128	@ 0x80
 8002432:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002434:	480c      	ldr	r0, [pc, #48]	@ (8002468 <MX_TIM7_Init+0x64>)
 8002436:	f002 f8db 	bl	80045f0 <HAL_TIM_Base_Init>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002440:	f7ff fa08 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002448:	2300      	movs	r3, #0
 800244a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800244c:	463b      	mov	r3, r7
 800244e:	4619      	mov	r1, r3
 8002450:	4805      	ldr	r0, [pc, #20]	@ (8002468 <MX_TIM7_Init+0x64>)
 8002452:	f003 fa09 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800245c:	f7ff f9fa 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002460:	bf00      	nop
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	200003d8 	.word	0x200003d8
 800246c:	40001400 	.word	0x40001400

08002470 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002476:	f107 0308 	add.w	r3, r7, #8
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002484:	463b      	mov	r3, r7
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800248c:	4b1e      	ldr	r3, [pc, #120]	@ (8002508 <MX_TIM8_Init+0x98>)
 800248e:	4a1f      	ldr	r2, [pc, #124]	@ (800250c <MX_TIM8_Init+0x9c>)
 8002490:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002492:	4b1d      	ldr	r3, [pc, #116]	@ (8002508 <MX_TIM8_Init+0x98>)
 8002494:	2200      	movs	r2, #0
 8002496:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002498:	4b1b      	ldr	r3, [pc, #108]	@ (8002508 <MX_TIM8_Init+0x98>)
 800249a:	2200      	movs	r2, #0
 800249c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 720-1;
 800249e:	4b1a      	ldr	r3, [pc, #104]	@ (8002508 <MX_TIM8_Init+0x98>)
 80024a0:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80024a4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024a6:	4b18      	ldr	r3, [pc, #96]	@ (8002508 <MX_TIM8_Init+0x98>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80024ac:	4b16      	ldr	r3, [pc, #88]	@ (8002508 <MX_TIM8_Init+0x98>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024b2:	4b15      	ldr	r3, [pc, #84]	@ (8002508 <MX_TIM8_Init+0x98>)
 80024b4:	2280      	movs	r2, #128	@ 0x80
 80024b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80024b8:	4813      	ldr	r0, [pc, #76]	@ (8002508 <MX_TIM8_Init+0x98>)
 80024ba:	f002 f899 	bl	80045f0 <HAL_TIM_Base_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80024c4:	f7ff f9c6 	bl	8001854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80024ce:	f107 0308 	add.w	r3, r7, #8
 80024d2:	4619      	mov	r1, r3
 80024d4:	480c      	ldr	r0, [pc, #48]	@ (8002508 <MX_TIM8_Init+0x98>)
 80024d6:	f002 fdbb 	bl	8005050 <HAL_TIM_ConfigClockSource>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 80024e0:	f7ff f9b8 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e4:	2300      	movs	r3, #0
 80024e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e8:	2300      	movs	r3, #0
 80024ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80024ec:	463b      	mov	r3, r7
 80024ee:	4619      	mov	r1, r3
 80024f0:	4805      	ldr	r0, [pc, #20]	@ (8002508 <MX_TIM8_Init+0x98>)
 80024f2:	f003 f9b9 	bl	8005868 <HAL_TIMEx_MasterConfigSynchronization>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 80024fc:	f7ff f9aa 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002500:	bf00      	nop
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000420 	.word	0x20000420
 800250c:	40010400 	.word	0x40010400

08002510 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002514:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <MX_TIM10_Init+0x40>)
 8002516:	4a0f      	ldr	r2, [pc, #60]	@ (8002554 <MX_TIM10_Init+0x44>)
 8002518:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 800251a:	4b0d      	ldr	r3, [pc, #52]	@ (8002550 <MX_TIM10_Init+0x40>)
 800251c:	2247      	movs	r2, #71	@ 0x47
 800251e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002520:	4b0b      	ldr	r3, [pc, #44]	@ (8002550 <MX_TIM10_Init+0x40>)
 8002522:	2200      	movs	r2, #0
 8002524:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8002526:	4b0a      	ldr	r3, [pc, #40]	@ (8002550 <MX_TIM10_Init+0x40>)
 8002528:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800252c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800252e:	4b08      	ldr	r3, [pc, #32]	@ (8002550 <MX_TIM10_Init+0x40>)
 8002530:	2200      	movs	r2, #0
 8002532:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002534:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <MX_TIM10_Init+0x40>)
 8002536:	2200      	movs	r2, #0
 8002538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800253a:	4805      	ldr	r0, [pc, #20]	@ (8002550 <MX_TIM10_Init+0x40>)
 800253c:	f002 f858 	bl	80045f0 <HAL_TIM_Base_Init>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002546:	f7ff f985 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20000468 	.word	0x20000468
 8002554:	40014400 	.word	0x40014400

08002558 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255e:	463b      	mov	r3, r7
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800256a:	4b16      	ldr	r3, [pc, #88]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 800256c:	4a16      	ldr	r2, [pc, #88]	@ (80025c8 <MX_TIM12_Init+0x70>)
 800256e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 7200-1;
 8002570:	4b14      	ldr	r3, [pc, #80]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 8002572:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002576:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002578:	4b12      	ldr	r3, [pc, #72]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 800257a:	2200      	movs	r2, #0
 800257c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 800257e:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 8002580:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002584:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002586:	4b0f      	ldr	r3, [pc, #60]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 8002588:	2200      	movs	r2, #0
 800258a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800258c:	4b0d      	ldr	r3, [pc, #52]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 800258e:	2280      	movs	r2, #128	@ 0x80
 8002590:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002592:	480c      	ldr	r0, [pc, #48]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 8002594:	f002 f82c 	bl	80045f0 <HAL_TIM_Base_Init>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 800259e:	f7ff f959 	bl	8001854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025a6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80025a8:	463b      	mov	r3, r7
 80025aa:	4619      	mov	r1, r3
 80025ac:	4805      	ldr	r0, [pc, #20]	@ (80025c4 <MX_TIM12_Init+0x6c>)
 80025ae:	f002 fd4f 	bl	8005050 <HAL_TIM_ConfigClockSource>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 80025b8:	f7ff f94c 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80025bc:	bf00      	nop
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	200004b0 	.word	0x200004b0
 80025c8:	40001800 	.word	0x40001800

080025cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08a      	sub	sp, #40	@ 0x28
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a5c      	ldr	r2, [pc, #368]	@ (800274c <HAL_TIM_Base_MspInit+0x180>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d10e      	bne.n	80025fc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	4a5a      	ldr	r2, [pc, #360]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80025ee:	4b58      	ldr	r3, [pc, #352]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80025fa:	e0a2      	b.n	8002742 <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM3)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a54      	ldr	r2, [pc, #336]	@ (8002754 <HAL_TIM_Base_MspInit+0x188>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d10e      	bne.n	8002624 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	623b      	str	r3, [r7, #32]
 800260a:	4b51      	ldr	r3, [pc, #324]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260e:	4a50      	ldr	r2, [pc, #320]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002610:	f043 0302 	orr.w	r3, r3, #2
 8002614:	6413      	str	r3, [r2, #64]	@ 0x40
 8002616:	4b4e      	ldr	r3, [pc, #312]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	623b      	str	r3, [r7, #32]
 8002620:	6a3b      	ldr	r3, [r7, #32]
}
 8002622:	e08e      	b.n	8002742 <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM5)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a4b      	ldr	r2, [pc, #300]	@ (8002758 <HAL_TIM_Base_MspInit+0x18c>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d10e      	bne.n	800264c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
 8002632:	4b47      	ldr	r3, [pc, #284]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a46      	ldr	r2, [pc, #280]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002638:	f043 0308 	orr.w	r3, r3, #8
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b44      	ldr	r3, [pc, #272]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	61fb      	str	r3, [r7, #28]
 8002648:	69fb      	ldr	r3, [r7, #28]
}
 800264a:	e07a      	b.n	8002742 <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM6)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a42      	ldr	r2, [pc, #264]	@ (800275c <HAL_TIM_Base_MspInit+0x190>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d10e      	bne.n	8002674 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	61bb      	str	r3, [r7, #24]
 800265a:	4b3d      	ldr	r3, [pc, #244]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	4a3c      	ldr	r2, [pc, #240]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002660:	f043 0310 	orr.w	r3, r3, #16
 8002664:	6413      	str	r3, [r2, #64]	@ 0x40
 8002666:	4b3a      	ldr	r3, [pc, #232]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	f003 0310 	and.w	r3, r3, #16
 800266e:	61bb      	str	r3, [r7, #24]
 8002670:	69bb      	ldr	r3, [r7, #24]
}
 8002672:	e066      	b.n	8002742 <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM7)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a39      	ldr	r2, [pc, #228]	@ (8002760 <HAL_TIM_Base_MspInit+0x194>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d116      	bne.n	80026ac <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	617b      	str	r3, [r7, #20]
 8002682:	4b33      	ldr	r3, [pc, #204]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002686:	4a32      	ldr	r2, [pc, #200]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002688:	f043 0320 	orr.w	r3, r3, #32
 800268c:	6413      	str	r3, [r2, #64]	@ 0x40
 800268e:	4b30      	ldr	r3, [pc, #192]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	f003 0320 	and.w	r3, r3, #32
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	2101      	movs	r1, #1
 800269e:	2037      	movs	r0, #55	@ 0x37
 80026a0:	f000 fd47 	bl	8003132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80026a4:	2037      	movs	r0, #55	@ 0x37
 80026a6:	f000 fd60 	bl	800316a <HAL_NVIC_EnableIRQ>
}
 80026aa:	e04a      	b.n	8002742 <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM8)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a2c      	ldr	r2, [pc, #176]	@ (8002764 <HAL_TIM_Base_MspInit+0x198>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d116      	bne.n	80026e4 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	4b25      	ldr	r3, [pc, #148]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026be:	4a24      	ldr	r2, [pc, #144]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026c6:	4b22      	ldr	r3, [pc, #136]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 3, 0);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2103      	movs	r1, #3
 80026d6:	202b      	movs	r0, #43	@ 0x2b
 80026d8:	f000 fd2b 	bl	8003132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80026dc:	202b      	movs	r0, #43	@ 0x2b
 80026de:	f000 fd44 	bl	800316a <HAL_NVIC_EnableIRQ>
}
 80026e2:	e02e      	b.n	8002742 <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM10)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_TIM_Base_MspInit+0x19c>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d10e      	bne.n	800270c <HAL_TIM_Base_MspInit+0x140>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	4b17      	ldr	r3, [pc, #92]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	4a16      	ldr	r2, [pc, #88]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 80026f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80026fe:	4b14      	ldr	r3, [pc, #80]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]
}
 800270a:	e01a      	b.n	8002742 <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM12)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a16      	ldr	r2, [pc, #88]	@ (800276c <HAL_TIM_Base_MspInit+0x1a0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d115      	bne.n	8002742 <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 800271c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271e:	4a0c      	ldr	r2, [pc, #48]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002724:	6413      	str	r3, [r2, #64]	@ 0x40
 8002726:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <HAL_TIM_Base_MspInit+0x184>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800272e:	60bb      	str	r3, [r7, #8]
 8002730:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 3, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2103      	movs	r1, #3
 8002736:	202b      	movs	r0, #43	@ 0x2b
 8002738:	f000 fcfb 	bl	8003132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800273c:	202b      	movs	r0, #43	@ 0x2b
 800273e:	f000 fd14 	bl	800316a <HAL_NVIC_EnableIRQ>
}
 8002742:	bf00      	nop
 8002744:	3728      	adds	r7, #40	@ 0x28
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40010000 	.word	0x40010000
 8002750:	40023800 	.word	0x40023800
 8002754:	40000400 	.word	0x40000400
 8002758:	40000c00 	.word	0x40000c00
 800275c:	40001000 	.word	0x40001000
 8002760:	40001400 	.word	0x40001400
 8002764:	40010400 	.word	0x40010400
 8002768:	40014400 	.word	0x40014400
 800276c:	40001800 	.word	0x40001800

08002770 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08c      	sub	sp, #48	@ 0x30
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002778:	f107 031c 	add.w	r3, r7, #28
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002790:	d12c      	bne.n	80027ec <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002792:	2300      	movs	r3, #0
 8002794:	61bb      	str	r3, [r7, #24]
 8002796:	4b30      	ldr	r3, [pc, #192]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	4a2f      	ldr	r2, [pc, #188]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	61bb      	str	r3, [r7, #24]
 80027ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	4b29      	ldr	r3, [pc, #164]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b6:	4a28      	ldr	r2, [pc, #160]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027be:	4b26      	ldr	r3, [pc, #152]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	617b      	str	r3, [r7, #20]
 80027c8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80027ca:	2322      	movs	r3, #34	@ 0x22
 80027cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ce:	2302      	movs	r3, #2
 80027d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d6:	2300      	movs	r3, #0
 80027d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027da:	2301      	movs	r3, #1
 80027dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027de:	f107 031c 	add.w	r3, r7, #28
 80027e2:	4619      	mov	r1, r3
 80027e4:	481d      	ldr	r0, [pc, #116]	@ (800285c <HAL_TIM_Encoder_MspInit+0xec>)
 80027e6:	f001 f8dd 	bl	80039a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027ea:	e031      	b.n	8002850 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM4)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002860 <HAL_TIM_Encoder_MspInit+0xf0>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d12c      	bne.n	8002850 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	613b      	str	r3, [r7, #16]
 80027fa:	4b17      	ldr	r3, [pc, #92]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	4a16      	ldr	r2, [pc, #88]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002800:	f043 0304 	orr.w	r3, r3, #4
 8002804:	6413      	str	r3, [r2, #64]	@ 0x40
 8002806:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	f003 0304 	and.w	r3, r3, #4
 800280e:	613b      	str	r3, [r7, #16]
 8002810:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a0f      	ldr	r2, [pc, #60]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 800281c:	f043 0308 	orr.w	r3, r3, #8
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b0d      	ldr	r3, [pc, #52]	@ (8002858 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800282e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283c:	2300      	movs	r3, #0
 800283e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002840:	2302      	movs	r3, #2
 8002842:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002844:	f107 031c 	add.w	r3, r7, #28
 8002848:	4619      	mov	r1, r3
 800284a:	4806      	ldr	r0, [pc, #24]	@ (8002864 <HAL_TIM_Encoder_MspInit+0xf4>)
 800284c:	f001 f8aa 	bl	80039a4 <HAL_GPIO_Init>
}
 8002850:	bf00      	nop
 8002852:	3730      	adds	r7, #48	@ 0x30
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40023800 	.word	0x40023800
 800285c:	40020000 	.word	0x40020000
 8002860:	40000800 	.word	0x40000800
 8002864:	40020c00 	.word	0x40020c00

08002868 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08a      	sub	sp, #40	@ 0x28
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a24      	ldr	r2, [pc, #144]	@ (8002918 <HAL_TIM_MspPostInit+0xb0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d11f      	bne.n	80028ca <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
 800288e:	4b23      	ldr	r3, [pc, #140]	@ (800291c <HAL_TIM_MspPostInit+0xb4>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	4a22      	ldr	r2, [pc, #136]	@ (800291c <HAL_TIM_MspPostInit+0xb4>)
 8002894:	f043 0310 	orr.w	r3, r3, #16
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
 800289a:	4b20      	ldr	r3, [pc, #128]	@ (800291c <HAL_TIM_MspPostInit+0xb4>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	f003 0310 	and.w	r3, r3, #16
 80028a2:	613b      	str	r3, [r7, #16]
 80028a4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 80028a6:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 80028aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b4:	2300      	movs	r3, #0
 80028b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028b8:	2301      	movs	r3, #1
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028bc:	f107 0314 	add.w	r3, r7, #20
 80028c0:	4619      	mov	r1, r3
 80028c2:	4817      	ldr	r0, [pc, #92]	@ (8002920 <HAL_TIM_MspPostInit+0xb8>)
 80028c4:	f001 f86e 	bl	80039a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80028c8:	e022      	b.n	8002910 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM5)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a15      	ldr	r2, [pc, #84]	@ (8002924 <HAL_TIM_MspPostInit+0xbc>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d11d      	bne.n	8002910 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d4:	2300      	movs	r3, #0
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	4b10      	ldr	r3, [pc, #64]	@ (800291c <HAL_TIM_MspPostInit+0xb4>)
 80028da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028dc:	4a0f      	ldr	r2, [pc, #60]	@ (800291c <HAL_TIM_MspPostInit+0xb4>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e4:	4b0d      	ldr	r3, [pc, #52]	@ (800291c <HAL_TIM_MspPostInit+0xb4>)
 80028e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028f0:	230c      	movs	r3, #12
 80028f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f4:	2302      	movs	r3, #2
 80028f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fc:	2300      	movs	r3, #0
 80028fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002900:	2302      	movs	r3, #2
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002904:	f107 0314 	add.w	r3, r7, #20
 8002908:	4619      	mov	r1, r3
 800290a:	4807      	ldr	r0, [pc, #28]	@ (8002928 <HAL_TIM_MspPostInit+0xc0>)
 800290c:	f001 f84a 	bl	80039a4 <HAL_GPIO_Init>
}
 8002910:	bf00      	nop
 8002912:	3728      	adds	r7, #40	@ 0x28
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	40010000 	.word	0x40010000
 800291c:	40023800 	.word	0x40023800
 8002920:	40021000 	.word	0x40021000
 8002924:	40000c00 	.word	0x40000c00
 8002928:	40020000 	.word	0x40020000

0800292c <timersInit>:
 *
 *  Created on: Jul 21, 2024
 *      Author: 25138
 */
#include "timersInit.h"
void timersInit(){
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8002930:	2108      	movs	r1, #8
 8002932:	4813      	ldr	r0, [pc, #76]	@ (8002980 <timersInit+0x54>)
 8002934:	f001 ffde 	bl	80048f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);//开启电机PWM，最值255
 8002938:	210c      	movs	r1, #12
 800293a:	4811      	ldr	r0, [pc, #68]	@ (8002980 <timersInit+0x54>)
 800293c:	f001 ffda 	bl	80048f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002940:	2100      	movs	r1, #0
 8002942:	4810      	ldr	r0, [pc, #64]	@ (8002984 <timersInit+0x58>)
 8002944:	f001 ffd6 	bl	80048f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002948:	2104      	movs	r1, #4
 800294a:	480e      	ldr	r0, [pc, #56]	@ (8002984 <timersInit+0x58>)
 800294c:	f001 ffd2 	bl	80048f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);//开启舵机PWM，最值1999
 8002950:	2108      	movs	r1, #8
 8002952:	480c      	ldr	r0, [pc, #48]	@ (8002984 <timersInit+0x58>)
 8002954:	f001 ffce 	bl	80048f4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);//左轮编码器
 8002958:	213c      	movs	r1, #60	@ 0x3c
 800295a:	480b      	ldr	r0, [pc, #44]	@ (8002988 <timersInit+0x5c>)
 800295c:	f002 f938 	bl	8004bd0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);//右轮编码器
 8002960:	213c      	movs	r1, #60	@ 0x3c
 8002962:	480a      	ldr	r0, [pc, #40]	@ (800298c <timersInit+0x60>)
 8002964:	f002 f934 	bl	8004bd0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim7);//中断定时器，50ms一次中断
 8002968:	4809      	ldr	r0, [pc, #36]	@ (8002990 <timersInit+0x64>)
 800296a:	f001 fef9 	bl	8004760 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim12);
 800296e:	4809      	ldr	r0, [pc, #36]	@ (8002994 <timersInit+0x68>)
 8002970:	f001 fef6 	bl	8004760 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim10);
 8002974:	4808      	ldr	r0, [pc, #32]	@ (8002998 <timersInit+0x6c>)
 8002976:	f001 fe8b 	bl	8004690 <HAL_TIM_Base_Start>

}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20000348 	.word	0x20000348
 8002984:	20000228 	.word	0x20000228
 8002988:	20000270 	.word	0x20000270
 800298c:	20000300 	.word	0x20000300
 8002990:	200003d8 	.word	0x200003d8
 8002994:	200004b0 	.word	0x200004b0
 8002998:	20000468 	.word	0x20000468
 800299c:	00000000 	.word	0x00000000

080029a0 <MeasureDistance>:
ultraSonic ultraSonicRight={trigRight_GPIO_Port,trigRight_Pin,echoRight_GPIO_Port,echoRight_Pin};
uint16_t distanceLeft=0;
uint16_t distanceRight=0;
uint16_t distanceFront=0;
// 函数定义
uint16_t MeasureDistance(ultraSonic* ultraSonicInst) {
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b08b      	sub	sp, #44	@ 0x2c
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
    uint32_t pMillis;
    uint32_t Value1 = 0;
 80029a8:	2300      	movs	r3, #0
 80029aa:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t Value2 = 0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	623b      	str	r3, [r7, #32]
    uint16_t Distance;
    	GPIO_TypeDef* TRIG_PORT=ultraSonicInst->Trig_PORT;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	61fb      	str	r3, [r7, #28]
    	uint16_t TRIG_PIN=ultraSonicInst->Trig_PIN;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	889b      	ldrh	r3, [r3, #4]
 80029ba:	837b      	strh	r3, [r7, #26]
    	GPIO_TypeDef* ECHO_PORT=ultraSonicInst->Echo_PORT;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	617b      	str	r3, [r7, #20]
    	uint16_t ECHO_PIN=ultraSonicInst->Echo_PIN;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	899b      	ldrh	r3, [r3, #12]
 80029c6:	827b      	strh	r3, [r7, #18]
	// 启动定时器
    //HAL_TIM_Base_Start(&htim10);
    //__HAL_TIM_SET_COUNTER(&TIMER,0);
    // 拉高触发引脚
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80029c8:	8b7b      	ldrh	r3, [r7, #26]
 80029ca:	2201      	movs	r2, #1
 80029cc:	4619      	mov	r1, r3
 80029ce:	69f8      	ldr	r0, [r7, #28]
 80029d0:	f001 f99c 	bl	8003d0c <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COUNTER(&htim10, 0);
 80029d4:	4b32      	ldr	r3, [pc, #200]	@ (8002aa0 <MeasureDistance+0x100>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2200      	movs	r2, #0
 80029da:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim10) < 10);  // 等待10微秒
 80029dc:	bf00      	nop
 80029de:	4b30      	ldr	r3, [pc, #192]	@ (8002aa0 <MeasureDistance+0x100>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e4:	2b09      	cmp	r3, #9
 80029e6:	d9fa      	bls.n	80029de <MeasureDistance+0x3e>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80029e8:	8b7b      	ldrh	r3, [r7, #26]
 80029ea:	2200      	movs	r2, #0
 80029ec:	4619      	mov	r1, r3
 80029ee:	69f8      	ldr	r0, [r7, #28]
 80029f0:	f001 f98c 	bl	8003d0c <HAL_GPIO_WritePin>

    // 避免无限循环
    pMillis = HAL_GetTick();
 80029f4:	f000 fab6 	bl	8002f64 <HAL_GetTick>
 80029f8:	60f8      	str	r0, [r7, #12]
    while (!(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN)) && pMillis + 10 > HAL_GetTick());
 80029fa:	bf00      	nop
 80029fc:	8a7b      	ldrh	r3, [r7, #18]
 80029fe:	4619      	mov	r1, r3
 8002a00:	6978      	ldr	r0, [r7, #20]
 8002a02:	f001 f96b 	bl	8003cdc <HAL_GPIO_ReadPin>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d107      	bne.n	8002a1c <MeasureDistance+0x7c>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f103 040a 	add.w	r4, r3, #10
 8002a12:	f000 faa7 	bl	8002f64 <HAL_GetTick>
 8002a16:	4603      	mov	r3, r0
 8002a18:	429c      	cmp	r4, r3
 8002a1a:	d8ef      	bhi.n	80029fc <MeasureDistance+0x5c>
    Value1 = __HAL_TIM_GET_COUNTER(&htim10);
 8002a1c:	4b20      	ldr	r3, [pc, #128]	@ (8002aa0 <MeasureDistance+0x100>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24

    pMillis = HAL_GetTick();
 8002a24:	f000 fa9e 	bl	8002f64 <HAL_GetTick>
 8002a28:	60f8      	str	r0, [r7, #12]
    while ((HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN)) && pMillis + 50 > HAL_GetTick());
 8002a2a:	bf00      	nop
 8002a2c:	8a7b      	ldrh	r3, [r7, #18]
 8002a2e:	4619      	mov	r1, r3
 8002a30:	6978      	ldr	r0, [r7, #20]
 8002a32:	f001 f953 	bl	8003cdc <HAL_GPIO_ReadPin>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d007      	beq.n	8002a4c <MeasureDistance+0xac>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 8002a42:	f000 fa8f 	bl	8002f64 <HAL_GetTick>
 8002a46:	4603      	mov	r3, r0
 8002a48:	429c      	cmp	r4, r3
 8002a4a:	d8ef      	bhi.n	8002a2c <MeasureDistance+0x8c>
    Value2 = __HAL_TIM_GET_COUNTER(&htim10);
 8002a4c:	4b14      	ldr	r3, [pc, #80]	@ (8002aa0 <MeasureDistance+0x100>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a52:	623b      	str	r3, [r7, #32]

    // 计算距离
    Distance = (Value2 - Value1) * 0.34 / 2;
 8002a54:	6a3a      	ldr	r2, [r7, #32]
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fd fcf6 	bl	800044c <__aeabi_ui2d>
 8002a60:	a30d      	add	r3, pc, #52	@ (adr r3, 8002a98 <MeasureDistance+0xf8>)
 8002a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a66:	f7fd fd6b 	bl	8000540 <__aeabi_dmul>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4610      	mov	r0, r2
 8002a70:	4619      	mov	r1, r3
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a7a:	f7fd fe8b 	bl	8000794 <__aeabi_ddiv>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	460b      	mov	r3, r1
 8002a82:	4610      	mov	r0, r2
 8002a84:	4619      	mov	r1, r3
 8002a86:	f7fe f80b 	bl	8000aa0 <__aeabi_d2uiz>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	817b      	strh	r3, [r7, #10]
   // HAL_TIM_Base_Stop(&htim10);
    return Distance;
 8002a8e:	897b      	ldrh	r3, [r7, #10]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	372c      	adds	r7, #44	@ 0x2c
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd90      	pop	{r4, r7, pc}
 8002a98:	5c28f5c3 	.word	0x5c28f5c3
 8002a9c:	3fd5c28f 	.word	0x3fd5c28f
 8002aa0:	20000468 	.word	0x20000468

08002aa4 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart5_rx;
DMA_HandleTypeDef hdma_uart5_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002aa8:	4b11      	ldr	r3, [pc, #68]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002aaa:	4a12      	ldr	r2, [pc, #72]	@ (8002af4 <MX_UART4_Init+0x50>)
 8002aac:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002aae:	4b10      	ldr	r3, [pc, #64]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002ab0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ab4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002abc:	4b0c      	ldr	r3, [pc, #48]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002ac8:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002aca:	220c      	movs	r2, #12
 8002acc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ace:	4b08      	ldr	r3, [pc, #32]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ad4:	4b06      	ldr	r3, [pc, #24]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ada:	4805      	ldr	r0, [pc, #20]	@ (8002af0 <MX_UART4_Init+0x4c>)
 8002adc:	f002 ffa6 	bl	8005a2c <HAL_UART_Init>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002ae6:	f7fe feb5 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002aea:	bf00      	nop
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000500 	.word	0x20000500
 8002af4:	40004c00 	.word	0x40004c00

08002af8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002afc:	4b11      	ldr	r3, [pc, #68]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002afe:	4a12      	ldr	r2, [pc, #72]	@ (8002b48 <MX_UART5_Init+0x50>)
 8002b00:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b08:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002b10:	4b0c      	ldr	r3, [pc, #48]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002b16:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002b1c:	4b09      	ldr	r3, [pc, #36]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b1e:	220c      	movs	r2, #12
 8002b20:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b22:	4b08      	ldr	r3, [pc, #32]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b28:	4b06      	ldr	r3, [pc, #24]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002b2e:	4805      	ldr	r0, [pc, #20]	@ (8002b44 <MX_UART5_Init+0x4c>)
 8002b30:	f002 ff7c 	bl	8005a2c <HAL_UART_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002b3a:	f7fe fe8b 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000548 	.word	0x20000548
 8002b48:	40005000 	.word	0x40005000

08002b4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08c      	sub	sp, #48	@ 0x30
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b54:	f107 031c 	add.w	r3, r7, #28
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	605a      	str	r2, [r3, #4]
 8002b5e:	609a      	str	r2, [r3, #8]
 8002b60:	60da      	str	r2, [r3, #12]
 8002b62:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a4a      	ldr	r2, [pc, #296]	@ (8002c94 <HAL_UART_MspInit+0x148>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	f040 80a0 	bne.w	8002cb0 <HAL_UART_MspInit+0x164>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002b70:	2300      	movs	r3, #0
 8002b72:	61bb      	str	r3, [r7, #24]
 8002b74:	4b48      	ldr	r3, [pc, #288]	@ (8002c98 <HAL_UART_MspInit+0x14c>)
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	4a47      	ldr	r2, [pc, #284]	@ (8002c98 <HAL_UART_MspInit+0x14c>)
 8002b7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002b7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b80:	4b45      	ldr	r3, [pc, #276]	@ (8002c98 <HAL_UART_MspInit+0x14c>)
 8002b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b88:	61bb      	str	r3, [r7, #24]
 8002b8a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	617b      	str	r3, [r7, #20]
 8002b90:	4b41      	ldr	r3, [pc, #260]	@ (8002c98 <HAL_UART_MspInit+0x14c>)
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	4a40      	ldr	r2, [pc, #256]	@ (8002c98 <HAL_UART_MspInit+0x14c>)
 8002b96:	f043 0304 	orr.w	r3, r3, #4
 8002b9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b9c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c98 <HAL_UART_MspInit+0x14c>)
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba0:	f003 0304 	and.w	r3, r3, #4
 8002ba4:	617b      	str	r3, [r7, #20]
 8002ba6:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ba8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002bba:	2308      	movs	r3, #8
 8002bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bbe:	f107 031c 	add.w	r3, r7, #28
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4835      	ldr	r0, [pc, #212]	@ (8002c9c <HAL_UART_MspInit+0x150>)
 8002bc6:	f000 feed 	bl	80039a4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002bca:	4b35      	ldr	r3, [pc, #212]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002bcc:	4a35      	ldr	r2, [pc, #212]	@ (8002ca4 <HAL_UART_MspInit+0x158>)
 8002bce:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002bd0:	4b33      	ldr	r3, [pc, #204]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002bd2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002bd6:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bd8:	4b31      	ldr	r3, [pc, #196]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bde:	4b30      	ldr	r3, [pc, #192]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002be4:	4b2e      	ldr	r3, [pc, #184]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002be6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bea:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bec:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bf2:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002bf8:	4b29      	ldr	r3, [pc, #164]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002bfe:	4b28      	ldr	r3, [pc, #160]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c04:	4b26      	ldr	r3, [pc, #152]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002c0a:	4825      	ldr	r0, [pc, #148]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002c0c:	f000 fac8 	bl	80031a0 <HAL_DMA_Init>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002c16:	f7fe fe1d 	bl	8001854 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a20      	ldr	r2, [pc, #128]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002c1e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c20:	4a1f      	ldr	r2, [pc, #124]	@ (8002ca0 <HAL_UART_MspInit+0x154>)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8002c26:	4b20      	ldr	r3, [pc, #128]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c28:	4a20      	ldr	r2, [pc, #128]	@ (8002cac <HAL_UART_MspInit+0x160>)
 8002c2a:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8002c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c2e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c32:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c36:	2240      	movs	r2, #64	@ 0x40
 8002c38:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c40:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c46:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c48:	4b17      	ldr	r3, [pc, #92]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002c54:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002c5a:	4b13      	ldr	r3, [pc, #76]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c60:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002c66:	4810      	ldr	r0, [pc, #64]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c68:	f000 fa9a 	bl	80031a0 <HAL_DMA_Init>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002c72:	f7fe fdef 	bl	8001854 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca8 <HAL_UART_MspInit+0x15c>)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 2, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2102      	movs	r1, #2
 8002c86:	2034      	movs	r0, #52	@ 0x34
 8002c88:	f000 fa53 	bl	8003132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002c8c:	2034      	movs	r0, #52	@ 0x34
 8002c8e:	f000 fa6c 	bl	800316a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8002c92:	e0c2      	b.n	8002e1a <HAL_UART_MspInit+0x2ce>
 8002c94:	40004c00 	.word	0x40004c00
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	40020800 	.word	0x40020800
 8002ca0:	20000590 	.word	0x20000590
 8002ca4:	40026040 	.word	0x40026040
 8002ca8:	200005f0 	.word	0x200005f0
 8002cac:	40026070 	.word	0x40026070
  else if(uartHandle->Instance==UART5)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a5b      	ldr	r2, [pc, #364]	@ (8002e24 <HAL_UART_MspInit+0x2d8>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	f040 80af 	bne.w	8002e1a <HAL_UART_MspInit+0x2ce>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	4b59      	ldr	r3, [pc, #356]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc4:	4a58      	ldr	r2, [pc, #352]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002cc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cca:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ccc:	4b56      	ldr	r3, [pc, #344]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cd4:	613b      	str	r3, [r7, #16]
 8002cd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cd8:	2300      	movs	r3, #0
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	4b52      	ldr	r3, [pc, #328]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce0:	4a51      	ldr	r2, [pc, #324]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ce8:	4b4f      	ldr	r3, [pc, #316]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	60fb      	str	r3, [r7, #12]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	60bb      	str	r3, [r7, #8]
 8002cf8:	4b4b      	ldr	r3, [pc, #300]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfc:	4a4a      	ldr	r2, [pc, #296]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002cfe:	f043 0308 	orr.w	r3, r3, #8
 8002d02:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d04:	4b48      	ldr	r3, [pc, #288]	@ (8002e28 <HAL_UART_MspInit+0x2dc>)
 8002d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d08:	f003 0308 	and.w	r3, r3, #8
 8002d0c:	60bb      	str	r3, [r7, #8]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d16:	2302      	movs	r3, #2
 8002d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002d22:	2308      	movs	r3, #8
 8002d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d26:	f107 031c 	add.w	r3, r7, #28
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	483f      	ldr	r0, [pc, #252]	@ (8002e2c <HAL_UART_MspInit+0x2e0>)
 8002d2e:	f000 fe39 	bl	80039a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d32:	2304      	movs	r3, #4
 8002d34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d36:	2302      	movs	r3, #2
 8002d38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002d42:	2308      	movs	r3, #8
 8002d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d46:	f107 031c 	add.w	r3, r7, #28
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4838      	ldr	r0, [pc, #224]	@ (8002e30 <HAL_UART_MspInit+0x2e4>)
 8002d4e:	f000 fe29 	bl	80039a4 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8002d52:	4b38      	ldr	r3, [pc, #224]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d54:	4a38      	ldr	r2, [pc, #224]	@ (8002e38 <HAL_UART_MspInit+0x2ec>)
 8002d56:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8002d58:	4b36      	ldr	r3, [pc, #216]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d5a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002d5e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d60:	4b34      	ldr	r3, [pc, #208]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d66:	4b33      	ldr	r3, [pc, #204]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d6c:	4b31      	ldr	r3, [pc, #196]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d72:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d74:	4b2f      	ldr	r3, [pc, #188]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8002d80:	4b2c      	ldr	r3, [pc, #176]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d86:	4b2b      	ldr	r3, [pc, #172]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d8c:	4b29      	ldr	r3, [pc, #164]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8002d92:	4828      	ldr	r0, [pc, #160]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002d94:	f000 fa04 	bl	80031a0 <HAL_DMA_Init>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_UART_MspInit+0x256>
      Error_Handler();
 8002d9e:	f7fe fd59 	bl	8001854 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a23      	ldr	r2, [pc, #140]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002da6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002da8:	4a22      	ldr	r2, [pc, #136]	@ (8002e34 <HAL_UART_MspInit+0x2e8>)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8002dae:	4b23      	ldr	r3, [pc, #140]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002db0:	4a23      	ldr	r2, [pc, #140]	@ (8002e40 <HAL_UART_MspInit+0x2f4>)
 8002db2:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8002db4:	4b21      	ldr	r3, [pc, #132]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002db6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002dba:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002dbe:	2240      	movs	r2, #64	@ 0x40
 8002dc0:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002dca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002dce:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dd6:	4b19      	ldr	r3, [pc, #100]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8002ddc:	4b17      	ldr	r3, [pc, #92]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002de2:	4b16      	ldr	r3, [pc, #88]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002de8:	4b14      	ldr	r3, [pc, #80]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8002dee:	4813      	ldr	r0, [pc, #76]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002df0:	f000 f9d6 	bl	80031a0 <HAL_DMA_Init>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_UART_MspInit+0x2b2>
      Error_Handler();
 8002dfa:	f7fe fd2b 	bl	8001854 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a0e      	ldr	r2, [pc, #56]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002e02:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e04:	4a0d      	ldr	r2, [pc, #52]	@ (8002e3c <HAL_UART_MspInit+0x2f0>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2035      	movs	r0, #53	@ 0x35
 8002e10:	f000 f98f 	bl	8003132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002e14:	2035      	movs	r0, #53	@ 0x35
 8002e16:	f000 f9a8 	bl	800316a <HAL_NVIC_EnableIRQ>
}
 8002e1a:	bf00      	nop
 8002e1c:	3730      	adds	r7, #48	@ 0x30
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40005000 	.word	0x40005000
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	40020800 	.word	0x40020800
 8002e30:	40020c00 	.word	0x40020c00
 8002e34:	20000650 	.word	0x20000650
 8002e38:	40026010 	.word	0x40026010
 8002e3c:	200006b0 	.word	0x200006b0
 8002e40:	400260b8 	.word	0x400260b8

08002e44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002e48:	f7ff f864 	bl	8001f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e4c:	480c      	ldr	r0, [pc, #48]	@ (8002e80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e4e:	490d      	ldr	r1, [pc, #52]	@ (8002e84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e50:	4a0d      	ldr	r2, [pc, #52]	@ (8002e88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e54:	e002      	b.n	8002e5c <LoopCopyDataInit>

08002e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e5a:	3304      	adds	r3, #4

08002e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e60:	d3f9      	bcc.n	8002e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e62:	4a0a      	ldr	r2, [pc, #40]	@ (8002e8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e64:	4c0a      	ldr	r4, [pc, #40]	@ (8002e90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e68:	e001      	b.n	8002e6e <LoopFillZerobss>

08002e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e6c:	3204      	adds	r2, #4

08002e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e70:	d3fb      	bcc.n	8002e6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e72:	f004 f9ad 	bl	80071d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e76:	f7fe fbfb 	bl	8001670 <main>
  bx  lr    
 8002e7a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e84:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8002e88:	08007280 	.word	0x08007280
  ldr r2, =_sbss
 8002e8c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8002e90:	2000084c 	.word	0x2000084c

08002e94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e94:	e7fe      	b.n	8002e94 <ADC_IRQHandler>
	...

08002e98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed8 <HAL_Init+0x40>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed8 <HAL_Init+0x40>)
 8002ea2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ea6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <HAL_Init+0x40>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed8 <HAL_Init+0x40>)
 8002eae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002eb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eb4:	4b08      	ldr	r3, [pc, #32]	@ (8002ed8 <HAL_Init+0x40>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a07      	ldr	r2, [pc, #28]	@ (8002ed8 <HAL_Init+0x40>)
 8002eba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ebe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ec0:	2003      	movs	r0, #3
 8002ec2:	f000 f92b 	bl	800311c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ec6:	200f      	movs	r0, #15
 8002ec8:	f000 f808 	bl	8002edc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ecc:	f7fe ff76 	bl	8001dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40023c00 	.word	0x40023c00

08002edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ee4:	4b12      	ldr	r3, [pc, #72]	@ (8002f30 <HAL_InitTick+0x54>)
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	4b12      	ldr	r3, [pc, #72]	@ (8002f34 <HAL_InitTick+0x58>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	4619      	mov	r1, r3
 8002eee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 f943 	bl	8003186 <HAL_SYSTICK_Config>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e00e      	b.n	8002f28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2b0f      	cmp	r3, #15
 8002f0e:	d80a      	bhi.n	8002f26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f10:	2200      	movs	r2, #0
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	f04f 30ff 	mov.w	r0, #4294967295
 8002f18:	f000 f90b 	bl	8003132 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f1c:	4a06      	ldr	r2, [pc, #24]	@ (8002f38 <HAL_InitTick+0x5c>)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	e000      	b.n	8002f28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	20000010 	.word	0x20000010
 8002f34:	20000048 	.word	0x20000048
 8002f38:	20000044 	.word	0x20000044

08002f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f40:	4b06      	ldr	r3, [pc, #24]	@ (8002f5c <HAL_IncTick+0x20>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <HAL_IncTick+0x24>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	4a04      	ldr	r2, [pc, #16]	@ (8002f60 <HAL_IncTick+0x24>)
 8002f4e:	6013      	str	r3, [r2, #0]
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	20000048 	.word	0x20000048
 8002f60:	20000710 	.word	0x20000710

08002f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  return uwTick;
 8002f68:	4b03      	ldr	r3, [pc, #12]	@ (8002f78 <HAL_GetTick+0x14>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	20000710 	.word	0x20000710

08002f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f98:	4013      	ands	r3, r2
 8002f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fae:	4a04      	ldr	r2, [pc, #16]	@ (8002fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	60d3      	str	r3, [r2, #12]
}
 8002fb4:	bf00      	nop
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fc8:	4b04      	ldr	r3, [pc, #16]	@ (8002fdc <__NVIC_GetPriorityGrouping+0x18>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	0a1b      	lsrs	r3, r3, #8
 8002fce:	f003 0307 	and.w	r3, r3, #7
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	db0b      	blt.n	800300a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	f003 021f 	and.w	r2, r3, #31
 8002ff8:	4907      	ldr	r1, [pc, #28]	@ (8003018 <__NVIC_EnableIRQ+0x38>)
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	095b      	lsrs	r3, r3, #5
 8003000:	2001      	movs	r0, #1
 8003002:	fa00 f202 	lsl.w	r2, r0, r2
 8003006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	e000e100 	.word	0xe000e100

0800301c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	6039      	str	r1, [r7, #0]
 8003026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302c:	2b00      	cmp	r3, #0
 800302e:	db0a      	blt.n	8003046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	b2da      	uxtb	r2, r3
 8003034:	490c      	ldr	r1, [pc, #48]	@ (8003068 <__NVIC_SetPriority+0x4c>)
 8003036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303a:	0112      	lsls	r2, r2, #4
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	440b      	add	r3, r1
 8003040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003044:	e00a      	b.n	800305c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	b2da      	uxtb	r2, r3
 800304a:	4908      	ldr	r1, [pc, #32]	@ (800306c <__NVIC_SetPriority+0x50>)
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	3b04      	subs	r3, #4
 8003054:	0112      	lsls	r2, r2, #4
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	440b      	add	r3, r1
 800305a:	761a      	strb	r2, [r3, #24]
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	e000e100 	.word	0xe000e100
 800306c:	e000ed00 	.word	0xe000ed00

08003070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003070:	b480      	push	{r7}
 8003072:	b089      	sub	sp, #36	@ 0x24
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f1c3 0307 	rsb	r3, r3, #7
 800308a:	2b04      	cmp	r3, #4
 800308c:	bf28      	it	cs
 800308e:	2304      	movcs	r3, #4
 8003090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	3304      	adds	r3, #4
 8003096:	2b06      	cmp	r3, #6
 8003098:	d902      	bls.n	80030a0 <NVIC_EncodePriority+0x30>
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	3b03      	subs	r3, #3
 800309e:	e000      	b.n	80030a2 <NVIC_EncodePriority+0x32>
 80030a0:	2300      	movs	r3, #0
 80030a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a4:	f04f 32ff 	mov.w	r2, #4294967295
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43da      	mvns	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	401a      	ands	r2, r3
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030b8:	f04f 31ff 	mov.w	r1, #4294967295
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	fa01 f303 	lsl.w	r3, r1, r3
 80030c2:	43d9      	mvns	r1, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c8:	4313      	orrs	r3, r2
         );
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3724      	adds	r7, #36	@ 0x24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
	...

080030d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030e8:	d301      	bcc.n	80030ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ea:	2301      	movs	r3, #1
 80030ec:	e00f      	b.n	800310e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003118 <SysTick_Config+0x40>)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3b01      	subs	r3, #1
 80030f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030f6:	210f      	movs	r1, #15
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295
 80030fc:	f7ff ff8e 	bl	800301c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003100:	4b05      	ldr	r3, [pc, #20]	@ (8003118 <SysTick_Config+0x40>)
 8003102:	2200      	movs	r2, #0
 8003104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003106:	4b04      	ldr	r3, [pc, #16]	@ (8003118 <SysTick_Config+0x40>)
 8003108:	2207      	movs	r2, #7
 800310a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	e000e010 	.word	0xe000e010

0800311c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7ff ff29 	bl	8002f7c <__NVIC_SetPriorityGrouping>
}
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003132:	b580      	push	{r7, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
 800313e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003144:	f7ff ff3e 	bl	8002fc4 <__NVIC_GetPriorityGrouping>
 8003148:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	68b9      	ldr	r1, [r7, #8]
 800314e:	6978      	ldr	r0, [r7, #20]
 8003150:	f7ff ff8e 	bl	8003070 <NVIC_EncodePriority>
 8003154:	4602      	mov	r2, r0
 8003156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315a:	4611      	mov	r1, r2
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff5d 	bl	800301c <__NVIC_SetPriority>
}
 8003162:	bf00      	nop
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	4603      	mov	r3, r0
 8003172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff ff31 	bl	8002fe0 <__NVIC_EnableIRQ>
}
 800317e:	bf00      	nop
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff ffa2 	bl	80030d8 <SysTick_Config>
 8003194:	4603      	mov	r3, r0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
	...

080031a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80031ac:	f7ff feda 	bl	8002f64 <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e099      	b.n	80032f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0201 	bic.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031dc:	e00f      	b.n	80031fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031de:	f7ff fec1 	bl	8002f64 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	2b05      	cmp	r3, #5
 80031ea:	d908      	bls.n	80031fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2220      	movs	r2, #32
 80031f0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2203      	movs	r2, #3
 80031f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e078      	b.n	80032f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1e8      	bne.n	80031de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	4b38      	ldr	r3, [pc, #224]	@ (80032f8 <HAL_DMA_Init+0x158>)
 8003218:	4013      	ands	r3, r2
 800321a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685a      	ldr	r2, [r3, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800322a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003236:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003242:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003254:	2b04      	cmp	r3, #4
 8003256:	d107      	bne.n	8003268 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003260:	4313      	orrs	r3, r2
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f023 0307 	bic.w	r3, r3, #7
 800327e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003284:	697a      	ldr	r2, [r7, #20]
 8003286:	4313      	orrs	r3, r2
 8003288:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328e:	2b04      	cmp	r3, #4
 8003290:	d117      	bne.n	80032c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	4313      	orrs	r3, r2
 800329a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00e      	beq.n	80032c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 fb01 	bl	80038ac <DMA_CheckFifoParam>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d008      	beq.n	80032c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2240      	movs	r2, #64	@ 0x40
 80032b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80032be:	2301      	movs	r3, #1
 80032c0:	e016      	b.n	80032f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 fab8 	bl	8003840 <DMA_CalcBaseAndBitshift>
 80032d0:	4603      	mov	r3, r0
 80032d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d8:	223f      	movs	r2, #63	@ 0x3f
 80032da:	409a      	lsls	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	f010803f 	.word	0xf010803f

080032fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800330a:	2300      	movs	r3, #0
 800330c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003312:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800331a:	2b01      	cmp	r3, #1
 800331c:	d101      	bne.n	8003322 <HAL_DMA_Start_IT+0x26>
 800331e:	2302      	movs	r3, #2
 8003320:	e040      	b.n	80033a4 <HAL_DMA_Start_IT+0xa8>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b01      	cmp	r3, #1
 8003334:	d12f      	bne.n	8003396 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2202      	movs	r2, #2
 800333a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	68b9      	ldr	r1, [r7, #8]
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f000 fa4a 	bl	80037e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003354:	223f      	movs	r2, #63	@ 0x3f
 8003356:	409a      	lsls	r2, r3
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0216 	orr.w	r2, r2, #22
 800336a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003370:	2b00      	cmp	r3, #0
 8003372:	d007      	beq.n	8003384 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0208 	orr.w	r2, r2, #8
 8003382:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 0201 	orr.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]
 8003394:	e005      	b.n	80033a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800339e:	2302      	movs	r3, #2
 80033a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80033a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033ba:	f7ff fdd3 	bl	8002f64 <HAL_GetTick>
 80033be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d008      	beq.n	80033de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2280      	movs	r2, #128	@ 0x80
 80033d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e052      	b.n	8003484 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0216 	bic.w	r2, r2, #22
 80033ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	695a      	ldr	r2, [r3, #20]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	2b00      	cmp	r3, #0
 8003404:	d103      	bne.n	800340e <HAL_DMA_Abort+0x62>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340a:	2b00      	cmp	r3, #0
 800340c:	d007      	beq.n	800341e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0208 	bic.w	r2, r2, #8
 800341c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0201 	bic.w	r2, r2, #1
 800342c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800342e:	e013      	b.n	8003458 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003430:	f7ff fd98 	bl	8002f64 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b05      	cmp	r3, #5
 800343c:	d90c      	bls.n	8003458 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2220      	movs	r2, #32
 8003442:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2203      	movs	r2, #3
 8003448:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e015      	b.n	8003484 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1e4      	bne.n	8003430 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346a:	223f      	movs	r2, #63	@ 0x3f
 800346c:	409a      	lsls	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3710      	adds	r7, #16
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b02      	cmp	r3, #2
 800349e:	d004      	beq.n	80034aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2280      	movs	r2, #128	@ 0x80
 80034a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e00c      	b.n	80034c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2205      	movs	r2, #5
 80034ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034d8:	2300      	movs	r3, #0
 80034da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003718 <HAL_DMA_IRQHandler+0x248>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a8e      	ldr	r2, [pc, #568]	@ (800371c <HAL_DMA_IRQHandler+0x24c>)
 80034e2:	fba2 2303 	umull	r2, r3, r2, r3
 80034e6:	0a9b      	lsrs	r3, r3, #10
 80034e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034fa:	2208      	movs	r2, #8
 80034fc:	409a      	lsls	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4013      	ands	r3, r2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d01a      	beq.n	800353c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d013      	beq.n	800353c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0204 	bic.w	r2, r2, #4
 8003522:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003528:	2208      	movs	r2, #8
 800352a:	409a      	lsls	r2, r3
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003534:	f043 0201 	orr.w	r2, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003540:	2201      	movs	r2, #1
 8003542:	409a      	lsls	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d012      	beq.n	8003572 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00b      	beq.n	8003572 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355e:	2201      	movs	r2, #1
 8003560:	409a      	lsls	r2, r3
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356a:	f043 0202 	orr.w	r2, r3, #2
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003576:	2204      	movs	r2, #4
 8003578:	409a      	lsls	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	4013      	ands	r3, r2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d012      	beq.n	80035a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00b      	beq.n	80035a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003594:	2204      	movs	r2, #4
 8003596:	409a      	lsls	r2, r3
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a0:	f043 0204 	orr.w	r2, r3, #4
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ac:	2210      	movs	r2, #16
 80035ae:	409a      	lsls	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4013      	ands	r3, r2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d043      	beq.n	8003640 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d03c      	beq.n	8003640 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ca:	2210      	movs	r2, #16
 80035cc:	409a      	lsls	r2, r3
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d018      	beq.n	8003612 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d108      	bne.n	8003600 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d024      	beq.n	8003640 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	4798      	blx	r3
 80035fe:	e01f      	b.n	8003640 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003604:	2b00      	cmp	r3, #0
 8003606:	d01b      	beq.n	8003640 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	4798      	blx	r3
 8003610:	e016      	b.n	8003640 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800361c:	2b00      	cmp	r3, #0
 800361e:	d107      	bne.n	8003630 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0208 	bic.w	r2, r2, #8
 800362e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003644:	2220      	movs	r2, #32
 8003646:	409a      	lsls	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4013      	ands	r3, r2
 800364c:	2b00      	cmp	r3, #0
 800364e:	f000 808f 	beq.w	8003770 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0310 	and.w	r3, r3, #16
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 8087 	beq.w	8003770 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003666:	2220      	movs	r2, #32
 8003668:	409a      	lsls	r2, r3
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b05      	cmp	r3, #5
 8003678:	d136      	bne.n	80036e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0216 	bic.w	r2, r2, #22
 8003688:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	695a      	ldr	r2, [r3, #20]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003698:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d103      	bne.n	80036aa <HAL_DMA_IRQHandler+0x1da>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d007      	beq.n	80036ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 0208 	bic.w	r2, r2, #8
 80036b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036be:	223f      	movs	r2, #63	@ 0x3f
 80036c0:	409a      	lsls	r2, r3
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d07e      	beq.n	80037dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	4798      	blx	r3
        }
        return;
 80036e6:	e079      	b.n	80037dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d01d      	beq.n	8003732 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10d      	bne.n	8003720 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003708:	2b00      	cmp	r3, #0
 800370a:	d031      	beq.n	8003770 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	4798      	blx	r3
 8003714:	e02c      	b.n	8003770 <HAL_DMA_IRQHandler+0x2a0>
 8003716:	bf00      	nop
 8003718:	20000010 	.word	0x20000010
 800371c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003724:	2b00      	cmp	r3, #0
 8003726:	d023      	beq.n	8003770 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	4798      	blx	r3
 8003730:	e01e      	b.n	8003770 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10f      	bne.n	8003760 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0210 	bic.w	r2, r2, #16
 800374e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003764:	2b00      	cmp	r3, #0
 8003766:	d003      	beq.n	8003770 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003774:	2b00      	cmp	r3, #0
 8003776:	d032      	beq.n	80037de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b00      	cmp	r3, #0
 8003782:	d022      	beq.n	80037ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2205      	movs	r2, #5
 8003788:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 0201 	bic.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	3301      	adds	r3, #1
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d307      	bcc.n	80037b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1f2      	bne.n	800379c <HAL_DMA_IRQHandler+0x2cc>
 80037b6:	e000      	b.n	80037ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d005      	beq.n	80037de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	4798      	blx	r3
 80037da:	e000      	b.n	80037de <HAL_DMA_IRQHandler+0x30e>
        return;
 80037dc:	bf00      	nop
    }
  }
}
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003800:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	2b40      	cmp	r3, #64	@ 0x40
 8003810:	d108      	bne.n	8003824 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68ba      	ldr	r2, [r7, #8]
 8003820:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003822:	e007      	b.n	8003834 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	60da      	str	r2, [r3, #12]
}
 8003834:	bf00      	nop
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	b2db      	uxtb	r3, r3
 800384e:	3b10      	subs	r3, #16
 8003850:	4a14      	ldr	r2, [pc, #80]	@ (80038a4 <DMA_CalcBaseAndBitshift+0x64>)
 8003852:	fba2 2303 	umull	r2, r3, r2, r3
 8003856:	091b      	lsrs	r3, r3, #4
 8003858:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800385a:	4a13      	ldr	r2, [pc, #76]	@ (80038a8 <DMA_CalcBaseAndBitshift+0x68>)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4413      	add	r3, r2
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	461a      	mov	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2b03      	cmp	r3, #3
 800386c:	d909      	bls.n	8003882 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003876:	f023 0303 	bic.w	r3, r3, #3
 800387a:	1d1a      	adds	r2, r3, #4
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003880:	e007      	b.n	8003892 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003896:	4618      	mov	r0, r3
 8003898:	3714      	adds	r7, #20
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	aaaaaaab 	.word	0xaaaaaaab
 80038a8:	08007258 	.word	0x08007258

080038ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d11f      	bne.n	8003906 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d856      	bhi.n	800397a <DMA_CheckFifoParam+0xce>
 80038cc:	a201      	add	r2, pc, #4	@ (adr r2, 80038d4 <DMA_CheckFifoParam+0x28>)
 80038ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d2:	bf00      	nop
 80038d4:	080038e5 	.word	0x080038e5
 80038d8:	080038f7 	.word	0x080038f7
 80038dc:	080038e5 	.word	0x080038e5
 80038e0:	0800397b 	.word	0x0800397b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d046      	beq.n	800397e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f4:	e043      	b.n	800397e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038fe:	d140      	bne.n	8003982 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003904:	e03d      	b.n	8003982 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	699b      	ldr	r3, [r3, #24]
 800390a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390e:	d121      	bne.n	8003954 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	2b03      	cmp	r3, #3
 8003914:	d837      	bhi.n	8003986 <DMA_CheckFifoParam+0xda>
 8003916:	a201      	add	r2, pc, #4	@ (adr r2, 800391c <DMA_CheckFifoParam+0x70>)
 8003918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391c:	0800392d 	.word	0x0800392d
 8003920:	08003933 	.word	0x08003933
 8003924:	0800392d 	.word	0x0800392d
 8003928:	08003945 	.word	0x08003945
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	73fb      	strb	r3, [r7, #15]
      break;
 8003930:	e030      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003936:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d025      	beq.n	800398a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003942:	e022      	b.n	800398a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003948:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800394c:	d11f      	bne.n	800398e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003952:	e01c      	b.n	800398e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2b02      	cmp	r3, #2
 8003958:	d903      	bls.n	8003962 <DMA_CheckFifoParam+0xb6>
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b03      	cmp	r3, #3
 800395e:	d003      	beq.n	8003968 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003960:	e018      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	73fb      	strb	r3, [r7, #15]
      break;
 8003966:	e015      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00e      	beq.n	8003992 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
      break;
 8003978:	e00b      	b.n	8003992 <DMA_CheckFifoParam+0xe6>
      break;
 800397a:	bf00      	nop
 800397c:	e00a      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      break;
 800397e:	bf00      	nop
 8003980:	e008      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      break;
 8003982:	bf00      	nop
 8003984:	e006      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      break;
 8003986:	bf00      	nop
 8003988:	e004      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      break;
 800398a:	bf00      	nop
 800398c:	e002      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      break;   
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
      break;
 8003992:	bf00      	nop
    }
  } 
  
  return status; 
 8003994:	7bfb      	ldrb	r3, [r7, #15]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop

080039a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b089      	sub	sp, #36	@ 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ba:	2300      	movs	r3, #0
 80039bc:	61fb      	str	r3, [r7, #28]
 80039be:	e16b      	b.n	8003c98 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039c0:	2201      	movs	r2, #1
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	4013      	ands	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	429a      	cmp	r2, r3
 80039da:	f040 815a 	bne.w	8003c92 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 0303 	and.w	r3, r3, #3
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d005      	beq.n	80039f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d130      	bne.n	8003a58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	2203      	movs	r2, #3
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	68da      	ldr	r2, [r3, #12]
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	43db      	mvns	r3, r3
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	091b      	lsrs	r3, r3, #4
 8003a42:	f003 0201 	and.w	r2, r3, #1
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f003 0303 	and.w	r3, r3, #3
 8003a60:	2b03      	cmp	r3, #3
 8003a62:	d017      	beq.n	8003a94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	2203      	movs	r2, #3
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d123      	bne.n	8003ae8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	08da      	lsrs	r2, r3, #3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	3208      	adds	r2, #8
 8003aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	220f      	movs	r2, #15
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43db      	mvns	r3, r3
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	691a      	ldr	r2, [r3, #16]
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	f003 0307 	and.w	r3, r3, #7
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	08da      	lsrs	r2, r3, #3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	3208      	adds	r2, #8
 8003ae2:	69b9      	ldr	r1, [r7, #24]
 8003ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	2203      	movs	r2, #3
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	43db      	mvns	r3, r3
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	4013      	ands	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f003 0203 	and.w	r2, r3, #3
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80b4 	beq.w	8003c92 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60fb      	str	r3, [r7, #12]
 8003b2e:	4b60      	ldr	r3, [pc, #384]	@ (8003cb0 <HAL_GPIO_Init+0x30c>)
 8003b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b32:	4a5f      	ldr	r2, [pc, #380]	@ (8003cb0 <HAL_GPIO_Init+0x30c>)
 8003b34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b3a:	4b5d      	ldr	r3, [pc, #372]	@ (8003cb0 <HAL_GPIO_Init+0x30c>)
 8003b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b46:	4a5b      	ldr	r2, [pc, #364]	@ (8003cb4 <HAL_GPIO_Init+0x310>)
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	089b      	lsrs	r3, r3, #2
 8003b4c:	3302      	adds	r3, #2
 8003b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	220f      	movs	r2, #15
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43db      	mvns	r3, r3
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	4013      	ands	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a52      	ldr	r2, [pc, #328]	@ (8003cb8 <HAL_GPIO_Init+0x314>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d02b      	beq.n	8003bca <HAL_GPIO_Init+0x226>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a51      	ldr	r2, [pc, #324]	@ (8003cbc <HAL_GPIO_Init+0x318>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d025      	beq.n	8003bc6 <HAL_GPIO_Init+0x222>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a50      	ldr	r2, [pc, #320]	@ (8003cc0 <HAL_GPIO_Init+0x31c>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d01f      	beq.n	8003bc2 <HAL_GPIO_Init+0x21e>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a4f      	ldr	r2, [pc, #316]	@ (8003cc4 <HAL_GPIO_Init+0x320>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d019      	beq.n	8003bbe <HAL_GPIO_Init+0x21a>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a4e      	ldr	r2, [pc, #312]	@ (8003cc8 <HAL_GPIO_Init+0x324>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d013      	beq.n	8003bba <HAL_GPIO_Init+0x216>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a4d      	ldr	r2, [pc, #308]	@ (8003ccc <HAL_GPIO_Init+0x328>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d00d      	beq.n	8003bb6 <HAL_GPIO_Init+0x212>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a4c      	ldr	r2, [pc, #304]	@ (8003cd0 <HAL_GPIO_Init+0x32c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d007      	beq.n	8003bb2 <HAL_GPIO_Init+0x20e>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a4b      	ldr	r2, [pc, #300]	@ (8003cd4 <HAL_GPIO_Init+0x330>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d101      	bne.n	8003bae <HAL_GPIO_Init+0x20a>
 8003baa:	2307      	movs	r3, #7
 8003bac:	e00e      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bae:	2308      	movs	r3, #8
 8003bb0:	e00c      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bb2:	2306      	movs	r3, #6
 8003bb4:	e00a      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bb6:	2305      	movs	r3, #5
 8003bb8:	e008      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bba:	2304      	movs	r3, #4
 8003bbc:	e006      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e004      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	e002      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <HAL_GPIO_Init+0x228>
 8003bca:	2300      	movs	r3, #0
 8003bcc:	69fa      	ldr	r2, [r7, #28]
 8003bce:	f002 0203 	and.w	r2, r2, #3
 8003bd2:	0092      	lsls	r2, r2, #2
 8003bd4:	4093      	lsls	r3, r2
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bdc:	4935      	ldr	r1, [pc, #212]	@ (8003cb4 <HAL_GPIO_Init+0x310>)
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	089b      	lsrs	r3, r3, #2
 8003be2:	3302      	adds	r3, #2
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bea:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c0e:	4a32      	ldr	r2, [pc, #200]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c14:	4b30      	ldr	r3, [pc, #192]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	4013      	ands	r3, r2
 8003c22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c38:	4a27      	ldr	r2, [pc, #156]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c3e:	4b26      	ldr	r3, [pc, #152]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	43db      	mvns	r3, r3
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c62:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c68:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	43db      	mvns	r3, r3
 8003c72:	69ba      	ldr	r2, [r7, #24]
 8003c74:	4013      	ands	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c8c:	4a12      	ldr	r2, [pc, #72]	@ (8003cd8 <HAL_GPIO_Init+0x334>)
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	3301      	adds	r3, #1
 8003c96:	61fb      	str	r3, [r7, #28]
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	2b0f      	cmp	r3, #15
 8003c9c:	f67f ae90 	bls.w	80039c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ca0:	bf00      	nop
 8003ca2:	bf00      	nop
 8003ca4:	3724      	adds	r7, #36	@ 0x24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	40023800 	.word	0x40023800
 8003cb4:	40013800 	.word	0x40013800
 8003cb8:	40020000 	.word	0x40020000
 8003cbc:	40020400 	.word	0x40020400
 8003cc0:	40020800 	.word	0x40020800
 8003cc4:	40020c00 	.word	0x40020c00
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40021400 	.word	0x40021400
 8003cd0:	40021800 	.word	0x40021800
 8003cd4:	40021c00 	.word	0x40021c00
 8003cd8:	40013c00 	.word	0x40013c00

08003cdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	691a      	ldr	r2, [r3, #16]
 8003cec:	887b      	ldrh	r3, [r7, #2]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
 8003cf8:	e001      	b.n	8003cfe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	807b      	strh	r3, [r7, #2]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d1c:	787b      	ldrb	r3, [r7, #1]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d22:	887a      	ldrh	r2, [r7, #2]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d28:	e003      	b.n	8003d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d2a:	887b      	ldrh	r3, [r7, #2]
 8003d2c:	041a      	lsls	r2, r3, #16
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	619a      	str	r2, [r3, #24]
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
	...

08003d40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e267      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d075      	beq.n	8003e4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d5e:	4b88      	ldr	r3, [pc, #544]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 030c 	and.w	r3, r3, #12
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	d00c      	beq.n	8003d84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d6a:	4b85      	ldr	r3, [pc, #532]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d112      	bne.n	8003d9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d76:	4b82      	ldr	r3, [pc, #520]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d82:	d10b      	bne.n	8003d9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d84:	4b7e      	ldr	r3, [pc, #504]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d05b      	beq.n	8003e48 <HAL_RCC_OscConfig+0x108>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d157      	bne.n	8003e48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e242      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da4:	d106      	bne.n	8003db4 <HAL_RCC_OscConfig+0x74>
 8003da6:	4b76      	ldr	r3, [pc, #472]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a75      	ldr	r2, [pc, #468]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	e01d      	b.n	8003df0 <HAL_RCC_OscConfig+0xb0>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x98>
 8003dbe:	4b70      	ldr	r3, [pc, #448]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a6f      	ldr	r2, [pc, #444]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	4b6d      	ldr	r3, [pc, #436]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a6c      	ldr	r2, [pc, #432]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd4:	6013      	str	r3, [r2, #0]
 8003dd6:	e00b      	b.n	8003df0 <HAL_RCC_OscConfig+0xb0>
 8003dd8:	4b69      	ldr	r3, [pc, #420]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a68      	ldr	r2, [pc, #416]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	4b66      	ldr	r3, [pc, #408]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a65      	ldr	r2, [pc, #404]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df8:	f7ff f8b4 	bl	8002f64 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e00:	f7ff f8b0 	bl	8002f64 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	@ 0x64
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e207      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e12:	4b5b      	ldr	r3, [pc, #364]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0xc0>
 8003e1e:	e014      	b.n	8003e4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e20:	f7ff f8a0 	bl	8002f64 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e28:	f7ff f89c 	bl	8002f64 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b64      	cmp	r3, #100	@ 0x64
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e1f3      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e3a:	4b51      	ldr	r3, [pc, #324]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f0      	bne.n	8003e28 <HAL_RCC_OscConfig+0xe8>
 8003e46:	e000      	b.n	8003e4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d063      	beq.n	8003f1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e56:	4b4a      	ldr	r3, [pc, #296]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 030c 	and.w	r3, r3, #12
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00b      	beq.n	8003e7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e62:	4b47      	ldr	r3, [pc, #284]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d11c      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e6e:	4b44      	ldr	r3, [pc, #272]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d116      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e7a:	4b41      	ldr	r3, [pc, #260]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <HAL_RCC_OscConfig+0x152>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d001      	beq.n	8003e92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e1c7      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e92:	4b3b      	ldr	r3, [pc, #236]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4937      	ldr	r1, [pc, #220]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ea6:	e03a      	b.n	8003f1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d020      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eb0:	4b34      	ldr	r3, [pc, #208]	@ (8003f84 <HAL_RCC_OscConfig+0x244>)
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb6:	f7ff f855 	bl	8002f64 <HAL_GetTick>
 8003eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ebe:	f7ff f851 	bl	8002f64 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e1a8      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0f0      	beq.n	8003ebe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003edc:	4b28      	ldr	r3, [pc, #160]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	4925      	ldr	r1, [pc, #148]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	600b      	str	r3, [r1, #0]
 8003ef0:	e015      	b.n	8003f1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ef2:	4b24      	ldr	r3, [pc, #144]	@ (8003f84 <HAL_RCC_OscConfig+0x244>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef8:	f7ff f834 	bl	8002f64 <HAL_GetTick>
 8003efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f00:	f7ff f830 	bl	8002f64 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e187      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f12:	4b1b      	ldr	r3, [pc, #108]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1f0      	bne.n	8003f00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0308 	and.w	r3, r3, #8
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d036      	beq.n	8003f98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d016      	beq.n	8003f60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f32:	4b15      	ldr	r3, [pc, #84]	@ (8003f88 <HAL_RCC_OscConfig+0x248>)
 8003f34:	2201      	movs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f38:	f7ff f814 	bl	8002f64 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f40:	f7ff f810 	bl	8002f64 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e167      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f52:	4b0b      	ldr	r3, [pc, #44]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003f54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0f0      	beq.n	8003f40 <HAL_RCC_OscConfig+0x200>
 8003f5e:	e01b      	b.n	8003f98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f60:	4b09      	ldr	r3, [pc, #36]	@ (8003f88 <HAL_RCC_OscConfig+0x248>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f66:	f7fe fffd 	bl	8002f64 <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f6c:	e00e      	b.n	8003f8c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f6e:	f7fe fff9 	bl	8002f64 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d907      	bls.n	8003f8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e150      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
 8003f80:	40023800 	.word	0x40023800
 8003f84:	42470000 	.word	0x42470000
 8003f88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f8c:	4b88      	ldr	r3, [pc, #544]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003f8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ea      	bne.n	8003f6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 8097 	beq.w	80040d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003faa:	4b81      	ldr	r3, [pc, #516]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10f      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	4b7d      	ldr	r3, [pc, #500]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbe:	4a7c      	ldr	r2, [pc, #496]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fc6:	4b7a      	ldr	r3, [pc, #488]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fce:	60bb      	str	r3, [r7, #8]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd6:	4b77      	ldr	r3, [pc, #476]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d118      	bne.n	8004014 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fe2:	4b74      	ldr	r3, [pc, #464]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a73      	ldr	r2, [pc, #460]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 8003fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fee:	f7fe ffb9 	bl	8002f64 <HAL_GetTick>
 8003ff2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff6:	f7fe ffb5 	bl	8002f64 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e10c      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004008:	4b6a      	ldr	r3, [pc, #424]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0f0      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d106      	bne.n	800402a <HAL_RCC_OscConfig+0x2ea>
 800401c:	4b64      	ldr	r3, [pc, #400]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800401e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004020:	4a63      	ldr	r2, [pc, #396]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	6713      	str	r3, [r2, #112]	@ 0x70
 8004028:	e01c      	b.n	8004064 <HAL_RCC_OscConfig+0x324>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	2b05      	cmp	r3, #5
 8004030:	d10c      	bne.n	800404c <HAL_RCC_OscConfig+0x30c>
 8004032:	4b5f      	ldr	r3, [pc, #380]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004036:	4a5e      	ldr	r2, [pc, #376]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004038:	f043 0304 	orr.w	r3, r3, #4
 800403c:	6713      	str	r3, [r2, #112]	@ 0x70
 800403e:	4b5c      	ldr	r3, [pc, #368]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004042:	4a5b      	ldr	r2, [pc, #364]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004044:	f043 0301 	orr.w	r3, r3, #1
 8004048:	6713      	str	r3, [r2, #112]	@ 0x70
 800404a:	e00b      	b.n	8004064 <HAL_RCC_OscConfig+0x324>
 800404c:	4b58      	ldr	r3, [pc, #352]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800404e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004050:	4a57      	ldr	r2, [pc, #348]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	6713      	str	r3, [r2, #112]	@ 0x70
 8004058:	4b55      	ldr	r3, [pc, #340]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800405a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405c:	4a54      	ldr	r2, [pc, #336]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800405e:	f023 0304 	bic.w	r3, r3, #4
 8004062:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d015      	beq.n	8004098 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406c:	f7fe ff7a 	bl	8002f64 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004072:	e00a      	b.n	800408a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004074:	f7fe ff76 	bl	8002f64 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004082:	4293      	cmp	r3, r2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e0cb      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408a:	4b49      	ldr	r3, [pc, #292]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800408c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0ee      	beq.n	8004074 <HAL_RCC_OscConfig+0x334>
 8004096:	e014      	b.n	80040c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004098:	f7fe ff64 	bl	8002f64 <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800409e:	e00a      	b.n	80040b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040a0:	f7fe ff60 	bl	8002f64 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e0b5      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b6:	4b3e      	ldr	r3, [pc, #248]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1ee      	bne.n	80040a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040c2:	7dfb      	ldrb	r3, [r7, #23]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d105      	bne.n	80040d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040c8:	4b39      	ldr	r3, [pc, #228]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040cc:	4a38      	ldr	r2, [pc, #224]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 80a1 	beq.w	8004220 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040de:	4b34      	ldr	r3, [pc, #208]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 030c 	and.w	r3, r3, #12
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d05c      	beq.n	80041a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d141      	bne.n	8004176 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f2:	4b31      	ldr	r3, [pc, #196]	@ (80041b8 <HAL_RCC_OscConfig+0x478>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f8:	f7fe ff34 	bl	8002f64 <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040fe:	e008      	b.n	8004112 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004100:	f7fe ff30 	bl	8002f64 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b02      	cmp	r3, #2
 800410c:	d901      	bls.n	8004112 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e087      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004112:	4b27      	ldr	r3, [pc, #156]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1f0      	bne.n	8004100 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	69da      	ldr	r2, [r3, #28]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	431a      	orrs	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412c:	019b      	lsls	r3, r3, #6
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	085b      	lsrs	r3, r3, #1
 8004136:	3b01      	subs	r3, #1
 8004138:	041b      	lsls	r3, r3, #16
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004140:	061b      	lsls	r3, r3, #24
 8004142:	491b      	ldr	r1, [pc, #108]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004148:	4b1b      	ldr	r3, [pc, #108]	@ (80041b8 <HAL_RCC_OscConfig+0x478>)
 800414a:	2201      	movs	r2, #1
 800414c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414e:	f7fe ff09 	bl	8002f64 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004154:	e008      	b.n	8004168 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004156:	f7fe ff05 	bl	8002f64 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d901      	bls.n	8004168 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e05c      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004168:	4b11      	ldr	r3, [pc, #68]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x416>
 8004174:	e054      	b.n	8004220 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004176:	4b10      	ldr	r3, [pc, #64]	@ (80041b8 <HAL_RCC_OscConfig+0x478>)
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417c:	f7fe fef2 	bl	8002f64 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004184:	f7fe feee 	bl	8002f64 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e045      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004196:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x444>
 80041a2:	e03d      	b.n	8004220 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e038      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
 80041b0:	40023800 	.word	0x40023800
 80041b4:	40007000 	.word	0x40007000
 80041b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041bc:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <HAL_RCC_OscConfig+0x4ec>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d028      	beq.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d121      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d11a      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041ec:	4013      	ands	r3, r2
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d111      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004202:	085b      	lsrs	r3, r3, #1
 8004204:	3b01      	subs	r3, #1
 8004206:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004208:	429a      	cmp	r2, r3
 800420a:	d107      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004216:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004218:	429a      	cmp	r2, r3
 800421a:	d001      	beq.n	8004220 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e000      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	40023800 	.word	0x40023800

08004230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0cc      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004244:	4b68      	ldr	r3, [pc, #416]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d90c      	bls.n	800426c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004252:	4b65      	ldr	r3, [pc, #404]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800425a:	4b63      	ldr	r3, [pc, #396]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	429a      	cmp	r2, r3
 8004266:	d001      	beq.n	800426c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e0b8      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d020      	beq.n	80042ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d005      	beq.n	8004290 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004284:	4b59      	ldr	r3, [pc, #356]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	4a58      	ldr	r2, [pc, #352]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 800428a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800428e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0308 	and.w	r3, r3, #8
 8004298:	2b00      	cmp	r3, #0
 800429a:	d005      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800429c:	4b53      	ldr	r3, [pc, #332]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	4a52      	ldr	r2, [pc, #328]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80042a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042a8:	4b50      	ldr	r3, [pc, #320]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	494d      	ldr	r1, [pc, #308]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d044      	beq.n	8004350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d107      	bne.n	80042de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ce:	4b47      	ldr	r3, [pc, #284]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d119      	bne.n	800430e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e07f      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d003      	beq.n	80042ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042ea:	2b03      	cmp	r3, #3
 80042ec:	d107      	bne.n	80042fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ee:	4b3f      	ldr	r3, [pc, #252]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d109      	bne.n	800430e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e06f      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042fe:	4b3b      	ldr	r3, [pc, #236]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e067      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800430e:	4b37      	ldr	r3, [pc, #220]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f023 0203 	bic.w	r2, r3, #3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	4934      	ldr	r1, [pc, #208]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 800431c:	4313      	orrs	r3, r2
 800431e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004320:	f7fe fe20 	bl	8002f64 <HAL_GetTick>
 8004324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004326:	e00a      	b.n	800433e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004328:	f7fe fe1c 	bl	8002f64 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004336:	4293      	cmp	r3, r2
 8004338:	d901      	bls.n	800433e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e04f      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800433e:	4b2b      	ldr	r3, [pc, #172]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 020c 	and.w	r2, r3, #12
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	429a      	cmp	r2, r3
 800434e:	d1eb      	bne.n	8004328 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004350:	4b25      	ldr	r3, [pc, #148]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0307 	and.w	r3, r3, #7
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	429a      	cmp	r2, r3
 800435c:	d20c      	bcs.n	8004378 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435e:	4b22      	ldr	r3, [pc, #136]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	b2d2      	uxtb	r2, r2
 8004364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004366:	4b20      	ldr	r3, [pc, #128]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0307 	and.w	r3, r3, #7
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	429a      	cmp	r2, r3
 8004372:	d001      	beq.n	8004378 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e032      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0304 	and.w	r3, r3, #4
 8004380:	2b00      	cmp	r3, #0
 8004382:	d008      	beq.n	8004396 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004384:	4b19      	ldr	r3, [pc, #100]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	4916      	ldr	r1, [pc, #88]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004392:	4313      	orrs	r3, r2
 8004394:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d009      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043a2:	4b12      	ldr	r3, [pc, #72]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	490e      	ldr	r1, [pc, #56]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043b6:	f000 f821 	bl	80043fc <HAL_RCC_GetSysClockFreq>
 80043ba:	4602      	mov	r2, r0
 80043bc:	4b0b      	ldr	r3, [pc, #44]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	091b      	lsrs	r3, r3, #4
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	490a      	ldr	r1, [pc, #40]	@ (80043f0 <HAL_RCC_ClockConfig+0x1c0>)
 80043c8:	5ccb      	ldrb	r3, [r1, r3]
 80043ca:	fa22 f303 	lsr.w	r3, r2, r3
 80043ce:	4a09      	ldr	r2, [pc, #36]	@ (80043f4 <HAL_RCC_ClockConfig+0x1c4>)
 80043d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043d2:	4b09      	ldr	r3, [pc, #36]	@ (80043f8 <HAL_RCC_ClockConfig+0x1c8>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fe fd80 	bl	8002edc <HAL_InitTick>

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40023c00 	.word	0x40023c00
 80043ec:	40023800 	.word	0x40023800
 80043f0:	08007240 	.word	0x08007240
 80043f4:	20000010 	.word	0x20000010
 80043f8:	20000044 	.word	0x20000044

080043fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004400:	b090      	sub	sp, #64	@ 0x40
 8004402:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004404:	2300      	movs	r3, #0
 8004406:	637b      	str	r3, [r7, #52]	@ 0x34
 8004408:	2300      	movs	r3, #0
 800440a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800440c:	2300      	movs	r3, #0
 800440e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004410:	2300      	movs	r3, #0
 8004412:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004414:	4b59      	ldr	r3, [pc, #356]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 030c 	and.w	r3, r3, #12
 800441c:	2b08      	cmp	r3, #8
 800441e:	d00d      	beq.n	800443c <HAL_RCC_GetSysClockFreq+0x40>
 8004420:	2b08      	cmp	r3, #8
 8004422:	f200 80a1 	bhi.w	8004568 <HAL_RCC_GetSysClockFreq+0x16c>
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <HAL_RCC_GetSysClockFreq+0x34>
 800442a:	2b04      	cmp	r3, #4
 800442c:	d003      	beq.n	8004436 <HAL_RCC_GetSysClockFreq+0x3a>
 800442e:	e09b      	b.n	8004568 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004430:	4b53      	ldr	r3, [pc, #332]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x184>)
 8004432:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004434:	e09b      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004436:	4b53      	ldr	r3, [pc, #332]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x188>)
 8004438:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800443a:	e098      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800443c:	4b4f      	ldr	r3, [pc, #316]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004444:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004446:	4b4d      	ldr	r3, [pc, #308]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d028      	beq.n	80044a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004452:	4b4a      	ldr	r3, [pc, #296]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	099b      	lsrs	r3, r3, #6
 8004458:	2200      	movs	r2, #0
 800445a:	623b      	str	r3, [r7, #32]
 800445c:	627a      	str	r2, [r7, #36]	@ 0x24
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004464:	2100      	movs	r1, #0
 8004466:	4b47      	ldr	r3, [pc, #284]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x188>)
 8004468:	fb03 f201 	mul.w	r2, r3, r1
 800446c:	2300      	movs	r3, #0
 800446e:	fb00 f303 	mul.w	r3, r0, r3
 8004472:	4413      	add	r3, r2
 8004474:	4a43      	ldr	r2, [pc, #268]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x188>)
 8004476:	fba0 1202 	umull	r1, r2, r0, r2
 800447a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800447c:	460a      	mov	r2, r1
 800447e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004482:	4413      	add	r3, r2
 8004484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004488:	2200      	movs	r2, #0
 800448a:	61bb      	str	r3, [r7, #24]
 800448c:	61fa      	str	r2, [r7, #28]
 800448e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004492:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004496:	f7fc fb23 	bl	8000ae0 <__aeabi_uldivmod>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	4613      	mov	r3, r2
 80044a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044a2:	e053      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044a4:	4b35      	ldr	r3, [pc, #212]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	099b      	lsrs	r3, r3, #6
 80044aa:	2200      	movs	r2, #0
 80044ac:	613b      	str	r3, [r7, #16]
 80044ae:	617a      	str	r2, [r7, #20]
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80044b6:	f04f 0b00 	mov.w	fp, #0
 80044ba:	4652      	mov	r2, sl
 80044bc:	465b      	mov	r3, fp
 80044be:	f04f 0000 	mov.w	r0, #0
 80044c2:	f04f 0100 	mov.w	r1, #0
 80044c6:	0159      	lsls	r1, r3, #5
 80044c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044cc:	0150      	lsls	r0, r2, #5
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	ebb2 080a 	subs.w	r8, r2, sl
 80044d6:	eb63 090b 	sbc.w	r9, r3, fp
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	f04f 0300 	mov.w	r3, #0
 80044e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80044e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80044ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80044ee:	ebb2 0408 	subs.w	r4, r2, r8
 80044f2:	eb63 0509 	sbc.w	r5, r3, r9
 80044f6:	f04f 0200 	mov.w	r2, #0
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	00eb      	lsls	r3, r5, #3
 8004500:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004504:	00e2      	lsls	r2, r4, #3
 8004506:	4614      	mov	r4, r2
 8004508:	461d      	mov	r5, r3
 800450a:	eb14 030a 	adds.w	r3, r4, sl
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	eb45 030b 	adc.w	r3, r5, fp
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	f04f 0200 	mov.w	r2, #0
 800451a:	f04f 0300 	mov.w	r3, #0
 800451e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004522:	4629      	mov	r1, r5
 8004524:	028b      	lsls	r3, r1, #10
 8004526:	4621      	mov	r1, r4
 8004528:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800452c:	4621      	mov	r1, r4
 800452e:	028a      	lsls	r2, r1, #10
 8004530:	4610      	mov	r0, r2
 8004532:	4619      	mov	r1, r3
 8004534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004536:	2200      	movs	r2, #0
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	60fa      	str	r2, [r7, #12]
 800453c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004540:	f7fc face 	bl	8000ae0 <__aeabi_uldivmod>
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	4613      	mov	r3, r2
 800454a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800454c:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	0c1b      	lsrs	r3, r3, #16
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	3301      	adds	r3, #1
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800455c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800455e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004560:	fbb2 f3f3 	udiv	r3, r2, r3
 8004564:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004566:	e002      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004568:	4b05      	ldr	r3, [pc, #20]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x184>)
 800456a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800456c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800456e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004570:	4618      	mov	r0, r3
 8004572:	3740      	adds	r7, #64	@ 0x40
 8004574:	46bd      	mov	sp, r7
 8004576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800457a:	bf00      	nop
 800457c:	40023800 	.word	0x40023800
 8004580:	00f42400 	.word	0x00f42400
 8004584:	017d7840 	.word	0x017d7840

08004588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800458c:	4b03      	ldr	r3, [pc, #12]	@ (800459c <HAL_RCC_GetHCLKFreq+0x14>)
 800458e:	681b      	ldr	r3, [r3, #0]
}
 8004590:	4618      	mov	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000010 	.word	0x20000010

080045a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045a4:	f7ff fff0 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	4b05      	ldr	r3, [pc, #20]	@ (80045c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	0a9b      	lsrs	r3, r3, #10
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	4903      	ldr	r1, [pc, #12]	@ (80045c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045b6:	5ccb      	ldrb	r3, [r1, r3]
 80045b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045bc:	4618      	mov	r0, r3
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40023800 	.word	0x40023800
 80045c4:	08007250 	.word	0x08007250

080045c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045cc:	f7ff ffdc 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045d0:	4602      	mov	r2, r0
 80045d2:	4b05      	ldr	r3, [pc, #20]	@ (80045e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	0b5b      	lsrs	r3, r3, #13
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	4903      	ldr	r1, [pc, #12]	@ (80045ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80045de:	5ccb      	ldrb	r3, [r1, r3]
 80045e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	40023800 	.word	0x40023800
 80045ec:	08007250 	.word	0x08007250

080045f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e041      	b.n	8004686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d106      	bne.n	800461c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fd ffd8 	bl	80025cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3304      	adds	r3, #4
 800462c:	4619      	mov	r1, r3
 800462e:	4610      	mov	r0, r2
 8004630:	f000 fdfe 	bl	8005230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d001      	beq.n	80046a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e046      	b.n	8004736 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a23      	ldr	r2, [pc, #140]	@ (8004744 <HAL_TIM_Base_Start+0xb4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d022      	beq.n	8004700 <HAL_TIM_Base_Start+0x70>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c2:	d01d      	beq.n	8004700 <HAL_TIM_Base_Start+0x70>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a1f      	ldr	r2, [pc, #124]	@ (8004748 <HAL_TIM_Base_Start+0xb8>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d018      	beq.n	8004700 <HAL_TIM_Base_Start+0x70>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a1e      	ldr	r2, [pc, #120]	@ (800474c <HAL_TIM_Base_Start+0xbc>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d013      	beq.n	8004700 <HAL_TIM_Base_Start+0x70>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004750 <HAL_TIM_Base_Start+0xc0>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d00e      	beq.n	8004700 <HAL_TIM_Base_Start+0x70>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004754 <HAL_TIM_Base_Start+0xc4>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d009      	beq.n	8004700 <HAL_TIM_Base_Start+0x70>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a19      	ldr	r2, [pc, #100]	@ (8004758 <HAL_TIM_Base_Start+0xc8>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d004      	beq.n	8004700 <HAL_TIM_Base_Start+0x70>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a18      	ldr	r2, [pc, #96]	@ (800475c <HAL_TIM_Base_Start+0xcc>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d111      	bne.n	8004724 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2b06      	cmp	r3, #6
 8004710:	d010      	beq.n	8004734 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f042 0201 	orr.w	r2, r2, #1
 8004720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004722:	e007      	b.n	8004734 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f042 0201 	orr.w	r2, r2, #1
 8004732:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	40010000 	.word	0x40010000
 8004748:	40000400 	.word	0x40000400
 800474c:	40000800 	.word	0x40000800
 8004750:	40000c00 	.word	0x40000c00
 8004754:	40010400 	.word	0x40010400
 8004758:	40014000 	.word	0x40014000
 800475c:	40001800 	.word	0x40001800

08004760 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b01      	cmp	r3, #1
 8004772:	d001      	beq.n	8004778 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e04e      	b.n	8004816 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a23      	ldr	r2, [pc, #140]	@ (8004824 <HAL_TIM_Base_Start_IT+0xc4>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d022      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x80>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a2:	d01d      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x80>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004828 <HAL_TIM_Base_Start_IT+0xc8>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d018      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x80>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a1e      	ldr	r2, [pc, #120]	@ (800482c <HAL_TIM_Base_Start_IT+0xcc>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d013      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x80>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a1c      	ldr	r2, [pc, #112]	@ (8004830 <HAL_TIM_Base_Start_IT+0xd0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00e      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x80>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a1b      	ldr	r2, [pc, #108]	@ (8004834 <HAL_TIM_Base_Start_IT+0xd4>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d009      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x80>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a19      	ldr	r2, [pc, #100]	@ (8004838 <HAL_TIM_Base_Start_IT+0xd8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d004      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x80>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a18      	ldr	r2, [pc, #96]	@ (800483c <HAL_TIM_Base_Start_IT+0xdc>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d111      	bne.n	8004804 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 0307 	and.w	r3, r3, #7
 80047ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2b06      	cmp	r3, #6
 80047f0:	d010      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0201 	orr.w	r2, r2, #1
 8004800:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004802:	e007      	b.n	8004814 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0201 	orr.w	r2, r2, #1
 8004812:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	40010000 	.word	0x40010000
 8004828:	40000400 	.word	0x40000400
 800482c:	40000800 	.word	0x40000800
 8004830:	40000c00 	.word	0x40000c00
 8004834:	40010400 	.word	0x40010400
 8004838:	40014000 	.word	0x40014000
 800483c:	40001800 	.word	0x40001800

08004840 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e041      	b.n	80048d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d106      	bne.n	800486c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 f839 	bl	80048de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	3304      	adds	r3, #4
 800487c:	4619      	mov	r1, r3
 800487e:	4610      	mov	r0, r2
 8004880:	f000 fcd6 	bl	8005230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048de:	b480      	push	{r7}
 80048e0:	b083      	sub	sp, #12
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
	...

080048f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d109      	bne.n	8004918 <HAL_TIM_PWM_Start+0x24>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b01      	cmp	r3, #1
 800490e:	bf14      	ite	ne
 8004910:	2301      	movne	r3, #1
 8004912:	2300      	moveq	r3, #0
 8004914:	b2db      	uxtb	r3, r3
 8004916:	e022      	b.n	800495e <HAL_TIM_PWM_Start+0x6a>
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	2b04      	cmp	r3, #4
 800491c:	d109      	bne.n	8004932 <HAL_TIM_PWM_Start+0x3e>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b01      	cmp	r3, #1
 8004928:	bf14      	ite	ne
 800492a:	2301      	movne	r3, #1
 800492c:	2300      	moveq	r3, #0
 800492e:	b2db      	uxtb	r3, r3
 8004930:	e015      	b.n	800495e <HAL_TIM_PWM_Start+0x6a>
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	2b08      	cmp	r3, #8
 8004936:	d109      	bne.n	800494c <HAL_TIM_PWM_Start+0x58>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b01      	cmp	r3, #1
 8004942:	bf14      	ite	ne
 8004944:	2301      	movne	r3, #1
 8004946:	2300      	moveq	r3, #0
 8004948:	b2db      	uxtb	r3, r3
 800494a:	e008      	b.n	800495e <HAL_TIM_PWM_Start+0x6a>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	bf14      	ite	ne
 8004958:	2301      	movne	r3, #1
 800495a:	2300      	moveq	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d001      	beq.n	8004966 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e07c      	b.n	8004a60 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d104      	bne.n	8004976 <HAL_TIM_PWM_Start+0x82>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2202      	movs	r2, #2
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004974:	e013      	b.n	800499e <HAL_TIM_PWM_Start+0xaa>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b04      	cmp	r3, #4
 800497a:	d104      	bne.n	8004986 <HAL_TIM_PWM_Start+0x92>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004984:	e00b      	b.n	800499e <HAL_TIM_PWM_Start+0xaa>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b08      	cmp	r3, #8
 800498a:	d104      	bne.n	8004996 <HAL_TIM_PWM_Start+0xa2>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004994:	e003      	b.n	800499e <HAL_TIM_PWM_Start+0xaa>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2202      	movs	r2, #2
 800499a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2201      	movs	r2, #1
 80049a4:	6839      	ldr	r1, [r7, #0]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f000 ff38 	bl	800581c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a68 <HAL_TIM_PWM_Start+0x174>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d004      	beq.n	80049c0 <HAL_TIM_PWM_Start+0xcc>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a2c      	ldr	r2, [pc, #176]	@ (8004a6c <HAL_TIM_PWM_Start+0x178>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d101      	bne.n	80049c4 <HAL_TIM_PWM_Start+0xd0>
 80049c0:	2301      	movs	r3, #1
 80049c2:	e000      	b.n	80049c6 <HAL_TIM_PWM_Start+0xd2>
 80049c4:	2300      	movs	r3, #0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d007      	beq.n	80049da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a22      	ldr	r2, [pc, #136]	@ (8004a68 <HAL_TIM_PWM_Start+0x174>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d022      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x136>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ec:	d01d      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x136>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004a70 <HAL_TIM_PWM_Start+0x17c>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d018      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x136>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004a74 <HAL_TIM_PWM_Start+0x180>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d013      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x136>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a1c      	ldr	r2, [pc, #112]	@ (8004a78 <HAL_TIM_PWM_Start+0x184>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00e      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x136>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a16      	ldr	r2, [pc, #88]	@ (8004a6c <HAL_TIM_PWM_Start+0x178>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d009      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x136>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a18      	ldr	r2, [pc, #96]	@ (8004a7c <HAL_TIM_PWM_Start+0x188>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d004      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x136>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a16      	ldr	r2, [pc, #88]	@ (8004a80 <HAL_TIM_PWM_Start+0x18c>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d111      	bne.n	8004a4e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b06      	cmp	r3, #6
 8004a3a:	d010      	beq.n	8004a5e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a4c:	e007      	b.n	8004a5e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f042 0201 	orr.w	r2, r2, #1
 8004a5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40010000 	.word	0x40010000
 8004a6c:	40010400 	.word	0x40010400
 8004a70:	40000400 	.word	0x40000400
 8004a74:	40000800 	.word	0x40000800
 8004a78:	40000c00 	.word	0x40000c00
 8004a7c:	40014000 	.word	0x40014000
 8004a80:	40001800 	.word	0x40001800

08004a84 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e097      	b.n	8004bc8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d106      	bne.n	8004ab2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7fd fe5f 	bl	8002770 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2202      	movs	r2, #2
 8004ab6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6812      	ldr	r2, [r2, #0]
 8004ac4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ac8:	f023 0307 	bic.w	r3, r3, #7
 8004acc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	3304      	adds	r3, #4
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4610      	mov	r0, r2
 8004ada:	f000 fba9 	bl	8005230 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b06:	f023 0303 	bic.w	r3, r3, #3
 8004b0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	021b      	lsls	r3, r3, #8
 8004b16:	4313      	orrs	r3, r2
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004b24:	f023 030c 	bic.w	r3, r3, #12
 8004b28:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	021b      	lsls	r3, r3, #8
 8004b40:	4313      	orrs	r3, r2
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	011a      	lsls	r2, r3, #4
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	031b      	lsls	r3, r3, #12
 8004b54:	4313      	orrs	r3, r2
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004b62:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004b6a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	011b      	lsls	r3, r3, #4
 8004b76:	4313      	orrs	r3, r2
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3718      	adds	r7, #24
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004be0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004be8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bf0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004bf8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d110      	bne.n	8004c22 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c00:	7bfb      	ldrb	r3, [r7, #15]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d102      	bne.n	8004c0c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c06:	7b7b      	ldrb	r3, [r7, #13]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d001      	beq.n	8004c10 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e069      	b.n	8004ce4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2202      	movs	r2, #2
 8004c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c20:	e031      	b.n	8004c86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d110      	bne.n	8004c4a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c28:	7bbb      	ldrb	r3, [r7, #14]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d102      	bne.n	8004c34 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c2e:	7b3b      	ldrb	r3, [r7, #12]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d001      	beq.n	8004c38 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e055      	b.n	8004ce4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c48:	e01d      	b.n	8004c86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c4a:	7bfb      	ldrb	r3, [r7, #15]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d108      	bne.n	8004c62 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c50:	7bbb      	ldrb	r3, [r7, #14]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d105      	bne.n	8004c62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c56:	7b7b      	ldrb	r3, [r7, #13]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d102      	bne.n	8004c62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c5c:	7b3b      	ldrb	r3, [r7, #12]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d001      	beq.n	8004c66 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e03e      	b.n	8004ce4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2202      	movs	r2, #2
 8004c6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2202      	movs	r2, #2
 8004c72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2202      	movs	r2, #2
 8004c7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2202      	movs	r2, #2
 8004c82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <HAL_TIM_Encoder_Start+0xc4>
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	2b04      	cmp	r3, #4
 8004c90:	d008      	beq.n	8004ca4 <HAL_TIM_Encoder_Start+0xd4>
 8004c92:	e00f      	b.n	8004cb4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 fdbd 	bl	800581c <TIM_CCxChannelCmd>
      break;
 8004ca2:	e016      	b.n	8004cd2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	2104      	movs	r1, #4
 8004cac:	4618      	mov	r0, r3
 8004cae:	f000 fdb5 	bl	800581c <TIM_CCxChannelCmd>
      break;
 8004cb2:	e00e      	b.n	8004cd2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	2100      	movs	r1, #0
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f000 fdad 	bl	800581c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	2104      	movs	r1, #4
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 fda6 	bl	800581c <TIM_CCxChannelCmd>
      break;
 8004cd0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 0201 	orr.w	r2, r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d020      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0302 	and.w	r3, r3, #2
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d01b      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0202 	mvn.w	r2, #2
 8004d20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	f003 0303 	and.w	r3, r3, #3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fa5b 	bl	80051f2 <HAL_TIM_IC_CaptureCallback>
 8004d3c:	e005      	b.n	8004d4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 fa4d 	bl	80051de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 fa5e 	bl	8005206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 0304 	and.w	r3, r3, #4
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d020      	beq.n	8004d9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d01b      	beq.n	8004d9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f06f 0204 	mvn.w	r2, #4
 8004d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2202      	movs	r2, #2
 8004d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fa35 	bl	80051f2 <HAL_TIM_IC_CaptureCallback>
 8004d88:	e005      	b.n	8004d96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 fa27 	bl	80051de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 fa38 	bl	8005206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f003 0308 	and.w	r3, r3, #8
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d020      	beq.n	8004de8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f003 0308 	and.w	r3, r3, #8
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01b      	beq.n	8004de8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f06f 0208 	mvn.w	r2, #8
 8004db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2204      	movs	r2, #4
 8004dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fa0f 	bl	80051f2 <HAL_TIM_IC_CaptureCallback>
 8004dd4:	e005      	b.n	8004de2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fa01 	bl	80051de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 fa12 	bl	8005206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	f003 0310 	and.w	r3, r3, #16
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d020      	beq.n	8004e34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f003 0310 	and.w	r3, r3, #16
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d01b      	beq.n	8004e34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f06f 0210 	mvn.w	r2, #16
 8004e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2208      	movs	r2, #8
 8004e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f9e9 	bl	80051f2 <HAL_TIM_IC_CaptureCallback>
 8004e20:	e005      	b.n	8004e2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f9db 	bl	80051de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f9ec 	bl	8005206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00c      	beq.n	8004e58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d007      	beq.n	8004e58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f06f 0201 	mvn.w	r2, #1
 8004e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f7fc f962 	bl	800111c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00c      	beq.n	8004e7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d007      	beq.n	8004e7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 fdce 	bl	8005a18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00c      	beq.n	8004ea0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d007      	beq.n	8004ea0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f9bd 	bl	800521a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00c      	beq.n	8004ec4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f003 0320 	and.w	r3, r3, #32
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d007      	beq.n	8004ec4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f06f 0220 	mvn.w	r2, #32
 8004ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fda0 	bl	8005a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ec4:	bf00      	nop
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b086      	sub	sp, #24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d101      	bne.n	8004eea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	e0ae      	b.n	8005048 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b0c      	cmp	r3, #12
 8004ef6:	f200 809f 	bhi.w	8005038 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004efa:	a201      	add	r2, pc, #4	@ (adr r2, 8004f00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f00:	08004f35 	.word	0x08004f35
 8004f04:	08005039 	.word	0x08005039
 8004f08:	08005039 	.word	0x08005039
 8004f0c:	08005039 	.word	0x08005039
 8004f10:	08004f75 	.word	0x08004f75
 8004f14:	08005039 	.word	0x08005039
 8004f18:	08005039 	.word	0x08005039
 8004f1c:	08005039 	.word	0x08005039
 8004f20:	08004fb7 	.word	0x08004fb7
 8004f24:	08005039 	.word	0x08005039
 8004f28:	08005039 	.word	0x08005039
 8004f2c:	08005039 	.word	0x08005039
 8004f30:	08004ff7 	.word	0x08004ff7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68b9      	ldr	r1, [r7, #8]
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fa24 	bl	8005388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	699a      	ldr	r2, [r3, #24]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f042 0208 	orr.w	r2, r2, #8
 8004f4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0204 	bic.w	r2, r2, #4
 8004f5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	6999      	ldr	r1, [r3, #24]
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	619a      	str	r2, [r3, #24]
      break;
 8004f72:	e064      	b.n	800503e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68b9      	ldr	r1, [r7, #8]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f000 fa74 	bl	8005468 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	699a      	ldr	r2, [r3, #24]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699a      	ldr	r2, [r3, #24]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6999      	ldr	r1, [r3, #24]
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	021a      	lsls	r2, r3, #8
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	430a      	orrs	r2, r1
 8004fb2:	619a      	str	r2, [r3, #24]
      break;
 8004fb4:	e043      	b.n	800503e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68b9      	ldr	r1, [r7, #8]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f000 fac9 	bl	8005554 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	69da      	ldr	r2, [r3, #28]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f042 0208 	orr.w	r2, r2, #8
 8004fd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	69da      	ldr	r2, [r3, #28]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 0204 	bic.w	r2, r2, #4
 8004fe0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	69d9      	ldr	r1, [r3, #28]
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	691a      	ldr	r2, [r3, #16]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	61da      	str	r2, [r3, #28]
      break;
 8004ff4:	e023      	b.n	800503e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68b9      	ldr	r1, [r7, #8]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fb1d 	bl	800563c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	69da      	ldr	r2, [r3, #28]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005010:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69da      	ldr	r2, [r3, #28]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005020:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69d9      	ldr	r1, [r3, #28]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	021a      	lsls	r2, r3, #8
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	430a      	orrs	r2, r1
 8005034:	61da      	str	r2, [r3, #28]
      break;
 8005036:	e002      	b.n	800503e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	75fb      	strb	r3, [r7, #23]
      break;
 800503c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005046:	7dfb      	ldrb	r3, [r7, #23]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800505a:	2300      	movs	r3, #0
 800505c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005064:	2b01      	cmp	r3, #1
 8005066:	d101      	bne.n	800506c <HAL_TIM_ConfigClockSource+0x1c>
 8005068:	2302      	movs	r3, #2
 800506a:	e0b4      	b.n	80051d6 <HAL_TIM_ConfigClockSource+0x186>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2202      	movs	r2, #2
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800508a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005092:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050a4:	d03e      	beq.n	8005124 <HAL_TIM_ConfigClockSource+0xd4>
 80050a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050aa:	f200 8087 	bhi.w	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050b2:	f000 8086 	beq.w	80051c2 <HAL_TIM_ConfigClockSource+0x172>
 80050b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ba:	d87f      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050bc:	2b70      	cmp	r3, #112	@ 0x70
 80050be:	d01a      	beq.n	80050f6 <HAL_TIM_ConfigClockSource+0xa6>
 80050c0:	2b70      	cmp	r3, #112	@ 0x70
 80050c2:	d87b      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050c4:	2b60      	cmp	r3, #96	@ 0x60
 80050c6:	d050      	beq.n	800516a <HAL_TIM_ConfigClockSource+0x11a>
 80050c8:	2b60      	cmp	r3, #96	@ 0x60
 80050ca:	d877      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050cc:	2b50      	cmp	r3, #80	@ 0x50
 80050ce:	d03c      	beq.n	800514a <HAL_TIM_ConfigClockSource+0xfa>
 80050d0:	2b50      	cmp	r3, #80	@ 0x50
 80050d2:	d873      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050d4:	2b40      	cmp	r3, #64	@ 0x40
 80050d6:	d058      	beq.n	800518a <HAL_TIM_ConfigClockSource+0x13a>
 80050d8:	2b40      	cmp	r3, #64	@ 0x40
 80050da:	d86f      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050dc:	2b30      	cmp	r3, #48	@ 0x30
 80050de:	d064      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15a>
 80050e0:	2b30      	cmp	r3, #48	@ 0x30
 80050e2:	d86b      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050e4:	2b20      	cmp	r3, #32
 80050e6:	d060      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15a>
 80050e8:	2b20      	cmp	r3, #32
 80050ea:	d867      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d05c      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15a>
 80050f0:	2b10      	cmp	r3, #16
 80050f2:	d05a      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15a>
 80050f4:	e062      	b.n	80051bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005106:	f000 fb69 	bl	80057dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005118:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68ba      	ldr	r2, [r7, #8]
 8005120:	609a      	str	r2, [r3, #8]
      break;
 8005122:	e04f      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005134:	f000 fb52 	bl	80057dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689a      	ldr	r2, [r3, #8]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005146:	609a      	str	r2, [r3, #8]
      break;
 8005148:	e03c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005156:	461a      	mov	r2, r3
 8005158:	f000 fac6 	bl	80056e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2150      	movs	r1, #80	@ 0x50
 8005162:	4618      	mov	r0, r3
 8005164:	f000 fb1f 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 8005168:	e02c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005176:	461a      	mov	r2, r3
 8005178:	f000 fae5 	bl	8005746 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2160      	movs	r1, #96	@ 0x60
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fb0f 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 8005188:	e01c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005196:	461a      	mov	r2, r3
 8005198:	f000 faa6 	bl	80056e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2140      	movs	r1, #64	@ 0x40
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 faff 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 80051a8:	e00c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4619      	mov	r1, r3
 80051b4:	4610      	mov	r0, r2
 80051b6:	f000 faf6 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 80051ba:	e003      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
      break;
 80051c0:	e000      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr

0800521a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800521a:	b480      	push	{r7}
 800521c:	b083      	sub	sp, #12
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005222:	bf00      	nop
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
	...

08005230 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a46      	ldr	r2, [pc, #280]	@ (800535c <TIM_Base_SetConfig+0x12c>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d013      	beq.n	8005270 <TIM_Base_SetConfig+0x40>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800524e:	d00f      	beq.n	8005270 <TIM_Base_SetConfig+0x40>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a43      	ldr	r2, [pc, #268]	@ (8005360 <TIM_Base_SetConfig+0x130>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d00b      	beq.n	8005270 <TIM_Base_SetConfig+0x40>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a42      	ldr	r2, [pc, #264]	@ (8005364 <TIM_Base_SetConfig+0x134>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d007      	beq.n	8005270 <TIM_Base_SetConfig+0x40>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a41      	ldr	r2, [pc, #260]	@ (8005368 <TIM_Base_SetConfig+0x138>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d003      	beq.n	8005270 <TIM_Base_SetConfig+0x40>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a40      	ldr	r2, [pc, #256]	@ (800536c <TIM_Base_SetConfig+0x13c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d108      	bne.n	8005282 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005276:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	4313      	orrs	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a35      	ldr	r2, [pc, #212]	@ (800535c <TIM_Base_SetConfig+0x12c>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d02b      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005290:	d027      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a32      	ldr	r2, [pc, #200]	@ (8005360 <TIM_Base_SetConfig+0x130>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d023      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a31      	ldr	r2, [pc, #196]	@ (8005364 <TIM_Base_SetConfig+0x134>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d01f      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a30      	ldr	r2, [pc, #192]	@ (8005368 <TIM_Base_SetConfig+0x138>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d01b      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a2f      	ldr	r2, [pc, #188]	@ (800536c <TIM_Base_SetConfig+0x13c>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d017      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a2e      	ldr	r2, [pc, #184]	@ (8005370 <TIM_Base_SetConfig+0x140>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d013      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a2d      	ldr	r2, [pc, #180]	@ (8005374 <TIM_Base_SetConfig+0x144>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d00f      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005378 <TIM_Base_SetConfig+0x148>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00b      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a2b      	ldr	r2, [pc, #172]	@ (800537c <TIM_Base_SetConfig+0x14c>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d007      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005380 <TIM_Base_SetConfig+0x150>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d003      	beq.n	80052e2 <TIM_Base_SetConfig+0xb2>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a29      	ldr	r2, [pc, #164]	@ (8005384 <TIM_Base_SetConfig+0x154>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d108      	bne.n	80052f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	4313      	orrs	r3, r2
 8005300:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a10      	ldr	r2, [pc, #64]	@ (800535c <TIM_Base_SetConfig+0x12c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d003      	beq.n	8005328 <TIM_Base_SetConfig+0xf8>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a12      	ldr	r2, [pc, #72]	@ (800536c <TIM_Base_SetConfig+0x13c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d103      	bne.n	8005330 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	691a      	ldr	r2, [r3, #16]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b01      	cmp	r3, #1
 8005340:	d105      	bne.n	800534e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f023 0201 	bic.w	r2, r3, #1
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	611a      	str	r2, [r3, #16]
  }
}
 800534e:	bf00      	nop
 8005350:	3714      	adds	r7, #20
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	40010000 	.word	0x40010000
 8005360:	40000400 	.word	0x40000400
 8005364:	40000800 	.word	0x40000800
 8005368:	40000c00 	.word	0x40000c00
 800536c:	40010400 	.word	0x40010400
 8005370:	40014000 	.word	0x40014000
 8005374:	40014400 	.word	0x40014400
 8005378:	40014800 	.word	0x40014800
 800537c:	40001800 	.word	0x40001800
 8005380:	40001c00 	.word	0x40001c00
 8005384:	40002000 	.word	0x40002000

08005388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005388:	b480      	push	{r7}
 800538a:	b087      	sub	sp, #28
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a1b      	ldr	r3, [r3, #32]
 800539c:	f023 0201 	bic.w	r2, r3, #1
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f023 0303 	bic.w	r3, r3, #3
 80053be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f023 0302 	bic.w	r3, r3, #2
 80053d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	4313      	orrs	r3, r2
 80053da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a20      	ldr	r2, [pc, #128]	@ (8005460 <TIM_OC1_SetConfig+0xd8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d003      	beq.n	80053ec <TIM_OC1_SetConfig+0x64>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005464 <TIM_OC1_SetConfig+0xdc>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d10c      	bne.n	8005406 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	f023 0308 	bic.w	r3, r3, #8
 80053f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f023 0304 	bic.w	r3, r3, #4
 8005404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a15      	ldr	r2, [pc, #84]	@ (8005460 <TIM_OC1_SetConfig+0xd8>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d003      	beq.n	8005416 <TIM_OC1_SetConfig+0x8e>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a14      	ldr	r2, [pc, #80]	@ (8005464 <TIM_OC1_SetConfig+0xdc>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d111      	bne.n	800543a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800541c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	4313      	orrs	r3, r2
 800542e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	4313      	orrs	r3, r2
 8005438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	621a      	str	r2, [r3, #32]
}
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	40010000 	.word	0x40010000
 8005464:	40010400 	.word	0x40010400

08005468 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	f023 0210 	bic.w	r2, r3, #16
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800549e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	021b      	lsls	r3, r3, #8
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f023 0320 	bic.w	r3, r3, #32
 80054b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a22      	ldr	r2, [pc, #136]	@ (800554c <TIM_OC2_SetConfig+0xe4>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d003      	beq.n	80054d0 <TIM_OC2_SetConfig+0x68>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a21      	ldr	r2, [pc, #132]	@ (8005550 <TIM_OC2_SetConfig+0xe8>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d10d      	bne.n	80054ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a17      	ldr	r2, [pc, #92]	@ (800554c <TIM_OC2_SetConfig+0xe4>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d003      	beq.n	80054fc <TIM_OC2_SetConfig+0x94>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a16      	ldr	r2, [pc, #88]	@ (8005550 <TIM_OC2_SetConfig+0xe8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d113      	bne.n	8005524 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800550a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	4313      	orrs	r3, r2
 8005516:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	699b      	ldr	r3, [r3, #24]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	4313      	orrs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	685a      	ldr	r2, [r3, #4]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	621a      	str	r2, [r3, #32]
}
 800553e:	bf00      	nop
 8005540:	371c      	adds	r7, #28
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	40010000 	.word	0x40010000
 8005550:	40010400 	.word	0x40010400

08005554 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0303 	bic.w	r3, r3, #3
 800558a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	4313      	orrs	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800559c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	021b      	lsls	r3, r3, #8
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a21      	ldr	r2, [pc, #132]	@ (8005634 <TIM_OC3_SetConfig+0xe0>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d003      	beq.n	80055ba <TIM_OC3_SetConfig+0x66>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a20      	ldr	r2, [pc, #128]	@ (8005638 <TIM_OC3_SetConfig+0xe4>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d10d      	bne.n	80055d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	021b      	lsls	r3, r3, #8
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a16      	ldr	r2, [pc, #88]	@ (8005634 <TIM_OC3_SetConfig+0xe0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d003      	beq.n	80055e6 <TIM_OC3_SetConfig+0x92>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a15      	ldr	r2, [pc, #84]	@ (8005638 <TIM_OC3_SetConfig+0xe4>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d113      	bne.n	800560e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	4313      	orrs	r3, r2
 8005600:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	4313      	orrs	r3, r2
 800560c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	621a      	str	r2, [r3, #32]
}
 8005628:	bf00      	nop
 800562a:	371c      	adds	r7, #28
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	40010000 	.word	0x40010000
 8005638:	40010400 	.word	0x40010400

0800563c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800563c:	b480      	push	{r7}
 800563e:	b087      	sub	sp, #28
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a1b      	ldr	r3, [r3, #32]
 800564a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a1b      	ldr	r3, [r3, #32]
 8005650:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800566a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005672:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	021b      	lsls	r3, r3, #8
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	4313      	orrs	r3, r2
 800567e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005686:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	031b      	lsls	r3, r3, #12
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	4313      	orrs	r3, r2
 8005692:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a12      	ldr	r2, [pc, #72]	@ (80056e0 <TIM_OC4_SetConfig+0xa4>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <TIM_OC4_SetConfig+0x68>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a11      	ldr	r2, [pc, #68]	@ (80056e4 <TIM_OC4_SetConfig+0xa8>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d109      	bne.n	80056b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	019b      	lsls	r3, r3, #6
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	621a      	str	r2, [r3, #32]
}
 80056d2:	bf00      	nop
 80056d4:	371c      	adds	r7, #28
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	40010000 	.word	0x40010000
 80056e4:	40010400 	.word	0x40010400

080056e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6a1b      	ldr	r3, [r3, #32]
 80056f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6a1b      	ldr	r3, [r3, #32]
 80056fe:	f023 0201 	bic.w	r2, r3, #1
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005712:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	011b      	lsls	r3, r3, #4
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	4313      	orrs	r3, r2
 800571c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	f023 030a 	bic.w	r3, r3, #10
 8005724:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	621a      	str	r2, [r3, #32]
}
 800573a:	bf00      	nop
 800573c:	371c      	adds	r7, #28
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005746:	b480      	push	{r7}
 8005748:	b087      	sub	sp, #28
 800574a:	af00      	add	r7, sp, #0
 800574c:	60f8      	str	r0, [r7, #12]
 800574e:	60b9      	str	r1, [r7, #8]
 8005750:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a1b      	ldr	r3, [r3, #32]
 800575c:	f023 0210 	bic.w	r2, r3, #16
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005770:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	031b      	lsls	r3, r3, #12
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4313      	orrs	r3, r2
 800577a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005782:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	621a      	str	r2, [r3, #32]
}
 800579a:	bf00      	nop
 800579c:	371c      	adds	r7, #28
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b085      	sub	sp, #20
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
 80057ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	f043 0307 	orr.w	r3, r3, #7
 80057c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	609a      	str	r2, [r3, #8]
}
 80057d0:	bf00      	nop
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
 80057e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	021a      	lsls	r2, r3, #8
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	431a      	orrs	r2, r3
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	4313      	orrs	r3, r2
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	609a      	str	r2, [r3, #8]
}
 8005810:	bf00      	nop
 8005812:	371c      	adds	r7, #28
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800581c:	b480      	push	{r7}
 800581e:	b087      	sub	sp, #28
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f003 031f 	and.w	r3, r3, #31
 800582e:	2201      	movs	r2, #1
 8005830:	fa02 f303 	lsl.w	r3, r2, r3
 8005834:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6a1a      	ldr	r2, [r3, #32]
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	43db      	mvns	r3, r3
 800583e:	401a      	ands	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6a1a      	ldr	r2, [r3, #32]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 031f 	and.w	r3, r3, #31
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	fa01 f303 	lsl.w	r3, r1, r3
 8005854:	431a      	orrs	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	bf00      	nop
 800585c:	371c      	adds	r7, #28
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
	...

08005868 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005878:	2b01      	cmp	r3, #1
 800587a:	d101      	bne.n	8005880 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800587c:	2302      	movs	r3, #2
 800587e:	e05a      	b.n	8005936 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a21      	ldr	r2, [pc, #132]	@ (8005944 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d022      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058cc:	d01d      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a1d      	ldr	r2, [pc, #116]	@ (8005948 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d018      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a1b      	ldr	r2, [pc, #108]	@ (800594c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d013      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a1a      	ldr	r2, [pc, #104]	@ (8005950 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d00e      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a18      	ldr	r2, [pc, #96]	@ (8005954 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d009      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a17      	ldr	r2, [pc, #92]	@ (8005958 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d004      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a15      	ldr	r2, [pc, #84]	@ (800595c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d10c      	bne.n	8005924 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005910:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	4313      	orrs	r3, r2
 800591a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	40010000 	.word	0x40010000
 8005948:	40000400 	.word	0x40000400
 800594c:	40000800 	.word	0x40000800
 8005950:	40000c00 	.word	0x40000c00
 8005954:	40010400 	.word	0x40010400
 8005958:	40014000 	.word	0x40014000
 800595c:	40001800 	.word	0x40001800

08005960 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800596a:	2300      	movs	r3, #0
 800596c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005974:	2b01      	cmp	r3, #1
 8005976:	d101      	bne.n	800597c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005978:	2302      	movs	r3, #2
 800597a:	e03d      	b.n	80059f8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	4313      	orrs	r3, r2
 8005990:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	4313      	orrs	r3, r2
 800599e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d101      	bne.n	8005a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e042      	b.n	8005ac4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7fd f87a 	bl	8002b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2224      	movs	r2, #36	@ 0x24
 8005a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 ff77 	bl	8006964 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	695a      	ldr	r2, [r3, #20]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68da      	ldr	r2, [r3, #12]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005aa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b08c      	sub	sp, #48	@ 0x30
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b20      	cmp	r3, #32
 8005ae4:	d156      	bne.n	8005b94 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d002      	beq.n	8005af2 <HAL_UART_Transmit_DMA+0x26>
 8005aec:	88fb      	ldrh	r3, [r7, #6]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e04f      	b.n	8005b96 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8005af6:	68ba      	ldr	r2, [r7, #8]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	88fa      	ldrh	r2, [r7, #6]
 8005b00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	88fa      	ldrh	r2, [r7, #6]
 8005b06:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2221      	movs	r2, #33	@ 0x21
 8005b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b1a:	4a21      	ldr	r2, [pc, #132]	@ (8005ba0 <HAL_UART_Transmit_DMA+0xd4>)
 8005b1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b22:	4a20      	ldr	r2, [pc, #128]	@ (8005ba4 <HAL_UART_Transmit_DMA+0xd8>)
 8005b24:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba8 <HAL_UART_Transmit_DMA+0xdc>)
 8005b2c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b32:	2200      	movs	r2, #0
 8005b34:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005b36:	f107 0308 	add.w	r3, r7, #8
 8005b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b42:	6819      	ldr	r1, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	3304      	adds	r3, #4
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	88fb      	ldrh	r3, [r7, #6]
 8005b4e:	f7fd fbd5 	bl	80032fc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b5a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3314      	adds	r3, #20
 8005b62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	e853 3f00 	ldrex	r3, [r3]
 8005b6a:	617b      	str	r3, [r7, #20]
   return(result);
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3314      	adds	r3, #20
 8005b7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	6a39      	ldr	r1, [r7, #32]
 8005b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b84:	e841 2300 	strex	r3, r2, [r1]
 8005b88:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1e5      	bne.n	8005b5c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	e000      	b.n	8005b96 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005b94:	2302      	movs	r3, #2
  }
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3730      	adds	r7, #48	@ 0x30
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	080061f1 	.word	0x080061f1
 8005ba4:	0800628b 	.word	0x0800628b
 8005ba8:	0800640f 	.word	0x0800640f

08005bac <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b08c      	sub	sp, #48	@ 0x30
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	2b20      	cmp	r3, #32
 8005bc4:	d14a      	bne.n	8005c5c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005bcc:	88fb      	ldrh	r3, [r7, #6]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e043      	b.n	8005c5e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005be2:	88fb      	ldrh	r3, [r7, #6]
 8005be4:	461a      	mov	r2, r3
 8005be6:	68b9      	ldr	r1, [r7, #8]
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 fc5b 	bl	80064a4 <UART_Start_Receive_DMA>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005bf4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d12c      	bne.n	8005c56 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d125      	bne.n	8005c50 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c04:	2300      	movs	r3, #0
 8005c06:	613b      	str	r3, [r7, #16]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	613b      	str	r3, [r7, #16]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	613b      	str	r3, [r7, #16]
 8005c18:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	330c      	adds	r3, #12
 8005c20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	e853 3f00 	ldrex	r3, [r3]
 8005c28:	617b      	str	r3, [r7, #20]
   return(result);
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f043 0310 	orr.w	r3, r3, #16
 8005c30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	330c      	adds	r3, #12
 8005c38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c3a:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3e:	6a39      	ldr	r1, [r7, #32]
 8005c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c42:	e841 2300 	strex	r3, r2, [r1]
 8005c46:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1e5      	bne.n	8005c1a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8005c4e:	e002      	b.n	8005c56 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005c56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c5a:	e000      	b.n	8005c5e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005c5c:	2302      	movs	r3, #2
  }
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3730      	adds	r7, #48	@ 0x30
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b0ba      	sub	sp, #232	@ 0xe8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005c94:	2300      	movs	r3, #0
 8005c96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c9e:	f003 030f 	and.w	r3, r3, #15
 8005ca2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005ca6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d10f      	bne.n	8005cce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cb2:	f003 0320 	and.w	r3, r3, #32
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d009      	beq.n	8005cce <HAL_UART_IRQHandler+0x66>
 8005cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cbe:	f003 0320 	and.w	r3, r3, #32
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 fd8d 	bl	80067e6 <UART_Receive_IT>
      return;
 8005ccc:	e25b      	b.n	8006186 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005cce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f000 80de 	beq.w	8005e94 <HAL_UART_IRQHandler+0x22c>
 8005cd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d106      	bne.n	8005cf2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ce8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f000 80d1 	beq.w	8005e94 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00b      	beq.n	8005d16 <HAL_UART_IRQHandler+0xae>
 8005cfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d005      	beq.n	8005d16 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d0e:	f043 0201 	orr.w	r2, r3, #1
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d1a:	f003 0304 	and.w	r3, r3, #4
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00b      	beq.n	8005d3a <HAL_UART_IRQHandler+0xd2>
 8005d22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d005      	beq.n	8005d3a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d32:	f043 0202 	orr.w	r2, r3, #2
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00b      	beq.n	8005d5e <HAL_UART_IRQHandler+0xf6>
 8005d46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d005      	beq.n	8005d5e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d56:	f043 0204 	orr.w	r2, r3, #4
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d011      	beq.n	8005d8e <HAL_UART_IRQHandler+0x126>
 8005d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d6e:	f003 0320 	and.w	r3, r3, #32
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d105      	bne.n	8005d82 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005d76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d005      	beq.n	8005d8e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d86:	f043 0208 	orr.w	r2, r3, #8
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f000 81f2 	beq.w	800617c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d9c:	f003 0320 	and.w	r3, r3, #32
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d008      	beq.n	8005db6 <HAL_UART_IRQHandler+0x14e>
 8005da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005da8:	f003 0320 	and.w	r3, r3, #32
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d002      	beq.n	8005db6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 fd18 	bl	80067e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	695b      	ldr	r3, [r3, #20]
 8005dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc0:	2b40      	cmp	r3, #64	@ 0x40
 8005dc2:	bf0c      	ite	eq
 8005dc4:	2301      	moveq	r3, #1
 8005dc6:	2300      	movne	r3, #0
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dd2:	f003 0308 	and.w	r3, r3, #8
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d103      	bne.n	8005de2 <HAL_UART_IRQHandler+0x17a>
 8005dda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d04f      	beq.n	8005e82 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 fc20 	bl	8006628 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005df2:	2b40      	cmp	r3, #64	@ 0x40
 8005df4:	d141      	bne.n	8005e7a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3314      	adds	r3, #20
 8005dfc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e04:	e853 3f00 	ldrex	r3, [r3]
 8005e08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005e0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	3314      	adds	r3, #20
 8005e1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005e22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005e26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005e2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005e32:	e841 2300 	strex	r3, r2, [r1]
 8005e36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005e3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1d9      	bne.n	8005df6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d013      	beq.n	8005e72 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e4e:	4a7e      	ldr	r2, [pc, #504]	@ (8006048 <HAL_UART_IRQHandler+0x3e0>)
 8005e50:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fd fb18 	bl	800348c <HAL_DMA_Abort_IT>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d016      	beq.n	8005e90 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005e6c:	4610      	mov	r0, r2
 8005e6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e70:	e00e      	b.n	8005e90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f9b2 	bl	80061dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e78:	e00a      	b.n	8005e90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 f9ae 	bl	80061dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e80:	e006      	b.n	8005e90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f9aa 	bl	80061dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005e8e:	e175      	b.n	800617c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e90:	bf00      	nop
    return;
 8005e92:	e173      	b.n	800617c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	f040 814f 	bne.w	800613c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ea2:	f003 0310 	and.w	r3, r3, #16
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f000 8148 	beq.w	800613c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eb0:	f003 0310 	and.w	r3, r3, #16
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f000 8141 	beq.w	800613c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60bb      	str	r3, [r7, #8]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	60bb      	str	r3, [r7, #8]
 8005ece:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eda:	2b40      	cmp	r3, #64	@ 0x40
 8005edc:	f040 80b6 	bne.w	800604c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005eec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f000 8145 	beq.w	8006180 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005efa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005efe:	429a      	cmp	r2, r3
 8005f00:	f080 813e 	bcs.w	8006180 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f0a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f16:	f000 8088 	beq.w	800602a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	330c      	adds	r3, #12
 8005f20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005f28:	e853 3f00 	ldrex	r3, [r3]
 8005f2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005f30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	330c      	adds	r3, #12
 8005f42:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005f46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005f52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005f5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1d9      	bne.n	8005f1a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	3314      	adds	r3, #20
 8005f6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f70:	e853 3f00 	ldrex	r3, [r3]
 8005f74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005f76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f78:	f023 0301 	bic.w	r3, r3, #1
 8005f7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	3314      	adds	r3, #20
 8005f86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005f8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005f92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005f96:	e841 2300 	strex	r3, r2, [r1]
 8005f9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005f9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1e1      	bne.n	8005f66 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3314      	adds	r3, #20
 8005fa8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005faa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fac:	e853 3f00 	ldrex	r3, [r3]
 8005fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005fb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	3314      	adds	r3, #20
 8005fc2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005fc6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005fc8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005fcc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005fce:	e841 2300 	strex	r3, r2, [r1]
 8005fd2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005fd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d1e3      	bne.n	8005fa2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	330c      	adds	r3, #12
 8005fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ff2:	e853 3f00 	ldrex	r3, [r3]
 8005ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ffa:	f023 0310 	bic.w	r3, r3, #16
 8005ffe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	330c      	adds	r3, #12
 8006008:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800600c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800600e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006010:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006012:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006014:	e841 2300 	strex	r3, r2, [r1]
 8006018:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800601a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1e3      	bne.n	8005fe8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006024:	4618      	mov	r0, r3
 8006026:	f7fd f9c1 	bl	80033ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2202      	movs	r2, #2
 800602e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006038:	b29b      	uxth	r3, r3
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	b29b      	uxth	r3, r3
 800603e:	4619      	mov	r1, r3
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f7fb f97f 	bl	8001344 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006046:	e09b      	b.n	8006180 <HAL_UART_IRQHandler+0x518>
 8006048:	080066ef 	.word	0x080066ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006054:	b29b      	uxth	r3, r3
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006060:	b29b      	uxth	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	f000 808e 	beq.w	8006184 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006068:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 8089 	beq.w	8006184 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	330c      	adds	r3, #12
 8006078:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006084:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006088:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	330c      	adds	r3, #12
 8006092:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006096:	647a      	str	r2, [r7, #68]	@ 0x44
 8006098:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800609c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80060a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e3      	bne.n	8006072 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	3314      	adds	r3, #20
 80060b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b4:	e853 3f00 	ldrex	r3, [r3]
 80060b8:	623b      	str	r3, [r7, #32]
   return(result);
 80060ba:	6a3b      	ldr	r3, [r7, #32]
 80060bc:	f023 0301 	bic.w	r3, r3, #1
 80060c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	3314      	adds	r3, #20
 80060ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80060ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80060d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060d6:	e841 2300 	strex	r3, r2, [r1]
 80060da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80060dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1e3      	bne.n	80060aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2220      	movs	r2, #32
 80060e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	330c      	adds	r3, #12
 80060f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	e853 3f00 	ldrex	r3, [r3]
 80060fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f023 0310 	bic.w	r3, r3, #16
 8006106:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	330c      	adds	r3, #12
 8006110:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006114:	61fa      	str	r2, [r7, #28]
 8006116:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006118:	69b9      	ldr	r1, [r7, #24]
 800611a:	69fa      	ldr	r2, [r7, #28]
 800611c:	e841 2300 	strex	r3, r2, [r1]
 8006120:	617b      	str	r3, [r7, #20]
   return(result);
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1e3      	bne.n	80060f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800612e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006132:	4619      	mov	r1, r3
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fb f905 	bl	8001344 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800613a:	e023      	b.n	8006184 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800613c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006144:	2b00      	cmp	r3, #0
 8006146:	d009      	beq.n	800615c <HAL_UART_IRQHandler+0x4f4>
 8006148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800614c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006150:	2b00      	cmp	r3, #0
 8006152:	d003      	beq.n	800615c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f000 fade 	bl	8006716 <UART_Transmit_IT>
    return;
 800615a:	e014      	b.n	8006186 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800615c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00e      	beq.n	8006186 <HAL_UART_IRQHandler+0x51e>
 8006168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800616c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006170:	2b00      	cmp	r3, #0
 8006172:	d008      	beq.n	8006186 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 fb1e 	bl	80067b6 <UART_EndTransmit_IT>
    return;
 800617a:	e004      	b.n	8006186 <HAL_UART_IRQHandler+0x51e>
    return;
 800617c:	bf00      	nop
 800617e:	e002      	b.n	8006186 <HAL_UART_IRQHandler+0x51e>
      return;
 8006180:	bf00      	nop
 8006182:	e000      	b.n	8006186 <HAL_UART_IRQHandler+0x51e>
      return;
 8006184:	bf00      	nop
  }
}
 8006186:	37e8      	adds	r7, #232	@ 0xe8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80061bc:	bf00      	nop
 80061be:	370c      	adds	r7, #12
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80061d0:	bf00      	nop
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b090      	sub	sp, #64	@ 0x40
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006208:	2b00      	cmp	r3, #0
 800620a:	d137      	bne.n	800627c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800620c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800620e:	2200      	movs	r2, #0
 8006210:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	3314      	adds	r3, #20
 8006218:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	e853 3f00 	ldrex	r3, [r3]
 8006220:	623b      	str	r3, [r7, #32]
   return(result);
 8006222:	6a3b      	ldr	r3, [r7, #32]
 8006224:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006228:	63bb      	str	r3, [r7, #56]	@ 0x38
 800622a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	3314      	adds	r3, #20
 8006230:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006232:	633a      	str	r2, [r7, #48]	@ 0x30
 8006234:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006236:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006238:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800623a:	e841 2300 	strex	r3, r2, [r1]
 800623e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1e5      	bne.n	8006212 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	330c      	adds	r3, #12
 800624c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	e853 3f00 	ldrex	r3, [r3]
 8006254:	60fb      	str	r3, [r7, #12]
   return(result);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800625c:	637b      	str	r3, [r7, #52]	@ 0x34
 800625e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	330c      	adds	r3, #12
 8006264:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006266:	61fa      	str	r2, [r7, #28]
 8006268:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626a:	69b9      	ldr	r1, [r7, #24]
 800626c:	69fa      	ldr	r2, [r7, #28]
 800626e:	e841 2300 	strex	r3, r2, [r1]
 8006272:	617b      	str	r3, [r7, #20]
   return(result);
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1e5      	bne.n	8006246 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800627a:	e002      	b.n	8006282 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800627c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800627e:	f7ff ff85 	bl	800618c <HAL_UART_TxCpltCallback>
}
 8006282:	bf00      	nop
 8006284:	3740      	adds	r7, #64	@ 0x40
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b084      	sub	sp, #16
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006296:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f7ff ff81 	bl	80061a0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800629e:	bf00      	nop
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b09c      	sub	sp, #112	@ 0x70
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d172      	bne.n	80063a8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80062c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062c4:	2200      	movs	r2, #0
 80062c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	330c      	adds	r3, #12
 80062ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062d2:	e853 3f00 	ldrex	r3, [r3]
 80062d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80062d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	330c      	adds	r3, #12
 80062e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80062e8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80062ea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80062ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062f0:	e841 2300 	strex	r3, r2, [r1]
 80062f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80062f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1e5      	bne.n	80062c8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	3314      	adds	r3, #20
 8006302:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006306:	e853 3f00 	ldrex	r3, [r3]
 800630a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800630c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800630e:	f023 0301 	bic.w	r3, r3, #1
 8006312:	667b      	str	r3, [r7, #100]	@ 0x64
 8006314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3314      	adds	r3, #20
 800631a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800631c:	647a      	str	r2, [r7, #68]	@ 0x44
 800631e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006320:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006322:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006324:	e841 2300 	strex	r3, r2, [r1]
 8006328:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800632a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1e5      	bne.n	80062fc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006330:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3314      	adds	r3, #20
 8006336:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633a:	e853 3f00 	ldrex	r3, [r3]
 800633e:	623b      	str	r3, [r7, #32]
   return(result);
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006346:	663b      	str	r3, [r7, #96]	@ 0x60
 8006348:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	3314      	adds	r3, #20
 800634e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006350:	633a      	str	r2, [r7, #48]	@ 0x30
 8006352:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006354:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006358:	e841 2300 	strex	r3, r2, [r1]
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800635e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006360:	2b00      	cmp	r3, #0
 8006362:	d1e5      	bne.n	8006330 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006366:	2220      	movs	r2, #32
 8006368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800636e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006370:	2b01      	cmp	r3, #1
 8006372:	d119      	bne.n	80063a8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006374:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	330c      	adds	r3, #12
 800637a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	e853 3f00 	ldrex	r3, [r3]
 8006382:	60fb      	str	r3, [r7, #12]
   return(result);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f023 0310 	bic.w	r3, r3, #16
 800638a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800638c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	330c      	adds	r3, #12
 8006392:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006394:	61fa      	str	r2, [r7, #28]
 8006396:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006398:	69b9      	ldr	r1, [r7, #24]
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	e841 2300 	strex	r3, r2, [r1]
 80063a0:	617b      	str	r3, [r7, #20]
   return(result);
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1e5      	bne.n	8006374 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063aa:	2200      	movs	r2, #0
 80063ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d106      	bne.n	80063c4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80063ba:	4619      	mov	r1, r3
 80063bc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80063be:	f7fa ffc1 	bl	8001344 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063c2:	e002      	b.n	80063ca <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80063c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80063c6:	f7ff fef5 	bl	80061b4 <HAL_UART_RxCpltCallback>
}
 80063ca:	bf00      	nop
 80063cc:	3770      	adds	r7, #112	@ 0x70
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b084      	sub	sp, #16
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063de:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2201      	movs	r2, #1
 80063e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d108      	bne.n	8006400 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80063f2:	085b      	lsrs	r3, r3, #1
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	4619      	mov	r1, r3
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f7fa ffa3 	bl	8001344 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063fe:	e002      	b.n	8006406 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f7ff fee1 	bl	80061c8 <HAL_UART_RxHalfCpltCallback>
}
 8006406:	bf00      	nop
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800640e:	b580      	push	{r7, lr}
 8006410:	b084      	sub	sp, #16
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006416:	2300      	movs	r3, #0
 8006418:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800641e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800642a:	2b80      	cmp	r3, #128	@ 0x80
 800642c:	bf0c      	ite	eq
 800642e:	2301      	moveq	r3, #1
 8006430:	2300      	movne	r3, #0
 8006432:	b2db      	uxtb	r3, r3
 8006434:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b21      	cmp	r3, #33	@ 0x21
 8006440:	d108      	bne.n	8006454 <UART_DMAError+0x46>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d005      	beq.n	8006454 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2200      	movs	r2, #0
 800644c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800644e:	68b8      	ldr	r0, [r7, #8]
 8006450:	f000 f8c2 	bl	80065d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800645e:	2b40      	cmp	r3, #64	@ 0x40
 8006460:	bf0c      	ite	eq
 8006462:	2301      	moveq	r3, #1
 8006464:	2300      	movne	r3, #0
 8006466:	b2db      	uxtb	r3, r3
 8006468:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006470:	b2db      	uxtb	r3, r3
 8006472:	2b22      	cmp	r3, #34	@ 0x22
 8006474:	d108      	bne.n	8006488 <UART_DMAError+0x7a>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d005      	beq.n	8006488 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	2200      	movs	r2, #0
 8006480:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006482:	68b8      	ldr	r0, [r7, #8]
 8006484:	f000 f8d0 	bl	8006628 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800648c:	f043 0210 	orr.w	r2, r3, #16
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006494:	68b8      	ldr	r0, [r7, #8]
 8006496:	f7ff fea1 	bl	80061dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800649a:	bf00      	nop
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
	...

080064a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b098      	sub	sp, #96	@ 0x60
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	4613      	mov	r3, r2
 80064b0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80064b2:	68ba      	ldr	r2, [r7, #8]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	88fa      	ldrh	r2, [r7, #6]
 80064bc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2200      	movs	r2, #0
 80064c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2222      	movs	r2, #34	@ 0x22
 80064c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d0:	4a3e      	ldr	r2, [pc, #248]	@ (80065cc <UART_Start_Receive_DMA+0x128>)
 80064d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d8:	4a3d      	ldr	r2, [pc, #244]	@ (80065d0 <UART_Start_Receive_DMA+0x12c>)
 80064da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064e0:	4a3c      	ldr	r2, [pc, #240]	@ (80065d4 <UART_Start_Receive_DMA+0x130>)
 80064e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064e8:	2200      	movs	r2, #0
 80064ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80064ec:	f107 0308 	add.w	r3, r7, #8
 80064f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	3304      	adds	r3, #4
 80064fc:	4619      	mov	r1, r3
 80064fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	88fb      	ldrh	r3, [r7, #6]
 8006504:	f7fc fefa 	bl	80032fc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006508:	2300      	movs	r3, #0
 800650a:	613b      	str	r3, [r7, #16]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	613b      	str	r3, [r7, #16]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	613b      	str	r3, [r7, #16]
 800651c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d019      	beq.n	800655a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	330c      	adds	r3, #12
 800652c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006530:	e853 3f00 	ldrex	r3, [r3]
 8006534:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800653c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	330c      	adds	r3, #12
 8006544:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006546:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006548:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800654c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800654e:	e841 2300 	strex	r3, r2, [r1]
 8006552:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006556:	2b00      	cmp	r3, #0
 8006558:	d1e5      	bne.n	8006526 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	3314      	adds	r3, #20
 8006560:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006564:	e853 3f00 	ldrex	r3, [r3]
 8006568:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800656a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656c:	f043 0301 	orr.w	r3, r3, #1
 8006570:	657b      	str	r3, [r7, #84]	@ 0x54
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3314      	adds	r3, #20
 8006578:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800657a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800657c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006580:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1e5      	bne.n	800655a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	3314      	adds	r3, #20
 8006594:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	e853 3f00 	ldrex	r3, [r3]
 800659c:	617b      	str	r3, [r7, #20]
   return(result);
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3314      	adds	r3, #20
 80065ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80065ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80065b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b2:	6a39      	ldr	r1, [r7, #32]
 80065b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065b6:	e841 2300 	strex	r3, r2, [r1]
 80065ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1e5      	bne.n	800658e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3760      	adds	r7, #96	@ 0x60
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	080062a7 	.word	0x080062a7
 80065d0:	080063d3 	.word	0x080063d3
 80065d4:	0800640f 	.word	0x0800640f

080065d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80065d8:	b480      	push	{r7}
 80065da:	b089      	sub	sp, #36	@ 0x24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	330c      	adds	r3, #12
 80065e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	e853 3f00 	ldrex	r3, [r3]
 80065ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80065f6:	61fb      	str	r3, [r7, #28]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	330c      	adds	r3, #12
 80065fe:	69fa      	ldr	r2, [r7, #28]
 8006600:	61ba      	str	r2, [r7, #24]
 8006602:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006604:	6979      	ldr	r1, [r7, #20]
 8006606:	69ba      	ldr	r2, [r7, #24]
 8006608:	e841 2300 	strex	r3, r2, [r1]
 800660c:	613b      	str	r3, [r7, #16]
   return(result);
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d1e5      	bne.n	80065e0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800661c:	bf00      	nop
 800661e:	3724      	adds	r7, #36	@ 0x24
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006628:	b480      	push	{r7}
 800662a:	b095      	sub	sp, #84	@ 0x54
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	330c      	adds	r3, #12
 8006636:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663a:	e853 3f00 	ldrex	r3, [r3]
 800663e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006642:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006646:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	330c      	adds	r3, #12
 800664e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006650:	643a      	str	r2, [r7, #64]	@ 0x40
 8006652:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006654:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006656:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006658:	e841 2300 	strex	r3, r2, [r1]
 800665c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800665e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1e5      	bne.n	8006630 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	3314      	adds	r3, #20
 800666a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	e853 3f00 	ldrex	r3, [r3]
 8006672:	61fb      	str	r3, [r7, #28]
   return(result);
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	f023 0301 	bic.w	r3, r3, #1
 800667a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	3314      	adds	r3, #20
 8006682:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006684:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006686:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800668a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e5      	bne.n	8006664 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800669c:	2b01      	cmp	r3, #1
 800669e:	d119      	bne.n	80066d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	330c      	adds	r3, #12
 80066a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	e853 3f00 	ldrex	r3, [r3]
 80066ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	f023 0310 	bic.w	r3, r3, #16
 80066b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	330c      	adds	r3, #12
 80066be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066c0:	61ba      	str	r2, [r7, #24]
 80066c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c4:	6979      	ldr	r1, [r7, #20]
 80066c6:	69ba      	ldr	r2, [r7, #24]
 80066c8:	e841 2300 	strex	r3, r2, [r1]
 80066cc:	613b      	str	r3, [r7, #16]
   return(result);
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1e5      	bne.n	80066a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2220      	movs	r2, #32
 80066d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80066e2:	bf00      	nop
 80066e4:	3754      	adds	r7, #84	@ 0x54
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b084      	sub	sp, #16
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f7ff fd67 	bl	80061dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800670e:	bf00      	nop
 8006710:	3710      	adds	r7, #16
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}

08006716 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006716:	b480      	push	{r7}
 8006718:	b085      	sub	sp, #20
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b21      	cmp	r3, #33	@ 0x21
 8006728:	d13e      	bne.n	80067a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006732:	d114      	bne.n	800675e <UART_Transmit_IT+0x48>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d110      	bne.n	800675e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	881b      	ldrh	r3, [r3, #0]
 8006746:	461a      	mov	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006750:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a1b      	ldr	r3, [r3, #32]
 8006756:	1c9a      	adds	r2, r3, #2
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	621a      	str	r2, [r3, #32]
 800675c:	e008      	b.n	8006770 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a1b      	ldr	r3, [r3, #32]
 8006762:	1c59      	adds	r1, r3, #1
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	6211      	str	r1, [r2, #32]
 8006768:	781a      	ldrb	r2, [r3, #0]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006774:	b29b      	uxth	r3, r3
 8006776:	3b01      	subs	r3, #1
 8006778:	b29b      	uxth	r3, r3
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	4619      	mov	r1, r3
 800677e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10f      	bne.n	80067a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68da      	ldr	r2, [r3, #12]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006792:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80067a4:	2300      	movs	r3, #0
 80067a6:	e000      	b.n	80067aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80067a8:	2302      	movs	r3, #2
  }
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3714      	adds	r7, #20
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr

080067b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b082      	sub	sp, #8
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68da      	ldr	r2, [r3, #12]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2220      	movs	r2, #32
 80067d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7ff fcd8 	bl	800618c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3708      	adds	r7, #8
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}

080067e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b08c      	sub	sp, #48	@ 0x30
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b22      	cmp	r3, #34	@ 0x22
 80067f8:	f040 80ae 	bne.w	8006958 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006804:	d117      	bne.n	8006836 <UART_Receive_IT+0x50>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d113      	bne.n	8006836 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800680e:	2300      	movs	r3, #0
 8006810:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006816:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	b29b      	uxth	r3, r3
 8006820:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006824:	b29a      	uxth	r2, r3
 8006826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006828:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682e:	1c9a      	adds	r2, r3, #2
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	629a      	str	r2, [r3, #40]	@ 0x28
 8006834:	e026      	b.n	8006884 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800683a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800683c:	2300      	movs	r3, #0
 800683e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006848:	d007      	beq.n	800685a <UART_Receive_IT+0x74>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10a      	bne.n	8006868 <UART_Receive_IT+0x82>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d106      	bne.n	8006868 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	b2da      	uxtb	r2, r3
 8006862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006864:	701a      	strb	r2, [r3, #0]
 8006866:	e008      	b.n	800687a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	b2db      	uxtb	r3, r3
 8006870:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006874:	b2da      	uxtb	r2, r3
 8006876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006878:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687e:	1c5a      	adds	r2, r3, #1
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006888:	b29b      	uxth	r3, r3
 800688a:	3b01      	subs	r3, #1
 800688c:	b29b      	uxth	r3, r3
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	4619      	mov	r1, r3
 8006892:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006894:	2b00      	cmp	r3, #0
 8006896:	d15d      	bne.n	8006954 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68da      	ldr	r2, [r3, #12]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f022 0220 	bic.w	r2, r2, #32
 80068a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68da      	ldr	r2, [r3, #12]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	695a      	ldr	r2, [r3, #20]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0201 	bic.w	r2, r2, #1
 80068c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2220      	movs	r2, #32
 80068cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d135      	bne.n	800694a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	330c      	adds	r3, #12
 80068ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	e853 3f00 	ldrex	r3, [r3]
 80068f2:	613b      	str	r3, [r7, #16]
   return(result);
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	f023 0310 	bic.w	r3, r3, #16
 80068fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	330c      	adds	r3, #12
 8006902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006904:	623a      	str	r2, [r7, #32]
 8006906:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006908:	69f9      	ldr	r1, [r7, #28]
 800690a:	6a3a      	ldr	r2, [r7, #32]
 800690c:	e841 2300 	strex	r3, r2, [r1]
 8006910:	61bb      	str	r3, [r7, #24]
   return(result);
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1e5      	bne.n	80068e4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0310 	and.w	r3, r3, #16
 8006922:	2b10      	cmp	r3, #16
 8006924:	d10a      	bne.n	800693c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006926:	2300      	movs	r3, #0
 8006928:	60fb      	str	r3, [r7, #12]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	60fb      	str	r3, [r7, #12]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	60fb      	str	r3, [r7, #12]
 800693a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006940:	4619      	mov	r1, r3
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7fa fcfe 	bl	8001344 <HAL_UARTEx_RxEventCallback>
 8006948:	e002      	b.n	8006950 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f7ff fc32 	bl	80061b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006950:	2300      	movs	r3, #0
 8006952:	e002      	b.n	800695a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006954:	2300      	movs	r3, #0
 8006956:	e000      	b.n	800695a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006958:	2302      	movs	r3, #2
  }
}
 800695a:	4618      	mov	r0, r3
 800695c:	3730      	adds	r7, #48	@ 0x30
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
	...

08006964 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006964:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006968:	b0c0      	sub	sp, #256	@ 0x100
 800696a:	af00      	add	r7, sp, #0
 800696c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800697c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006980:	68d9      	ldr	r1, [r3, #12]
 8006982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	ea40 0301 	orr.w	r3, r0, r1
 800698c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800698e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006992:	689a      	ldr	r2, [r3, #8]
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	431a      	orrs	r2, r3
 800699c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	431a      	orrs	r2, r3
 80069a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80069b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80069bc:	f021 010c 	bic.w	r1, r1, #12
 80069c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80069ca:	430b      	orrs	r3, r1
 80069cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80069da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069de:	6999      	ldr	r1, [r3, #24]
 80069e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	ea40 0301 	orr.w	r3, r0, r1
 80069ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	4b8f      	ldr	r3, [pc, #572]	@ (8006c30 <UART_SetConfig+0x2cc>)
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d005      	beq.n	8006a04 <UART_SetConfig+0xa0>
 80069f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	4b8d      	ldr	r3, [pc, #564]	@ (8006c34 <UART_SetConfig+0x2d0>)
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d104      	bne.n	8006a0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a04:	f7fd fde0 	bl	80045c8 <HAL_RCC_GetPCLK2Freq>
 8006a08:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006a0c:	e003      	b.n	8006a16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a0e:	f7fd fdc7 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 8006a12:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a1a:	69db      	ldr	r3, [r3, #28]
 8006a1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a20:	f040 810c 	bne.w	8006c3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006a2e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006a32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006a36:	4622      	mov	r2, r4
 8006a38:	462b      	mov	r3, r5
 8006a3a:	1891      	adds	r1, r2, r2
 8006a3c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006a3e:	415b      	adcs	r3, r3
 8006a40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006a46:	4621      	mov	r1, r4
 8006a48:	eb12 0801 	adds.w	r8, r2, r1
 8006a4c:	4629      	mov	r1, r5
 8006a4e:	eb43 0901 	adc.w	r9, r3, r1
 8006a52:	f04f 0200 	mov.w	r2, #0
 8006a56:	f04f 0300 	mov.w	r3, #0
 8006a5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a66:	4690      	mov	r8, r2
 8006a68:	4699      	mov	r9, r3
 8006a6a:	4623      	mov	r3, r4
 8006a6c:	eb18 0303 	adds.w	r3, r8, r3
 8006a70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a74:	462b      	mov	r3, r5
 8006a76:	eb49 0303 	adc.w	r3, r9, r3
 8006a7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a8a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006a8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a92:	460b      	mov	r3, r1
 8006a94:	18db      	adds	r3, r3, r3
 8006a96:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a98:	4613      	mov	r3, r2
 8006a9a:	eb42 0303 	adc.w	r3, r2, r3
 8006a9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006aa0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006aa4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006aa8:	f7fa f81a 	bl	8000ae0 <__aeabi_uldivmod>
 8006aac:	4602      	mov	r2, r0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	4b61      	ldr	r3, [pc, #388]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8006ab6:	095b      	lsrs	r3, r3, #5
 8006ab8:	011c      	lsls	r4, r3, #4
 8006aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ac4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006ac8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006acc:	4642      	mov	r2, r8
 8006ace:	464b      	mov	r3, r9
 8006ad0:	1891      	adds	r1, r2, r2
 8006ad2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006ad4:	415b      	adcs	r3, r3
 8006ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ad8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006adc:	4641      	mov	r1, r8
 8006ade:	eb12 0a01 	adds.w	sl, r2, r1
 8006ae2:	4649      	mov	r1, r9
 8006ae4:	eb43 0b01 	adc.w	fp, r3, r1
 8006ae8:	f04f 0200 	mov.w	r2, #0
 8006aec:	f04f 0300 	mov.w	r3, #0
 8006af0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006af4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006af8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006afc:	4692      	mov	sl, r2
 8006afe:	469b      	mov	fp, r3
 8006b00:	4643      	mov	r3, r8
 8006b02:	eb1a 0303 	adds.w	r3, sl, r3
 8006b06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b0a:	464b      	mov	r3, r9
 8006b0c:	eb4b 0303 	adc.w	r3, fp, r3
 8006b10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006b24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006b28:	460b      	mov	r3, r1
 8006b2a:	18db      	adds	r3, r3, r3
 8006b2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b2e:	4613      	mov	r3, r2
 8006b30:	eb42 0303 	adc.w	r3, r2, r3
 8006b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006b3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006b3e:	f7f9 ffcf 	bl	8000ae0 <__aeabi_uldivmod>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4611      	mov	r1, r2
 8006b48:	4b3b      	ldr	r3, [pc, #236]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006b4a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b4e:	095b      	lsrs	r3, r3, #5
 8006b50:	2264      	movs	r2, #100	@ 0x64
 8006b52:	fb02 f303 	mul.w	r3, r2, r3
 8006b56:	1acb      	subs	r3, r1, r3
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006b5e:	4b36      	ldr	r3, [pc, #216]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006b60:	fba3 2302 	umull	r2, r3, r3, r2
 8006b64:	095b      	lsrs	r3, r3, #5
 8006b66:	005b      	lsls	r3, r3, #1
 8006b68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006b6c:	441c      	add	r4, r3
 8006b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006b7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006b80:	4642      	mov	r2, r8
 8006b82:	464b      	mov	r3, r9
 8006b84:	1891      	adds	r1, r2, r2
 8006b86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006b88:	415b      	adcs	r3, r3
 8006b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b90:	4641      	mov	r1, r8
 8006b92:	1851      	adds	r1, r2, r1
 8006b94:	6339      	str	r1, [r7, #48]	@ 0x30
 8006b96:	4649      	mov	r1, r9
 8006b98:	414b      	adcs	r3, r1
 8006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b9c:	f04f 0200 	mov.w	r2, #0
 8006ba0:	f04f 0300 	mov.w	r3, #0
 8006ba4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ba8:	4659      	mov	r1, fp
 8006baa:	00cb      	lsls	r3, r1, #3
 8006bac:	4651      	mov	r1, sl
 8006bae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bb2:	4651      	mov	r1, sl
 8006bb4:	00ca      	lsls	r2, r1, #3
 8006bb6:	4610      	mov	r0, r2
 8006bb8:	4619      	mov	r1, r3
 8006bba:	4603      	mov	r3, r0
 8006bbc:	4642      	mov	r2, r8
 8006bbe:	189b      	adds	r3, r3, r2
 8006bc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006bc4:	464b      	mov	r3, r9
 8006bc6:	460a      	mov	r2, r1
 8006bc8:	eb42 0303 	adc.w	r3, r2, r3
 8006bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006bdc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006be0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006be4:	460b      	mov	r3, r1
 8006be6:	18db      	adds	r3, r3, r3
 8006be8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bea:	4613      	mov	r3, r2
 8006bec:	eb42 0303 	adc.w	r3, r2, r3
 8006bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006bf6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006bfa:	f7f9 ff71 	bl	8000ae0 <__aeabi_uldivmod>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	460b      	mov	r3, r1
 8006c02:	4b0d      	ldr	r3, [pc, #52]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006c04:	fba3 1302 	umull	r1, r3, r3, r2
 8006c08:	095b      	lsrs	r3, r3, #5
 8006c0a:	2164      	movs	r1, #100	@ 0x64
 8006c0c:	fb01 f303 	mul.w	r3, r1, r3
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	3332      	adds	r3, #50	@ 0x32
 8006c16:	4a08      	ldr	r2, [pc, #32]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006c18:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	f003 0207 	and.w	r2, r3, #7
 8006c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4422      	add	r2, r4
 8006c2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c2c:	e106      	b.n	8006e3c <UART_SetConfig+0x4d8>
 8006c2e:	bf00      	nop
 8006c30:	40011000 	.word	0x40011000
 8006c34:	40011400 	.word	0x40011400
 8006c38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c40:	2200      	movs	r2, #0
 8006c42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006c46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006c4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006c4e:	4642      	mov	r2, r8
 8006c50:	464b      	mov	r3, r9
 8006c52:	1891      	adds	r1, r2, r2
 8006c54:	6239      	str	r1, [r7, #32]
 8006c56:	415b      	adcs	r3, r3
 8006c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c5e:	4641      	mov	r1, r8
 8006c60:	1854      	adds	r4, r2, r1
 8006c62:	4649      	mov	r1, r9
 8006c64:	eb43 0501 	adc.w	r5, r3, r1
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	00eb      	lsls	r3, r5, #3
 8006c72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c76:	00e2      	lsls	r2, r4, #3
 8006c78:	4614      	mov	r4, r2
 8006c7a:	461d      	mov	r5, r3
 8006c7c:	4643      	mov	r3, r8
 8006c7e:	18e3      	adds	r3, r4, r3
 8006c80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c84:	464b      	mov	r3, r9
 8006c86:	eb45 0303 	adc.w	r3, r5, r3
 8006c8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	f04f 0300 	mov.w	r3, #0
 8006ca6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006caa:	4629      	mov	r1, r5
 8006cac:	008b      	lsls	r3, r1, #2
 8006cae:	4621      	mov	r1, r4
 8006cb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	008a      	lsls	r2, r1, #2
 8006cb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006cbc:	f7f9 ff10 	bl	8000ae0 <__aeabi_uldivmod>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	4b60      	ldr	r3, [pc, #384]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006cc6:	fba3 2302 	umull	r2, r3, r3, r2
 8006cca:	095b      	lsrs	r3, r3, #5
 8006ccc:	011c      	lsls	r4, r3, #4
 8006cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006cd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006cdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ce0:	4642      	mov	r2, r8
 8006ce2:	464b      	mov	r3, r9
 8006ce4:	1891      	adds	r1, r2, r2
 8006ce6:	61b9      	str	r1, [r7, #24]
 8006ce8:	415b      	adcs	r3, r3
 8006cea:	61fb      	str	r3, [r7, #28]
 8006cec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	1851      	adds	r1, r2, r1
 8006cf4:	6139      	str	r1, [r7, #16]
 8006cf6:	4649      	mov	r1, r9
 8006cf8:	414b      	adcs	r3, r1
 8006cfa:	617b      	str	r3, [r7, #20]
 8006cfc:	f04f 0200 	mov.w	r2, #0
 8006d00:	f04f 0300 	mov.w	r3, #0
 8006d04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d08:	4659      	mov	r1, fp
 8006d0a:	00cb      	lsls	r3, r1, #3
 8006d0c:	4651      	mov	r1, sl
 8006d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d12:	4651      	mov	r1, sl
 8006d14:	00ca      	lsls	r2, r1, #3
 8006d16:	4610      	mov	r0, r2
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	4642      	mov	r2, r8
 8006d1e:	189b      	adds	r3, r3, r2
 8006d20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d24:	464b      	mov	r3, r9
 8006d26:	460a      	mov	r2, r1
 8006d28:	eb42 0303 	adc.w	r3, r2, r3
 8006d2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006d3c:	f04f 0200 	mov.w	r2, #0
 8006d40:	f04f 0300 	mov.w	r3, #0
 8006d44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006d48:	4649      	mov	r1, r9
 8006d4a:	008b      	lsls	r3, r1, #2
 8006d4c:	4641      	mov	r1, r8
 8006d4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d52:	4641      	mov	r1, r8
 8006d54:	008a      	lsls	r2, r1, #2
 8006d56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006d5a:	f7f9 fec1 	bl	8000ae0 <__aeabi_uldivmod>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	460b      	mov	r3, r1
 8006d62:	4611      	mov	r1, r2
 8006d64:	4b38      	ldr	r3, [pc, #224]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006d66:	fba3 2301 	umull	r2, r3, r3, r1
 8006d6a:	095b      	lsrs	r3, r3, #5
 8006d6c:	2264      	movs	r2, #100	@ 0x64
 8006d6e:	fb02 f303 	mul.w	r3, r2, r3
 8006d72:	1acb      	subs	r3, r1, r3
 8006d74:	011b      	lsls	r3, r3, #4
 8006d76:	3332      	adds	r3, #50	@ 0x32
 8006d78:	4a33      	ldr	r2, [pc, #204]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7e:	095b      	lsrs	r3, r3, #5
 8006d80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d84:	441c      	add	r4, r3
 8006d86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006d90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006d94:	4642      	mov	r2, r8
 8006d96:	464b      	mov	r3, r9
 8006d98:	1891      	adds	r1, r2, r2
 8006d9a:	60b9      	str	r1, [r7, #8]
 8006d9c:	415b      	adcs	r3, r3
 8006d9e:	60fb      	str	r3, [r7, #12]
 8006da0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006da4:	4641      	mov	r1, r8
 8006da6:	1851      	adds	r1, r2, r1
 8006da8:	6039      	str	r1, [r7, #0]
 8006daa:	4649      	mov	r1, r9
 8006dac:	414b      	adcs	r3, r1
 8006dae:	607b      	str	r3, [r7, #4]
 8006db0:	f04f 0200 	mov.w	r2, #0
 8006db4:	f04f 0300 	mov.w	r3, #0
 8006db8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006dbc:	4659      	mov	r1, fp
 8006dbe:	00cb      	lsls	r3, r1, #3
 8006dc0:	4651      	mov	r1, sl
 8006dc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dc6:	4651      	mov	r1, sl
 8006dc8:	00ca      	lsls	r2, r1, #3
 8006dca:	4610      	mov	r0, r2
 8006dcc:	4619      	mov	r1, r3
 8006dce:	4603      	mov	r3, r0
 8006dd0:	4642      	mov	r2, r8
 8006dd2:	189b      	adds	r3, r3, r2
 8006dd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dd6:	464b      	mov	r3, r9
 8006dd8:	460a      	mov	r2, r1
 8006dda:	eb42 0303 	adc.w	r3, r2, r3
 8006dde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dea:	667a      	str	r2, [r7, #100]	@ 0x64
 8006dec:	f04f 0200 	mov.w	r2, #0
 8006df0:	f04f 0300 	mov.w	r3, #0
 8006df4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006df8:	4649      	mov	r1, r9
 8006dfa:	008b      	lsls	r3, r1, #2
 8006dfc:	4641      	mov	r1, r8
 8006dfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e02:	4641      	mov	r1, r8
 8006e04:	008a      	lsls	r2, r1, #2
 8006e06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006e0a:	f7f9 fe69 	bl	8000ae0 <__aeabi_uldivmod>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	460b      	mov	r3, r1
 8006e12:	4b0d      	ldr	r3, [pc, #52]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006e14:	fba3 1302 	umull	r1, r3, r3, r2
 8006e18:	095b      	lsrs	r3, r3, #5
 8006e1a:	2164      	movs	r1, #100	@ 0x64
 8006e1c:	fb01 f303 	mul.w	r3, r1, r3
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	011b      	lsls	r3, r3, #4
 8006e24:	3332      	adds	r3, #50	@ 0x32
 8006e26:	4a08      	ldr	r2, [pc, #32]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006e28:	fba2 2303 	umull	r2, r3, r2, r3
 8006e2c:	095b      	lsrs	r3, r3, #5
 8006e2e:	f003 020f 	and.w	r2, r3, #15
 8006e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4422      	add	r2, r4
 8006e3a:	609a      	str	r2, [r3, #8]
}
 8006e3c:	bf00      	nop
 8006e3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006e42:	46bd      	mov	sp, r7
 8006e44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e48:	51eb851f 	.word	0x51eb851f

08006e4c <fmod>:
 8006e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4e:	ed2d 8b02 	vpush	{d8}
 8006e52:	ec57 6b10 	vmov	r6, r7, d0
 8006e56:	ec55 4b11 	vmov	r4, r5, d1
 8006e5a:	f000 f8a1 	bl	8006fa0 <__ieee754_fmod>
 8006e5e:	4622      	mov	r2, r4
 8006e60:	462b      	mov	r3, r5
 8006e62:	4630      	mov	r0, r6
 8006e64:	4639      	mov	r1, r7
 8006e66:	eeb0 8a40 	vmov.f32	s16, s0
 8006e6a:	eef0 8a60 	vmov.f32	s17, s1
 8006e6e:	f7f9 fe01 	bl	8000a74 <__aeabi_dcmpun>
 8006e72:	b990      	cbnz	r0, 8006e9a <fmod+0x4e>
 8006e74:	2200      	movs	r2, #0
 8006e76:	2300      	movs	r3, #0
 8006e78:	4620      	mov	r0, r4
 8006e7a:	4629      	mov	r1, r5
 8006e7c:	f7f9 fdc8 	bl	8000a10 <__aeabi_dcmpeq>
 8006e80:	b158      	cbz	r0, 8006e9a <fmod+0x4e>
 8006e82:	f000 f99f 	bl	80071c4 <__errno>
 8006e86:	2321      	movs	r3, #33	@ 0x21
 8006e88:	6003      	str	r3, [r0, #0]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	4610      	mov	r0, r2
 8006e90:	4619      	mov	r1, r3
 8006e92:	f7f9 fc7f 	bl	8000794 <__aeabi_ddiv>
 8006e96:	ec41 0b18 	vmov	d8, r0, r1
 8006e9a:	eeb0 0a48 	vmov.f32	s0, s16
 8006e9e:	eef0 0a68 	vmov.f32	s1, s17
 8006ea2:	ecbd 8b02 	vpop	{d8}
 8006ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006ea8 <floor>:
 8006ea8:	ec51 0b10 	vmov	r0, r1, d0
 8006eac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8006eb8:	2e13      	cmp	r6, #19
 8006eba:	460c      	mov	r4, r1
 8006ebc:	4605      	mov	r5, r0
 8006ebe:	4680      	mov	r8, r0
 8006ec0:	dc34      	bgt.n	8006f2c <floor+0x84>
 8006ec2:	2e00      	cmp	r6, #0
 8006ec4:	da17      	bge.n	8006ef6 <floor+0x4e>
 8006ec6:	a332      	add	r3, pc, #200	@ (adr r3, 8006f90 <floor+0xe8>)
 8006ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ecc:	f7f9 f982 	bl	80001d4 <__adddf3>
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	f7f9 fdc4 	bl	8000a60 <__aeabi_dcmpgt>
 8006ed8:	b150      	cbz	r0, 8006ef0 <floor+0x48>
 8006eda:	2c00      	cmp	r4, #0
 8006edc:	da55      	bge.n	8006f8a <floor+0xe2>
 8006ede:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8006ee2:	432c      	orrs	r4, r5
 8006ee4:	2500      	movs	r5, #0
 8006ee6:	42ac      	cmp	r4, r5
 8006ee8:	4c2b      	ldr	r4, [pc, #172]	@ (8006f98 <floor+0xf0>)
 8006eea:	bf08      	it	eq
 8006eec:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8006ef0:	4621      	mov	r1, r4
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	e023      	b.n	8006f3e <floor+0x96>
 8006ef6:	4f29      	ldr	r7, [pc, #164]	@ (8006f9c <floor+0xf4>)
 8006ef8:	4137      	asrs	r7, r6
 8006efa:	ea01 0307 	and.w	r3, r1, r7
 8006efe:	4303      	orrs	r3, r0
 8006f00:	d01d      	beq.n	8006f3e <floor+0x96>
 8006f02:	a323      	add	r3, pc, #140	@ (adr r3, 8006f90 <floor+0xe8>)
 8006f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f08:	f7f9 f964 	bl	80001d4 <__adddf3>
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	2300      	movs	r3, #0
 8006f10:	f7f9 fda6 	bl	8000a60 <__aeabi_dcmpgt>
 8006f14:	2800      	cmp	r0, #0
 8006f16:	d0eb      	beq.n	8006ef0 <floor+0x48>
 8006f18:	2c00      	cmp	r4, #0
 8006f1a:	bfbe      	ittt	lt
 8006f1c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8006f20:	4133      	asrlt	r3, r6
 8006f22:	18e4      	addlt	r4, r4, r3
 8006f24:	ea24 0407 	bic.w	r4, r4, r7
 8006f28:	2500      	movs	r5, #0
 8006f2a:	e7e1      	b.n	8006ef0 <floor+0x48>
 8006f2c:	2e33      	cmp	r6, #51	@ 0x33
 8006f2e:	dd0a      	ble.n	8006f46 <floor+0x9e>
 8006f30:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8006f34:	d103      	bne.n	8006f3e <floor+0x96>
 8006f36:	4602      	mov	r2, r0
 8006f38:	460b      	mov	r3, r1
 8006f3a:	f7f9 f94b 	bl	80001d4 <__adddf3>
 8006f3e:	ec41 0b10 	vmov	d0, r0, r1
 8006f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f46:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8006f4a:	f04f 37ff 	mov.w	r7, #4294967295
 8006f4e:	40df      	lsrs	r7, r3
 8006f50:	4207      	tst	r7, r0
 8006f52:	d0f4      	beq.n	8006f3e <floor+0x96>
 8006f54:	a30e      	add	r3, pc, #56	@ (adr r3, 8006f90 <floor+0xe8>)
 8006f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5a:	f7f9 f93b 	bl	80001d4 <__adddf3>
 8006f5e:	2200      	movs	r2, #0
 8006f60:	2300      	movs	r3, #0
 8006f62:	f7f9 fd7d 	bl	8000a60 <__aeabi_dcmpgt>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d0c2      	beq.n	8006ef0 <floor+0x48>
 8006f6a:	2c00      	cmp	r4, #0
 8006f6c:	da0a      	bge.n	8006f84 <floor+0xdc>
 8006f6e:	2e14      	cmp	r6, #20
 8006f70:	d101      	bne.n	8006f76 <floor+0xce>
 8006f72:	3401      	adds	r4, #1
 8006f74:	e006      	b.n	8006f84 <floor+0xdc>
 8006f76:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	40b3      	lsls	r3, r6
 8006f7e:	441d      	add	r5, r3
 8006f80:	4545      	cmp	r5, r8
 8006f82:	d3f6      	bcc.n	8006f72 <floor+0xca>
 8006f84:	ea25 0507 	bic.w	r5, r5, r7
 8006f88:	e7b2      	b.n	8006ef0 <floor+0x48>
 8006f8a:	2500      	movs	r5, #0
 8006f8c:	462c      	mov	r4, r5
 8006f8e:	e7af      	b.n	8006ef0 <floor+0x48>
 8006f90:	8800759c 	.word	0x8800759c
 8006f94:	7e37e43c 	.word	0x7e37e43c
 8006f98:	bff00000 	.word	0xbff00000
 8006f9c:	000fffff 	.word	0x000fffff

08006fa0 <__ieee754_fmod>:
 8006fa0:	ec53 2b11 	vmov	r2, r3, d1
 8006fa4:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8006fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fac:	ea52 040c 	orrs.w	r4, r2, ip
 8006fb0:	ec51 0b10 	vmov	r0, r1, d0
 8006fb4:	461e      	mov	r6, r3
 8006fb6:	4617      	mov	r7, r2
 8006fb8:	4696      	mov	lr, r2
 8006fba:	d00c      	beq.n	8006fd6 <__ieee754_fmod+0x36>
 8006fbc:	4c77      	ldr	r4, [pc, #476]	@ (800719c <__ieee754_fmod+0x1fc>)
 8006fbe:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8006fc2:	45a0      	cmp	r8, r4
 8006fc4:	4689      	mov	r9, r1
 8006fc6:	d806      	bhi.n	8006fd6 <__ieee754_fmod+0x36>
 8006fc8:	4254      	negs	r4, r2
 8006fca:	4d75      	ldr	r5, [pc, #468]	@ (80071a0 <__ieee754_fmod+0x200>)
 8006fcc:	4314      	orrs	r4, r2
 8006fce:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8006fd2:	42ac      	cmp	r4, r5
 8006fd4:	d909      	bls.n	8006fea <__ieee754_fmod+0x4a>
 8006fd6:	f7f9 fab3 	bl	8000540 <__aeabi_dmul>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	f7f9 fbd9 	bl	8000794 <__aeabi_ddiv>
 8006fe2:	ec41 0b10 	vmov	d0, r0, r1
 8006fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fea:	45e0      	cmp	r8, ip
 8006fec:	4682      	mov	sl, r0
 8006fee:	4604      	mov	r4, r0
 8006ff0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8006ff4:	dc09      	bgt.n	800700a <__ieee754_fmod+0x6a>
 8006ff6:	dbf4      	blt.n	8006fe2 <__ieee754_fmod+0x42>
 8006ff8:	4282      	cmp	r2, r0
 8006ffa:	d8f2      	bhi.n	8006fe2 <__ieee754_fmod+0x42>
 8006ffc:	d105      	bne.n	800700a <__ieee754_fmod+0x6a>
 8006ffe:	4b69      	ldr	r3, [pc, #420]	@ (80071a4 <__ieee754_fmod+0x204>)
 8007000:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8007004:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007008:	e7eb      	b.n	8006fe2 <__ieee754_fmod+0x42>
 800700a:	4a65      	ldr	r2, [pc, #404]	@ (80071a0 <__ieee754_fmod+0x200>)
 800700c:	ea19 0f02 	tst.w	r9, r2
 8007010:	d148      	bne.n	80070a4 <__ieee754_fmod+0x104>
 8007012:	f1b8 0f00 	cmp.w	r8, #0
 8007016:	d13d      	bne.n	8007094 <__ieee754_fmod+0xf4>
 8007018:	4963      	ldr	r1, [pc, #396]	@ (80071a8 <__ieee754_fmod+0x208>)
 800701a:	4653      	mov	r3, sl
 800701c:	2b00      	cmp	r3, #0
 800701e:	dc36      	bgt.n	800708e <__ieee754_fmod+0xee>
 8007020:	4216      	tst	r6, r2
 8007022:	d14f      	bne.n	80070c4 <__ieee754_fmod+0x124>
 8007024:	f1bc 0f00 	cmp.w	ip, #0
 8007028:	d144      	bne.n	80070b4 <__ieee754_fmod+0x114>
 800702a:	4a5f      	ldr	r2, [pc, #380]	@ (80071a8 <__ieee754_fmod+0x208>)
 800702c:	463b      	mov	r3, r7
 800702e:	2b00      	cmp	r3, #0
 8007030:	dc3d      	bgt.n	80070ae <__ieee754_fmod+0x10e>
 8007032:	485e      	ldr	r0, [pc, #376]	@ (80071ac <__ieee754_fmod+0x20c>)
 8007034:	4281      	cmp	r1, r0
 8007036:	db4a      	blt.n	80070ce <__ieee754_fmod+0x12e>
 8007038:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800703c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007040:	485a      	ldr	r0, [pc, #360]	@ (80071ac <__ieee754_fmod+0x20c>)
 8007042:	4282      	cmp	r2, r0
 8007044:	db57      	blt.n	80070f6 <__ieee754_fmod+0x156>
 8007046:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800704a:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 800704e:	1a89      	subs	r1, r1, r2
 8007050:	1b98      	subs	r0, r3, r6
 8007052:	eba4 070e 	sub.w	r7, r4, lr
 8007056:	2900      	cmp	r1, #0
 8007058:	d162      	bne.n	8007120 <__ieee754_fmod+0x180>
 800705a:	4574      	cmp	r4, lr
 800705c:	bf38      	it	cc
 800705e:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8007062:	2800      	cmp	r0, #0
 8007064:	bfa4      	itt	ge
 8007066:	463c      	movge	r4, r7
 8007068:	4603      	movge	r3, r0
 800706a:	ea53 0104 	orrs.w	r1, r3, r4
 800706e:	d0c6      	beq.n	8006ffe <__ieee754_fmod+0x5e>
 8007070:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007074:	db69      	blt.n	800714a <__ieee754_fmod+0x1aa>
 8007076:	494d      	ldr	r1, [pc, #308]	@ (80071ac <__ieee754_fmod+0x20c>)
 8007078:	428a      	cmp	r2, r1
 800707a:	db6c      	blt.n	8007156 <__ieee754_fmod+0x1b6>
 800707c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007080:	432b      	orrs	r3, r5
 8007082:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 8007086:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800708a:	4620      	mov	r0, r4
 800708c:	e7a9      	b.n	8006fe2 <__ieee754_fmod+0x42>
 800708e:	3901      	subs	r1, #1
 8007090:	005b      	lsls	r3, r3, #1
 8007092:	e7c3      	b.n	800701c <__ieee754_fmod+0x7c>
 8007094:	4945      	ldr	r1, [pc, #276]	@ (80071ac <__ieee754_fmod+0x20c>)
 8007096:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800709a:	2b00      	cmp	r3, #0
 800709c:	ddc0      	ble.n	8007020 <__ieee754_fmod+0x80>
 800709e:	3901      	subs	r1, #1
 80070a0:	005b      	lsls	r3, r3, #1
 80070a2:	e7fa      	b.n	800709a <__ieee754_fmod+0xfa>
 80070a4:	ea4f 5128 	mov.w	r1, r8, asr #20
 80070a8:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80070ac:	e7b8      	b.n	8007020 <__ieee754_fmod+0x80>
 80070ae:	3a01      	subs	r2, #1
 80070b0:	005b      	lsls	r3, r3, #1
 80070b2:	e7bc      	b.n	800702e <__ieee754_fmod+0x8e>
 80070b4:	4a3d      	ldr	r2, [pc, #244]	@ (80071ac <__ieee754_fmod+0x20c>)
 80070b6:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	ddb9      	ble.n	8007032 <__ieee754_fmod+0x92>
 80070be:	3a01      	subs	r2, #1
 80070c0:	005b      	lsls	r3, r3, #1
 80070c2:	e7fa      	b.n	80070ba <__ieee754_fmod+0x11a>
 80070c4:	ea4f 522c 	mov.w	r2, ip, asr #20
 80070c8:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80070cc:	e7b1      	b.n	8007032 <__ieee754_fmod+0x92>
 80070ce:	1a40      	subs	r0, r0, r1
 80070d0:	281f      	cmp	r0, #31
 80070d2:	dc0a      	bgt.n	80070ea <__ieee754_fmod+0x14a>
 80070d4:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 80070d8:	fa08 f800 	lsl.w	r8, r8, r0
 80070dc:	fa2a f303 	lsr.w	r3, sl, r3
 80070e0:	ea43 0308 	orr.w	r3, r3, r8
 80070e4:	fa0a f400 	lsl.w	r4, sl, r0
 80070e8:	e7aa      	b.n	8007040 <__ieee754_fmod+0xa0>
 80070ea:	4b31      	ldr	r3, [pc, #196]	@ (80071b0 <__ieee754_fmod+0x210>)
 80070ec:	1a5b      	subs	r3, r3, r1
 80070ee:	fa0a f303 	lsl.w	r3, sl, r3
 80070f2:	2400      	movs	r4, #0
 80070f4:	e7a4      	b.n	8007040 <__ieee754_fmod+0xa0>
 80070f6:	1a80      	subs	r0, r0, r2
 80070f8:	281f      	cmp	r0, #31
 80070fa:	dc0a      	bgt.n	8007112 <__ieee754_fmod+0x172>
 80070fc:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8007100:	fa0c fc00 	lsl.w	ip, ip, r0
 8007104:	fa27 f606 	lsr.w	r6, r7, r6
 8007108:	ea46 060c 	orr.w	r6, r6, ip
 800710c:	fa07 fe00 	lsl.w	lr, r7, r0
 8007110:	e79d      	b.n	800704e <__ieee754_fmod+0xae>
 8007112:	4e27      	ldr	r6, [pc, #156]	@ (80071b0 <__ieee754_fmod+0x210>)
 8007114:	1ab6      	subs	r6, r6, r2
 8007116:	fa07 f606 	lsl.w	r6, r7, r6
 800711a:	f04f 0e00 	mov.w	lr, #0
 800711e:	e796      	b.n	800704e <__ieee754_fmod+0xae>
 8007120:	4574      	cmp	r4, lr
 8007122:	bf38      	it	cc
 8007124:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8007128:	2800      	cmp	r0, #0
 800712a:	da05      	bge.n	8007138 <__ieee754_fmod+0x198>
 800712c:	0fe0      	lsrs	r0, r4, #31
 800712e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8007132:	0064      	lsls	r4, r4, #1
 8007134:	3901      	subs	r1, #1
 8007136:	e78b      	b.n	8007050 <__ieee754_fmod+0xb0>
 8007138:	ea50 0307 	orrs.w	r3, r0, r7
 800713c:	f43f af5f 	beq.w	8006ffe <__ieee754_fmod+0x5e>
 8007140:	0ffb      	lsrs	r3, r7, #31
 8007142:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007146:	007c      	lsls	r4, r7, #1
 8007148:	e7f4      	b.n	8007134 <__ieee754_fmod+0x194>
 800714a:	0fe1      	lsrs	r1, r4, #31
 800714c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8007150:	0064      	lsls	r4, r4, #1
 8007152:	3a01      	subs	r2, #1
 8007154:	e78c      	b.n	8007070 <__ieee754_fmod+0xd0>
 8007156:	1a89      	subs	r1, r1, r2
 8007158:	2914      	cmp	r1, #20
 800715a:	dc0a      	bgt.n	8007172 <__ieee754_fmod+0x1d2>
 800715c:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8007160:	fa03 f202 	lsl.w	r2, r3, r2
 8007164:	40cc      	lsrs	r4, r1
 8007166:	4322      	orrs	r2, r4
 8007168:	410b      	asrs	r3, r1
 800716a:	ea43 0105 	orr.w	r1, r3, r5
 800716e:	4610      	mov	r0, r2
 8007170:	e737      	b.n	8006fe2 <__ieee754_fmod+0x42>
 8007172:	291f      	cmp	r1, #31
 8007174:	dc07      	bgt.n	8007186 <__ieee754_fmod+0x1e6>
 8007176:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 800717a:	40cc      	lsrs	r4, r1
 800717c:	fa03 f202 	lsl.w	r2, r3, r2
 8007180:	4322      	orrs	r2, r4
 8007182:	462b      	mov	r3, r5
 8007184:	e7f1      	b.n	800716a <__ieee754_fmod+0x1ca>
 8007186:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 800718a:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800718e:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 8007192:	32e2      	adds	r2, #226	@ 0xe2
 8007194:	fa43 f202 	asr.w	r2, r3, r2
 8007198:	e7f3      	b.n	8007182 <__ieee754_fmod+0x1e2>
 800719a:	bf00      	nop
 800719c:	7fefffff 	.word	0x7fefffff
 80071a0:	7ff00000 	.word	0x7ff00000
 80071a4:	08007260 	.word	0x08007260
 80071a8:	fffffbed 	.word	0xfffffbed
 80071ac:	fffffc02 	.word	0xfffffc02
 80071b0:	fffffbe2 	.word	0xfffffbe2

080071b4 <memset>:
 80071b4:	4402      	add	r2, r0
 80071b6:	4603      	mov	r3, r0
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d100      	bne.n	80071be <memset+0xa>
 80071bc:	4770      	bx	lr
 80071be:	f803 1b01 	strb.w	r1, [r3], #1
 80071c2:	e7f9      	b.n	80071b8 <memset+0x4>

080071c4 <__errno>:
 80071c4:	4b01      	ldr	r3, [pc, #4]	@ (80071cc <__errno+0x8>)
 80071c6:	6818      	ldr	r0, [r3, #0]
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	2000004c 	.word	0x2000004c

080071d0 <__libc_init_array>:
 80071d0:	b570      	push	{r4, r5, r6, lr}
 80071d2:	4d0d      	ldr	r5, [pc, #52]	@ (8007208 <__libc_init_array+0x38>)
 80071d4:	4c0d      	ldr	r4, [pc, #52]	@ (800720c <__libc_init_array+0x3c>)
 80071d6:	1b64      	subs	r4, r4, r5
 80071d8:	10a4      	asrs	r4, r4, #2
 80071da:	2600      	movs	r6, #0
 80071dc:	42a6      	cmp	r6, r4
 80071de:	d109      	bne.n	80071f4 <__libc_init_array+0x24>
 80071e0:	4d0b      	ldr	r5, [pc, #44]	@ (8007210 <__libc_init_array+0x40>)
 80071e2:	4c0c      	ldr	r4, [pc, #48]	@ (8007214 <__libc_init_array+0x44>)
 80071e4:	f000 f818 	bl	8007218 <_init>
 80071e8:	1b64      	subs	r4, r4, r5
 80071ea:	10a4      	asrs	r4, r4, #2
 80071ec:	2600      	movs	r6, #0
 80071ee:	42a6      	cmp	r6, r4
 80071f0:	d105      	bne.n	80071fe <__libc_init_array+0x2e>
 80071f2:	bd70      	pop	{r4, r5, r6, pc}
 80071f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80071f8:	4798      	blx	r3
 80071fa:	3601      	adds	r6, #1
 80071fc:	e7ee      	b.n	80071dc <__libc_init_array+0xc>
 80071fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007202:	4798      	blx	r3
 8007204:	3601      	adds	r6, #1
 8007206:	e7f2      	b.n	80071ee <__libc_init_array+0x1e>
 8007208:	08007278 	.word	0x08007278
 800720c:	08007278 	.word	0x08007278
 8007210:	08007278 	.word	0x08007278
 8007214:	0800727c 	.word	0x0800727c

08007218 <_init>:
 8007218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721a:	bf00      	nop
 800721c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800721e:	bc08      	pop	{r3}
 8007220:	469e      	mov	lr, r3
 8007222:	4770      	bx	lr

08007224 <_fini>:
 8007224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007226:	bf00      	nop
 8007228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800722a:	bc08      	pop	{r3}
 800722c:	469e      	mov	lr, r3
 800722e:	4770      	bx	lr
