#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 19 12:40:41 2023
# Process ID: 6328
# Current directory: C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.runs/synth_1
# Command line: vivado.exe -log top_sig.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_sig.tcl
# Log file: C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.runs/synth_1/top_sig.vds
# Journal file: C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_sig.tcl -notrace
Command: synth_design -top top_sig -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 822.453 ; gain = 177.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_sig' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/top_sig.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'DigSineGenerator' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/DigSineGenerator.v:1]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/DigSineGenerator.v:36]
INFO: [Synth 8-6155] done synthesizing module 'DigSineGenerator' (2#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/DigSineGenerator.v:1]
WARNING: [Synth 8-7023] instance 'u_DigSineGenerator' of module 'DigSineGenerator' has 6 connections declared, but only 4 given [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/top_sig.v:32]
INFO: [Synth 8-6157] synthesizing module 'spi2dac' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/spi2dac.v:9]
	Parameter BUF bound to: 1'b1 
	Parameter GA_N bound to: 1'b1 
	Parameter SHDN_N bound to: 1'b1 
	Parameter TC bound to: 5'b11000 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_CSB_FALL bound to: 2'b01 
	Parameter WAIT_CSB_HIGH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'spi2dac' (3#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/spi2dac.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_sig' (4#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/sources_1/imports/FPGA_coursework_pt2_simple/top_sig.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 886.293 ; gain = 241.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 886.293 ; gain = 241.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 886.293 ; gain = 241.027
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc:72]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc:77]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc:82]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc:85]
Finished Parsing XDC File [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.srcs/constrs_1/new/design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_sig_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_sig_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1007.852 ; gain = 1.176
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sr_state_reg' in module 'spi2dac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
           WAIT_CSB_FALL |                              010 |                               01
           WAIT_CSB_HIGH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_state_reg' using encoding 'one-hot' in module 'spi2dac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   8 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_sig 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module DigSineGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module spi2dac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_spi2dac/shift_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_spi2dac/shift_reg_reg[0]' (FD) to 'u_spi2dac/shift_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_spi2dac/shift_reg_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1007.852 ; gain = 362.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     6|
|5     |LUT3   |    31|
|6     |LUT4   |    24|
|7     |LUT5   |    31|
|8     |LUT6   |    18|
|9     |FDCE   |    44|
|10    |FDPE   |     1|
|11    |FDRE   |    25|
|12    |FDSE   |     3|
|13    |IBUF   |     2|
|14    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |   207|
|2     |  u_DigSineGenerator |DigSineGenerator |    91|
|3     |  u_clk_div          |clk_div          |    49|
|4     |  u_spi2dac          |spi2dac          |    58|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1011.562 ; gain = 244.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.562 ; gain = 366.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1034.996 ; gain = 679.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.runs/synth_1/top_sig.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_sig_utilization_synth.rpt -pb top_sig_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:41:04 2023...
