Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_PU_tb_behav xil_defaultlib.Conv_PU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1037] module fpMul does not have a parameter named DATA_WIDTH [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=8,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=8,MANTIS...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=8,MANTISS...
Compiling module xil_defaultlib.Conv_PU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Conv_PU_tb_behav
