
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a574  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000002e8  0000a574  0000a574  00012574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata.str1.4 000003e3  0000a85c  0000a85c  0001285c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000008f8  00200000  0000ac40  00018000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  4 .bss          000012f4  002008f8  002008f8  000188f8  2**2
                  ALLOC
  5 .int_data     00000000  00204000  00204000  000188f8  2**2
                  CONTENTS, READONLY
  6 .comment      000003f0  00000000  00000000  000188f8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000728  00000000  00000000  00018ce8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000e40  00000000  00000000  00019410  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000190cb  00000000  00000000  0001a250  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000053ce  00000000  00000000  0003331b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004ccb  00000000  00000000  000386e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000012d0  00000000  00000000  0003d3b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002a4d  00000000  00000000  0003e684  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00008fab  00000000  00000000  000410d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .reset        00000000  00000000  00000000  0004a07c  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000790  00000000  00000000  0004a07c  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <_startup>:
//*- If an exception occurs before remap, this would result in an infinite loop.
//*- To ensure if a exeption occurs before start application to infinite loop.
//*------------------------------------------------------------------------------*/

                B           InitReset           /* 0x00 Reset handler */
       0:	ea000010 	b	48 <InitReset>

00000004 <undefvec>:
undefvec:
                B           undefvec            /* 0x04 Undefined Instruction */
       4:	eafffffe 	b	4 <undefvec>

00000008 <swivec>:
swivec:
                B           swivec              /* 0x08 Software Interrupt */
       8:	eafffffe 	b	8 <swivec>

0000000c <pabtvec>:
pabtvec:
                B           pabtvec             /* 0x0C Prefetch Abort */
       c:	eafffffe 	b	c <pabtvec>

00000010 <dabtvec>:
dabtvec:
                B           dabtvec             /* 0x10 Data Abort */
      10:	eafffffe 	b	10 <dabtvec>

00000014 <rsvdvec>:
rsvdvec:
                B           rsvdvec             /* 0x14 reserved  */
      14:	eafffffe 	b	14 <rsvdvec>

00000018 <irqvec>:
irqvec:
                B           IRQ_Handler_Entry   /* 0x18 IRQ	 */
      18:	ea000027 	b	bc <IRQ_Handler_Entry>

0000001c <FIQ_Handler_Entry>:
fiqvec:               			            	/* 0x1c FIQ	*/
/*------------------------------------------------------------------------------
//*- Function             : FIQ_Handler_Entry
//*- Treatments           : FIQ Controller Interrupt Handler.
//*- Called Functions     : AIC_FVR[interrupt] 
//*------------------------------------------------------------------------------*/

FIQ_Handler_Entry:

/*- Switch in SVC/User Mode to allow User Stack access for C code 	*/
/* because the FIQ is not yet acknowledged*/

/*- Save and r0 in FIQ_Register */
            mov         r9,r0
      1c:	e1a09000 	mov	r9, r0
	        ldr         r0 , [r8, #AIC_FVR]
      20:	e5980104 	ldr	r0, [r8, #260]
            msr         CPSR_c,#I_BIT | F_BIT | ARM_MODE_SVC
      24:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, lr}
      28:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_FVR */
            mov         r14, pc
      2c:	e1a0e00f 	mov	lr, pc
            bx          r0
      30:	e12fff10 	bx	r0

/*- Restore scratch/used registers and LR from User Stack */
            ldmia       sp!, { r1-r3, r12, lr}
      34:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Leave Interrupts disabled and switch back in FIQ mode */
            msr         CPSR_c, #I_BIT | F_BIT | ARM_MODE_FIQ
      38:	e321f0d1 	msr	CPSR_c, #209	; 0xd1

/*- Restore the R0 ARM_MODE_SVC register */
            mov         r0,r9
      3c:	e1a00009 	mov	r0, r9

/*- Restore the Program Counter using the LR_fiq directly in the PC */
            subs        pc,lr,#4
      40:	e25ef004 	subs	pc, lr, #4	; 0x4

00000044 <.RAM_TOP>:
      44:	00204000 	eoreq	r4, r0, r0

00000048 <InitReset>:
	.align 0
.RAM_TOP:
	.word	Top_Stack

InitReset:
/*------------------------------------------------------------------------------
/*- Low level Init (PMC, AIC, ? ....) by C function AT91F_LowLevelInit
/*------------------------------------------------------------------------------*/
            	.extern   AT91F_LowLevelInit
/*- minumum C initialization */
/*- call  AT91F_LowLevelInit( void) */

            ldr     r13,.RAM_TOP            /* temporary stack in internal RAM */
      48:	e51fd00c 	ldr	sp, [pc, #-12]	; 44 <.RAM_TOP>
/*--Call Low level init function in ABSOLUTE through the Interworking	*/
	        ldr	    r0,=AT91F_LowLevelInit
      4c:	e59f00c4 	ldr	r0, [pc, #196]	; 118 <.text+0x118>
            mov     lr, pc
      50:	e1a0e00f 	mov	lr, pc
	        bx	    r0
      54:	e12fff10 	bx	r0
/*------------------------------------------------------------------------------
//*- Stack Sizes Definition
//*------------------------
//*- Interrupt Stack requires 2 words x 8 priority level x 4 bytes when using
//*- the vectoring. This assume that the IRQ management.
//*- The Interrupt Stack must be adjusted depending on the interrupt handlers.
//*- Fast Interrupt not requires stack If in your application it required you must
//*- be definehere.
//*- The System stack size is not defined and is limited by the free internal
//*- SRAM.
//*------------------------------------------------------------------------------*/

/*------------------------------------------------------------------------------
//*- Top of Stack Definition
//*-------------------------
//*- Interrupt and Supervisor Stack are located at the top of internal memory in 
//*- order to speed the exception handling context saving and restoring.
//*- ARM_MODE_SVC (Application, C) Stack is located at the top of the external memory.
//*------------------------------------------------------------------------------*/

	  .EQU		IRQ_STACK_SIZE,    (3*8*4)
          .EQU		ARM_MODE_FIQ,       0x11
          .EQU		ARM_MODE_IRQ,       0x12
          .EQU		ARM_MODE_SVC,       0x13

          .EQU		I_BIT,              0x80
          .EQU		F_BIT,              0x40

/*------------------------------------------------------------------------------
//*- Setup the stack for each mode
//*-------------------------------*/
                mov     r0,r13
      58:	e1a0000d 	mov	r0, sp

/*- Set up Fast Interrupt Mode and set FIQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_FIQ | I_BIT | F_BIT
      5c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
/*- Init the FIQ register*/
            	ldr     r8, =AT91C_BASE_AIC
      60:	e59f80b4 	ldr	r8, [pc, #180]	; 11c <.text+0x11c>

/*- Set up Interrupt Mode and set IRQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_IRQ | I_BIT | F_BIT
      64:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
                mov     r13, r0                     /* Init stack IRQ */
      68:	e1a0d000 	mov	sp, r0
                sub     r0, r0, #IRQ_Stack_Size
      6c:	e2400060 	sub	r0, r0, #96	; 0x60
/*- Set up Supervisor Mode and set Supervisor Mode Stack*/
                msr     CPSR_c, #ARM_MODE_SVC
      70:	e321f013 	msr	CPSR_c, #19	; 0x13
                mov     r13, r0                     /* Init stack Sup */
      74:	e1a0d000 	mov	sp, r0

/*- Enable interrupt & Set up Supervisor Mode and set Supervisor Mode Stack*/

# Relocate .data section (Copy from ROM to RAM)
                LDR     R1, =_etext
      78:	e59f10a0 	ldr	r1, [pc, #160]	; 120 <.text+0x120>
                LDR     R2, =_data
      7c:	e59f20a0 	ldr	r2, [pc, #160]	; 124 <.text+0x124>
                LDR     R3, =_edata
      80:	e59f30a0 	ldr	r3, [pc, #160]	; 128 <.text+0x128>

00000084 <LoopRel>:
LoopRel:        CMP     R2, R3
      84:	e1520003 	cmp	r2, r3
                LDRLO   R0, [R1], #4
      88:	34910004 	ldrcc	r0, [r1], #4
                STRLO   R0, [R2], #4
      8c:	34820004 	strcc	r0, [r2], #4
                BLO     LoopRel
      90:	3afffffb 	bcc	84 <LoopRel>

# Clear .bss section (Zero init)
                MOV     R0, #0
      94:	e3a00000 	mov	r0, #0	; 0x0
                LDR     R1, =__bss_start__
      98:	e59f108c 	ldr	r1, [pc, #140]	; 12c <.text+0x12c>
                LDR     R2, =__bss_end__
      9c:	e59f208c 	ldr	r2, [pc, #140]	; 130 <AIC_EOICR>

000000a0 <LoopZI>:
LoopZI:         CMP     R1, R2
      a0:	e1510002 	cmp	r1, r2
                STRLO   R0, [R1], #4
      a4:	34810004 	strcc	r0, [r1], #4
                BLO     LoopZI
      a8:	3afffffc 	bcc	a0 <LoopZI>

		ldr	lr,=exit
      ac:	e59fe080 	ldr	lr, [pc, #128]	; 134 <AIC_EOICR+0x4>
		ldr	r0,=main
      b0:	e59f0080 	ldr	r0, [pc, #128]	; 138 <AIC_EOICR+0x8>
		bx	r0
      b4:	e12fff10 	bx	r0

000000b8 <exit>:

        .size   _startup, . - _startup
        .endfunc
		
	
/* "exit" dummy added by mthomas to avoid sbrk write read etc. needed
   by the newlib default "exit" */
        .global exit
        .func   exit
exit:
        b    .
      b8:	eafffffe 	b	b8 <exit>

000000bc <IRQ_Handler_Entry>:
	.size   exit, . - exit
        .endfunc



/*------------------------------------------------------------------------------
//*- Manage exception
//*---------------
//*- This module The exception must be ensure in ARM mode
//*------------------------------------------------------------------------------
//*------------------------------------------------------------------------------
//*- Function             : IRQ_Handler_Entry
//*- Treatments           : IRQ Controller Interrupt Handler.
//*- Called Functions     : AIC_IVR[interrupt] 
//*------------------------------------------------------------------------------*/
        .global IRQ_Handler_Entry
        .func   IRQ_Handler_Entry

IRQ_Handler_Entry:

/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
      bc:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
      c0:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
      c4:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
      c8:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
      cc:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
            ldr         r14, =AT91C_BASE_AIC
      d0:	e59fe044 	ldr	lr, [pc, #68]	; 11c <.text+0x11c>
	    ldr         r0 , [r14, #AIC_IVR]
      d4:	e59e0100 	ldr	r0, [lr, #256]
	    str         r14, [r14, #AIC_IVR]
      d8:	e58ee100 	str	lr, [lr, #256]

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #ARM_MODE_SVC
      dc:	e321f013 	msr	CPSR_c, #19	; 0x13

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, r14}
      e0:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_IVR  */
            mov         r14, pc
      e4:	e1a0e00f 	mov	lr, pc
            bx          r0
      e8:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            ldmia       sp!, { r1-r3, r12, r14}
      ec:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_BIT | ARM_MODE_IRQ
      f0:	e321f092 	msr	CPSR_c, #146	; 0x92

/*- Mark the End of Interrupt on the AIC */
            ldr         r14, =AT91C_BASE_AIC
      f4:	e59fe020 	ldr	lr, [pc, #32]	; 11c <.text+0x11c>
            str         r14, [r14, #AIC_EOICR]
      f8:	e58ee130 	str	lr, [lr, #304]

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
      fc:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
     100:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
     104:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
     108:	e8fd8000 	ldmia	sp!, {pc}^

0000010c <AT91F_Default_FIQ_handler>:
	
        .size   IRQ_Handler_Entry, . - IRQ_Handler_Entry
        .endfunc
/*---------------------------------------------------------------
//* ?EXEPTION_VECTOR
//* This module is only linked if needed for closing files.
//*---------------------------------------------------------------*/
        .global AT91F_Default_FIQ_handler
        .func   AT91F_Default_FIQ_handler
AT91F_Default_FIQ_handler:
            b     AT91F_Default_FIQ_handler
     10c:	eafffffe 	b	10c <AT91F_Default_FIQ_handler>

00000110 <AT91F_Default_IRQ_handler>:
        .size   AT91F_Default_FIQ_handler, . - AT91F_Default_FIQ_handler
        .endfunc

        .global AT91F_Default_IRQ_handler
        .func   AT91F_Default_IRQ_handler
AT91F_Default_IRQ_handler:
            b     AT91F_Default_IRQ_handler
     110:	eafffffe 	b	110 <AT91F_Default_IRQ_handler>

00000114 <AT91F_Spurious_handler>:
        .size   AT91F_Default_IRQ_handler, . - AT91F_Default_IRQ_handler
        .endfunc

        .global AT91F_Spurious_handler
        .func   AT91F_Spurious_handler
AT91F_Spurious_handler:
            b     AT91F_Spurious_handler
     114:	eafffffe 	b	114 <AT91F_Spurious_handler>
     118:	00001314 	andeq	r1, r0, r4, lsl r3
     11c:	fffff000 	swinv	0x00fff000
     120:	0000ac40 	andeq	sl, r0, r0, asr #24
     124:	00200000 	eoreq	r0, r0, r0
     128:	002008f8 	streqd	r0, [r0], -r8
     12c:	002008f8 	streqd	r0, [r0], -r8
     130:	00201bec 	eoreq	r1, r0, ip, ror #23
     134:	000000b8 	streqh	r0, [r0], -r8
     138:	00000d88 	andeq	r0, r0, r8, lsl #27

0000013c <flashInit>:
// ** flashInit - Sets up the flash writing peripheral. Call this
// **             before you do any flash writes.
// **
void flashInit()
{
     13c:	e24dd004 	sub	sp, sp, #4	; 0x4
// Get base location of memory controller peripheral.
    volatile AT91PS_MC mc = AT91C_BASE_MC;
     140:	e3e030ff 	mvn	r3, #255	; 0xff
     144:	e58d3000 	str	r3, [sp]

// Enable the auto-erase feature and set up flash write timing.
    mc->MC_FMR = AT91C_MC_FWS_1FWS | (1 + (((MCK * 15) / 10000000)) << 16);
     148:	e59d2000 	ldr	r2, [sp]
     14c:	e59f3008 	ldr	r3, [pc, #8]	; 15c <.text+0x15c>
     150:	e5823060 	str	r3, [r2, #96]
}
     154:	e28dd004 	add	sp, sp, #4	; 0x4
     158:	e12fff1e 	bx	lr
     15c:	00480100 	subeq	r0, r8, r0, lsl #2

00000160 <Delay>:


struct _AT91S_CDC   pCDC;

void Init_PWM(void)
{
  AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
  AT91F_PMC_EnablePeriphClock( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA );
  AT91F_PWMC_CH0_CfgPIO();
  AT91F_PWMC_CfgPMC();    
  AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
  AT91F_PWMC_CfgChannel(AT91C_BASE_PWMC, 0, 1 | AT91C_PWMC_CPOL, 100000, 66000);
  AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0, 0);
  AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
  AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, 0, AT91C_PA23_PWM0);
  AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_Open
//* \brief This function Open the USB device
//*----------------------------------------------------------------------------
void AT91F_USB_Open(void)
{
    // Set the PLL USB Divider
    AT91C_BASE_CKGR->CKGR_PLLR |= AT91C_CKGR_USBDIV_1 ;

    // Specific Chip USB Initialisation
    // Enables the 48MHz USB clock UDPCK and System Peripheral USB Clock
    AT91C_BASE_PMC->PMC_SCER = AT91C_PMC_UDP;
    AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_UDP);

    // Enable UDP PullUp (USB_DP_PUP) : enable & Clear of the corresponding PIO
    // Set in PIO mode and Configure in Output
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA,AT91C_PIO_PA16);
    // Clear for set the Pul up resistor
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA,AT91C_PIO_PA16);

    // CDC Open by structure initialization
    AT91F_CDC_Open(&pCDC, AT91C_BASE_UDP);
}

//*--------------------------------------------------------------------------------------
//* Function Name       : change_speed
//* Object              : Adjust "LedSpeed" value depending on SW1 and SW2 are pressed or not
//* Input Parameters    : none
//* Output Parameters   : Update of LedSpeed value.
//*--------------------------------------------------------------------------------------
static void change_speed ( void )
{//* Begin
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & SW1_MASK) == 0 )
    {
        if ( LedSpeed > SPEED ) LedSpeed -=SPEED ;
    }
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & SW2_MASK) == 0 )
    {
        if ( LedSpeed < MCK ) LedSpeed +=SPEED ;
    }
}//* End

void clearLEDs()
{
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
}

void blinkingGreen(int delay)
{
    /*LED3 - GREEN*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
}

void startBlinking(int delay)
{
    /* START BLINKING LED */
    /*LED1 - RED*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED1);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
    Delay(delay);
    /*LED2 - YELLOW*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
    Delay(delay);
    /*LED3 - GREEN*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
}

void Delay(delayVal)
{
     160:	e24dd004 	sub	sp, sp, #4	; 0x4
  volatile unsigned int waiting_time ;
  for(waiting_time = 0; waiting_time < delayVal; waiting_time++) ;
     164:	e3a03000 	mov	r3, #0	; 0x0
     168:	ea000001 	b	174 <Delay+0x14>
     16c:	e59d3000 	ldr	r3, [sp]
     170:	e2833001 	add	r3, r3, #1	; 0x1
     174:	e58d3000 	str	r3, [sp]
     178:	e59d3000 	ldr	r3, [sp]
     17c:	e1530000 	cmp	r3, r0
     180:	3afffff9 	bcc	16c <Delay+0xc>
}
     184:	e28dd004 	add	sp, sp, #4	; 0x4
     188:	e12fff1e 	bx	lr

0000018c <printTrace>:

void setForce(int force)
{
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_CfgChannel(AT91C_BASE_PWMC, 0, 1 | AT91C_PWMC_CPOL, 100000, force);
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0, 0);
    AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
}

void liftUp(int force)
{
    setForce(force);
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, DIRC);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRD);
    direction = -1;
}

void lowerDown(int force)
{
    setForce(force);
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, DIRD);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRC);
    direction = 1;
}

void releasePosition()
{
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRD);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRC);
}

void setPosition(int force)
{
    setForce(force);
    if (abs(curPos - position) > 5)
    {
        if (curPos > position)
        {
            lowerDown(force);
        }
        if (curPos < position)
        {
            liftUp(force);
        }
    }
    else
    {
        releasePosition();
    }
}

void printTrace(char * trace)
{
     18c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    if (dataReading == 0)
     190:	e59f302c 	ldr	r3, [pc, #44]	; 1c4 <.text+0x1c4>
     194:	e5d33000 	ldrb	r3, [r3]
     198:	e3530000 	cmp	r3, #0	; 0x0
    {
        pCDC.Write(&pCDC, trace, strlen(trace));
     19c:	e59f5024 	ldr	r5, [pc, #36]	; 1c8 <.text+0x1c8>
     1a0:	e1a04000 	mov	r4, r0
     1a4:	18bd8030 	ldmneia	sp!, {r4, r5, pc}
     1a8:	eb00080c 	bl	21e0 <strlen>
     1ac:	e1a01004 	mov	r1, r4
     1b0:	e1a02000 	mov	r2, r0
     1b4:	e1a00005 	mov	r0, r5
     1b8:	e1a0e00f 	mov	lr, pc
     1bc:	e595f010 	ldr	pc, [r5, #16]
     1c0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
     1c4:	002008f9 	streqd	r0, [r0], -r9
     1c8:	00201268 	eoreq	r1, r0, r8, ror #4

000001cc <clearLEDs>:
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     1cc:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     1d0:	e3a03008 	mov	r3, #8	; 0x8
     1d4:	e50230cb 	str	r3, [r2, #-203]
     1d8:	e0833003 	add	r3, r3, r3
     1dc:	e50230cb 	str	r3, [r2, #-203]
     1e0:	e2833010 	add	r3, r3, #16	; 0x10
     1e4:	e50230cb 	str	r3, [r2, #-203]
     1e8:	e12fff1e 	bx	lr

000001ec <releasePosition>:
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     1ec:	e3e03c0b 	mvn	r3, #2816	; 0xb00
     1f0:	e3a02080 	mov	r2, #128	; 0x80
     1f4:	e50320cb 	str	r2, [r3, #-203]
     1f8:	e3a02040 	mov	r2, #64	; 0x40
     1fc:	e50320cb 	str	r2, [r3, #-203]
     200:	e12fff1e 	bx	lr

00000204 <startBlinking>:
     204:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     208:	e3e05c0b 	mvn	r5, #2816	; 0xb00
     20c:	e3a04008 	mov	r4, #8	; 0x8
     210:	e1a06000 	mov	r6, r0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     214:	e50540cf 	str	r4, [r5, #-207]
     218:	ebffffd0 	bl	160 <Delay>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     21c:	e50540cb 	str	r4, [r5, #-203]
     220:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     224:	e0844004 	add	r4, r4, r4
     228:	ebffffcc 	bl	160 <Delay>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     22c:	e50540cf 	str	r4, [r5, #-207]
     230:	e1a00006 	mov	r0, r6
     234:	ebffffc9 	bl	160 <Delay>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     238:	e50540cb 	str	r4, [r5, #-203]
     23c:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     240:	e2844010 	add	r4, r4, #16	; 0x10
     244:	ebffffc5 	bl	160 <Delay>
     248:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     24c:	e50540cf 	str	r4, [r5, #-207]
     250:	ebffffc2 	bl	160 <Delay>
     254:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     258:	e50540cb 	str	r4, [r5, #-203]
     25c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
     260:	eaffffbe 	b	160 <Delay>

00000264 <blinkingGreen>:
     264:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     268:	e3e05c0b 	mvn	r5, #2816	; 0xb00
     26c:	e3a04020 	mov	r4, #32	; 0x20
     270:	e50540cf 	str	r4, [r5, #-207]
     274:	e1a06000 	mov	r6, r0
     278:	ebffffb8 	bl	160 <Delay>
     27c:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     280:	e50540cb 	str	r4, [r5, #-203]
     284:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
     288:	eaffffb4 	b	160 <Delay>

0000028c <parseSettings>:
    }
}

void parseSettings(char data[MSG_SIZE])
{
     28c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    int i;
    int  settings_size;

    char cmdDelim[] = "#";
     290:	e59f37f8 	ldr	r3, [pc, #2040]	; a90 <.text+0xa90>
     294:	e24dd014 	sub	sp, sp, #20	; 0x14
     298:	e1d330b0 	ldrh	r3, [r3]
     29c:	e28d4014 	add	r4, sp, #20	; 0x14
     2a0:	e16430b2 	strh	r3, [r4, #-2]!
    char *cmdParts = NULL;

    cmdParts = strtok( data, cmdDelim );
     2a4:	e1a01004 	mov	r1, r4
     2a8:	eb0007f0 	bl	2270 <strtok>

    if (strcmp(cmdParts, "TEST") == 0)
     2ac:	e59f17e0 	ldr	r1, [pc, #2016]	; a94 <.text+0xa94>
     2b0:	e1a06000 	mov	r6, r0
     2b4:	eb000795 	bl	2110 <strcmp>
     2b8:	e3500000 	cmp	r0, #0	; 0x0
     2bc:	1a00000d 	bne	2f8 <parseSettings+0x6c>
    {
        cmdParts = strtok( NULL, cmdDelim );
     2c0:	e1a01004 	mov	r1, r4
     2c4:	eb0007e9 	bl	2270 <strtok>
        if (strcmp(cmdParts, "TEST") == 0)
     2c8:	e59f17c4 	ldr	r1, [pc, #1988]	; a94 <.text+0xa94>
     2cc:	e1a06000 	mov	r6, r0
     2d0:	eb00078e 	bl	2110 <strcmp>
     2d4:	e2504000 	subs	r4, r0, #0	; 0x0
     2d8:	1a000006 	bne	2f8 <parseSettings+0x6c>
        {
            //INITIAL TEST
            printTrace("INITIAL TEST\r\n");
     2dc:	e59f07b4 	ldr	r0, [pc, #1972]	; a98 <.text+0xa98>
     2e0:	ebffffa9 	bl	18c <printTrace>
            for (i = 0; i < 15; i++)
     2e4:	e2844001 	add	r4, r4, #1	; 0x1
            {
                startBlinking(50000);
     2e8:	e59f07ac 	ldr	r0, [pc, #1964]	; a9c <.text+0xa9c>
     2ec:	ebffffc4 	bl	204 <startBlinking>
     2f0:	e354000f 	cmp	r4, #15	; 0xf
     2f4:	1afffffa 	bne	2e4 <parseSettings+0x58>
            }
        }
    }
    //AAT process
    if (strcmp(cmdParts, "DIAG") == 0)
     2f8:	e1a00006 	mov	r0, r6
     2fc:	e59f179c 	ldr	r1, [pc, #1948]	; aa0 <.text+0xaa0>
     300:	eb000782 	bl	2110 <strcmp>
     304:	e3500000 	cmp	r0, #0	; 0x0
     308:	1a000021 	bne	394 <parseSettings+0x108>
    {
        cmdParts = strtok( NULL, cmdDelim );
     30c:	e28d1012 	add	r1, sp, #18	; 0x12
     310:	eb0007d6 	bl	2270 <strtok>
        if (strcmp(cmdParts, "START") == 0)
     314:	e59f1788 	ldr	r1, [pc, #1928]	; aa4 <.text+0xaa4>
     318:	e1a06000 	mov	r6, r0
     31c:	eb00077b 	bl	2110 <strcmp>
     320:	e3500000 	cmp	r0, #0	; 0x0
        {
            aatDiag = 1;
     324:	059f277c 	ldreq	r2, [pc, #1916]	; aa8 <.text+0xaa8>
     328:	03a03001 	moveq	r3, #1	; 0x1
     32c:	05c23000 	streqb	r3, [r2]
            aatDiagStep = 0;
     330:	059f3774 	ldreq	r3, [pc, #1908]	; aac <.text+0xaac>
        }
        if (strcmp(cmdParts, "STOP") == 0)
     334:	e59f1774 	ldr	r1, [pc, #1908]	; ab0 <.text+0xab0>
     338:	05c30000 	streqb	r0, [r3]
     33c:	e1a00006 	mov	r0, r6
     340:	eb000772 	bl	2110 <strcmp>
     344:	e3500000 	cmp	r0, #0	; 0x0
        {
            aatDiag = 0;
     348:	059f3758 	ldreq	r3, [pc, #1880]	; aa8 <.text+0xaa8>
        }
        if (strcmp(cmdParts, "STEP4") == 0)
     34c:	e59f1760 	ldr	r1, [pc, #1888]	; ab4 <.text+0xab4>
     350:	05c30000 	streqb	r0, [r3]
     354:	e1a00006 	mov	r0, r6
     358:	eb00076c 	bl	2110 <strcmp>
     35c:	e3500000 	cmp	r0, #0	; 0x0
     360:	1a00000b 	bne	394 <parseSettings+0x108>
        {
            printTrace("DIAG#3#DONE\r\n");
     364:	e59f074c 	ldr	r0, [pc, #1868]	; ab8 <.text+0xab8>
     368:	ebffff87 	bl	18c <printTrace>
            AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
            aatDiagStep = 4;
            diagForce = maxForce;
     36c:	e59f3748 	ldr	r3, [pc, #1864]	; abc <.text+0xabc>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     370:	e3a02020 	mov	r2, #32	; 0x20
     374:	e5931000 	ldr	r1, [r3]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     378:	e3e03c0b 	mvn	r3, #2816	; 0xb00
     37c:	e50320cf 	str	r2, [r3, #-207]
     380:	e59f3724 	ldr	r3, [pc, #1828]	; aac <.text+0xaac>
     384:	e3a02004 	mov	r2, #4	; 0x4
     388:	e5c32000 	strb	r2, [r3]
     38c:	e59f372c 	ldr	r3, [pc, #1836]	; ac0 <.text+0xac0>
     390:	e5831000 	str	r1, [r3]
        }
    }
    if (strcmp(cmdParts, "POSITION") == 0)
     394:	e1a00006 	mov	r0, r6
     398:	e59f1724 	ldr	r1, [pc, #1828]	; ac4 <.text+0xac4>
     39c:	eb00075b 	bl	2110 <strcmp>
     3a0:	e3500000 	cmp	r0, #0	; 0x0
     3a4:	1a000035 	bne	480 <parseSettings+0x1f4>
    {
        // POSITION SETTING
        cmdParts = strtok( NULL, cmdDelim );
     3a8:	e28d4012 	add	r4, sp, #18	; 0x12
     3ac:	e1a01004 	mov	r1, r4
     3b0:	eb0007ae 	bl	2270 <strtok>
        if (strcmp(cmdParts, "MAX") == 0)
     3b4:	e59f170c 	ldr	r1, [pc, #1804]	; ac8 <.text+0xac8>
     3b8:	e1a06000 	mov	r6, r0
     3bc:	eb000753 	bl	2110 <strcmp>
     3c0:	e3500000 	cmp	r0, #0	; 0x0
     3c4:	1a00000b 	bne	3f8 <parseSettings+0x16c>
        {
            //MAX POSITION
            maxPos = atoi(strtok( NULL, cmdDelim ));
     3c8:	e1a01004 	mov	r1, r4
     3cc:	eb0007a7 	bl	2270 <strtok>
     3d0:	eb0006ec 	bl	1f88 <atoi>
     3d4:	e59f36f0 	ldr	r3, [pc, #1776]	; acc <.text+0xacc>
     3d8:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"MAX POSITION IS SET TO: %d\r\n", maxPos);
     3dc:	e1a02000 	mov	r2, r0
     3e0:	e59f16e8 	ldr	r1, [pc, #1768]	; ad0 <.text+0xad0>
     3e4:	e59f06e8 	ldr	r0, [pc, #1768]	; ad4 <.text+0xad4>
     3e8:	e583c000 	str	ip, [r3]
     3ec:	eb000710 	bl	2034 <sprintf>
            printTrace(msg);
     3f0:	e59f06dc 	ldr	r0, [pc, #1756]	; ad4 <.text+0xad4>
     3f4:	ebffff64 	bl	18c <printTrace>
        }
        if (strcmp(cmdParts, "MIN") == 0)
     3f8:	e1a00006 	mov	r0, r6
     3fc:	e59f16d4 	ldr	r1, [pc, #1748]	; ad8 <.text+0xad8>
     400:	eb000742 	bl	2110 <strcmp>
     404:	e3500000 	cmp	r0, #0	; 0x0
     408:	1a00000b 	bne	43c <parseSettings+0x1b0>
        {
            //MIN POSITION
            minPos = atoi(strtok( NULL, cmdDelim ));
     40c:	e1a01004 	mov	r1, r4
     410:	eb000796 	bl	2270 <strtok>
     414:	eb0006db 	bl	1f88 <atoi>
     418:	e59f36bc 	ldr	r3, [pc, #1724]	; adc <.text+0xadc>
     41c:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"MIN POSITION IS SET TO: %d\r\n", minPos);
     420:	e1a02000 	mov	r2, r0
     424:	e59f16b4 	ldr	r1, [pc, #1716]	; ae0 <.text+0xae0>
     428:	e59f06a4 	ldr	r0, [pc, #1700]	; ad4 <.text+0xad4>
     42c:	e583c000 	str	ip, [r3]
     430:	eb0006ff 	bl	2034 <sprintf>
            printTrace(msg);
     434:	e59f0698 	ldr	r0, [pc, #1688]	; ad4 <.text+0xad4>
     438:	ebffff53 	bl	18c <printTrace>
        }
        if (strcmp(cmdParts, "SET") == 0)
     43c:	e1a00006 	mov	r0, r6
     440:	e59f169c 	ldr	r1, [pc, #1692]	; ae4 <.text+0xae4>
     444:	eb000731 	bl	2110 <strcmp>
     448:	e3500000 	cmp	r0, #0	; 0x0
     44c:	1a00000b 	bne	480 <parseSettings+0x1f4>
        {
            //CUR POSITION
            curPos = atoi(strtok( NULL, cmdDelim ));
     450:	e1a01004 	mov	r1, r4
     454:	eb000785 	bl	2270 <strtok>
     458:	eb0006ca 	bl	1f88 <atoi>
     45c:	e59f3684 	ldr	r3, [pc, #1668]	; ae8 <.text+0xae8>
     460:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"CURRENT POSITION IS SET TO: %d\r\n", curPos);
     464:	e1a02000 	mov	r2, r0
     468:	e59f167c 	ldr	r1, [pc, #1660]	; aec <.text+0xaec>
     46c:	e59f0660 	ldr	r0, [pc, #1632]	; ad4 <.text+0xad4>
     470:	e583c000 	str	ip, [r3]
     474:	eb0006ee 	bl	2034 <sprintf>
            printTrace(msg);
     478:	e59f0654 	ldr	r0, [pc, #1620]	; ad4 <.text+0xad4>
     47c:	ebffff42 	bl	18c <printTrace>
        }
    }
    if (strcmp(cmdParts, "FORCE") == 0)
     480:	e1a00006 	mov	r0, r6
     484:	e59f1664 	ldr	r1, [pc, #1636]	; af0 <.text+0xaf0>
     488:	eb000720 	bl	2110 <strcmp>
     48c:	e3500000 	cmp	r0, #0	; 0x0
     490:	1a000057 	bne	5f4 <parseSettings+0x368>
    {
        // FORCE SETTING
        cmdParts = strtok( NULL, cmdDelim );
     494:	e28d4012 	add	r4, sp, #18	; 0x12
     498:	e1a01004 	mov	r1, r4
     49c:	eb000773 	bl	2270 <strtok>
        if (strcmp(cmdParts, "MAX") == 0)
     4a0:	e59f1620 	ldr	r1, [pc, #1568]	; ac8 <.text+0xac8>
     4a4:	e1a06000 	mov	r6, r0
     4a8:	eb000718 	bl	2110 <strcmp>
     4ac:	e3500000 	cmp	r0, #0	; 0x0
     4b0:	1a00000b 	bne	4e4 <parseSettings+0x258>
        {
            //MAX FORCE
            maxForce = atoi(strtok( NULL, cmdDelim ));
     4b4:	e1a01004 	mov	r1, r4
     4b8:	eb00076c 	bl	2270 <strtok>
     4bc:	eb0006b1 	bl	1f88 <atoi>
     4c0:	e59f35f4 	ldr	r3, [pc, #1524]	; abc <.text+0xabc>
     4c4:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"MAX FORCE IS SET TO: %d\r\n", maxForce);
     4c8:	e1a02000 	mov	r2, r0
     4cc:	e59f1620 	ldr	r1, [pc, #1568]	; af4 <.text+0xaf4>
     4d0:	e59f05fc 	ldr	r0, [pc, #1532]	; ad4 <.text+0xad4>
     4d4:	e583c000 	str	ip, [r3]
     4d8:	eb0006d5 	bl	2034 <sprintf>
            printTrace(msg);
     4dc:	e59f05f0 	ldr	r0, [pc, #1520]	; ad4 <.text+0xad4>
     4e0:	ebffff29 	bl	18c <printTrace>
        }
        if (strcmp(cmdParts, "MIN") == 0)
     4e4:	e1a00006 	mov	r0, r6
     4e8:	e59f15e8 	ldr	r1, [pc, #1512]	; ad8 <.text+0xad8>
     4ec:	eb000707 	bl	2110 <strcmp>
     4f0:	e3500000 	cmp	r0, #0	; 0x0
     4f4:	1a00000b 	bne	528 <parseSettings+0x29c>
        {
            //MIN FORCE
            minForce = atoi(strtok( NULL, cmdDelim ));
     4f8:	e1a01004 	mov	r1, r4
     4fc:	eb00075b 	bl	2270 <strtok>
     500:	eb0006a0 	bl	1f88 <atoi>
     504:	e59f35ec 	ldr	r3, [pc, #1516]	; af8 <.text+0xaf8>
     508:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"MIN FORCE IS SET TO: %d\r\n", minForce);
     50c:	e1a02000 	mov	r2, r0
     510:	e59f15e4 	ldr	r1, [pc, #1508]	; afc <.text+0xafc>
     514:	e59f05b8 	ldr	r0, [pc, #1464]	; ad4 <.text+0xad4>
     518:	e583c000 	str	ip, [r3]
     51c:	eb0006c4 	bl	2034 <sprintf>
            printTrace(msg);
     520:	e59f05ac 	ldr	r0, [pc, #1452]	; ad4 <.text+0xad4>
     524:	ebffff18 	bl	18c <printTrace>
        }
        if (strcmp(cmdParts, "SET") == 0)
     528:	e1a00006 	mov	r0, r6
     52c:	e59f15b0 	ldr	r1, [pc, #1456]	; ae4 <.text+0xae4>
     530:	eb0006f6 	bl	2110 <strcmp>
     534:	e3500000 	cmp	r0, #0	; 0x0
     538:	1a00000b 	bne	56c <parseSettings+0x2e0>
        {
            //CUR FORCE
            curForce = atoi(strtok( NULL, cmdDelim ));
     53c:	e1a01004 	mov	r1, r4
     540:	eb00074a 	bl	2270 <strtok>
     544:	eb00068f 	bl	1f88 <atoi>
     548:	e59f35b0 	ldr	r3, [pc, #1456]	; b00 <.text+0xb00>
     54c:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"CURRENT FORCE IS SET TO: %d\r\n", curForce);
     550:	e1a02000 	mov	r2, r0
     554:	e59f15a8 	ldr	r1, [pc, #1448]	; b04 <.text+0xb04>
     558:	e59f0574 	ldr	r0, [pc, #1396]	; ad4 <.text+0xad4>
     55c:	e583c000 	str	ip, [r3]
     560:	eb0006b3 	bl	2034 <sprintf>
            printTrace(msg);
     564:	e59f0568 	ldr	r0, [pc, #1384]	; ad4 <.text+0xad4>
     568:	ebffff07 	bl	18c <printTrace>
        }
        //AAT process
        if (strcmp(cmdParts, "DIAGMIN") == 0)
     56c:	e1a00006 	mov	r0, r6
     570:	e59f1590 	ldr	r1, [pc, #1424]	; b08 <.text+0xb08>
     574:	eb0006e5 	bl	2110 <strcmp>
     578:	e3500000 	cmp	r0, #0	; 0x0
     57c:	1a00000b 	bne	5b0 <parseSettings+0x324>
        {
            //CUR FORCE
            minDiagForce = atoi(strtok( NULL, cmdDelim ));
     580:	e1a01004 	mov	r1, r4
     584:	eb000739 	bl	2270 <strtok>
     588:	eb00067e 	bl	1f88 <atoi>
     58c:	e59f3578 	ldr	r3, [pc, #1400]	; b0c <.text+0xb0c>
     590:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"MINIMUM DIAG FORCE IS SET TO: %d\r\n", minDiagForce);
     594:	e1a02000 	mov	r2, r0
     598:	e59f1570 	ldr	r1, [pc, #1392]	; b10 <.text+0xb10>
     59c:	e59f0530 	ldr	r0, [pc, #1328]	; ad4 <.text+0xad4>
     5a0:	e583c000 	str	ip, [r3]
     5a4:	eb0006a2 	bl	2034 <sprintf>
            printTrace(msg);
     5a8:	e59f0524 	ldr	r0, [pc, #1316]	; ad4 <.text+0xad4>
     5ac:	ebfffef6 	bl	18c <printTrace>
        }
        if (strcmp(cmdParts, "DIAGLOCK") == 0)
     5b0:	e1a00006 	mov	r0, r6
     5b4:	e59f1558 	ldr	r1, [pc, #1368]	; b14 <.text+0xb14>
     5b8:	eb0006d4 	bl	2110 <strcmp>
     5bc:	e3500000 	cmp	r0, #0	; 0x0
     5c0:	1a00000b 	bne	5f4 <parseSettings+0x368>
        {
            //CUR FORCE
            lockDiagForce = atoi(strtok( NULL, cmdDelim ));
     5c4:	e1a01004 	mov	r1, r4
     5c8:	eb000728 	bl	2270 <strtok>
     5cc:	eb00066d 	bl	1f88 <atoi>
     5d0:	e59f3540 	ldr	r3, [pc, #1344]	; b18 <.text+0xb18>
     5d4:	e1a0c000 	mov	ip, r0
            sprintf((char *)msg,"LOCK DIAG FORCE IS SET TO: %d\r\n", lockDiagForce);
     5d8:	e1a02000 	mov	r2, r0
     5dc:	e59f1538 	ldr	r1, [pc, #1336]	; b1c <.text+0xb1c>
     5e0:	e59f04ec 	ldr	r0, [pc, #1260]	; ad4 <.text+0xad4>
     5e4:	e583c000 	str	ip, [r3]
     5e8:	eb000691 	bl	2034 <sprintf>
            printTrace(msg);
     5ec:	e59f04e0 	ldr	r0, [pc, #1248]	; ad4 <.text+0xad4>
     5f0:	ebfffee5 	bl	18c <printTrace>
        }
    }
    //AAT setting
    if (strcmp(cmdParts, "PRESSURE") == 0)
     5f4:	e1a00006 	mov	r0, r6
     5f8:	e59f1520 	ldr	r1, [pc, #1312]	; b20 <.text+0xb20>
     5fc:	eb0006c3 	bl	2110 <strcmp>
     600:	e3500000 	cmp	r0, #0	; 0x0
     604:	1a000010 	bne	64c <parseSettings+0x3c0>
    {
        cmdParts = strtok( NULL, cmdDelim );
     608:	e28d1012 	add	r1, sp, #18	; 0x12
     60c:	eb000717 	bl	2270 <strtok>
        if (strcmp(cmdParts, "SETLOCK") == 0)
     610:	e59f150c 	ldr	r1, [pc, #1292]	; b24 <.text+0xb24>
     614:	e1a06000 	mov	r6, r0
     618:	eb0006bc 	bl	2110 <strcmp>
     61c:	e3500000 	cmp	r0, #0	; 0x0
     620:	1a000009 	bne	64c <parseSettings+0x3c0>
        {
            //LOCK PRESSURE
            lockDiagPressure = pressure;
     624:	e59f34fc 	ldr	r3, [pc, #1276]	; b28 <.text+0xb28>
     628:	e593c000 	ldr	ip, [r3]
     62c:	e59f34f8 	ldr	r3, [pc, #1272]	; b2c <.text+0xb2c>
            sprintf((char *)msg,"LOCK PRESSURE IS SET TO: %d\r\n", lockDiagPressure);
     630:	e1a0200c 	mov	r2, ip
     634:	e59f0498 	ldr	r0, [pc, #1176]	; ad4 <.text+0xad4>
     638:	e59f14f0 	ldr	r1, [pc, #1264]	; b30 <.text+0xb30>
     63c:	e583c000 	str	ip, [r3]
     640:	eb00067b 	bl	2034 <sprintf>
            printTrace(msg);
     644:	e59f0488 	ldr	r0, [pc, #1160]	; ad4 <.text+0xad4>
     648:	ebfffecf 	bl	18c <printTrace>
        }
    }
    if (strcmp(cmdParts, "SETTINGS") == 0)
     64c:	e1a00006 	mov	r0, r6
     650:	e59f14dc 	ldr	r1, [pc, #1244]	; b34 <.text+0xb34>
     654:	eb0006ad 	bl	2110 <strcmp>
     658:	e3500000 	cmp	r0, #0	; 0x0
     65c:	1a00003d 	bne	758 <parseSettings+0x4cc>
    {
        //SETTINGS
        cmdParts = strtok( NULL, cmdDelim );
     660:	e28d1012 	add	r1, sp, #18	; 0x12
     664:	eb000701 	bl	2270 <strtok>
        if (strcmp(cmdParts, "GET") == 0)
     668:	e59f14c8 	ldr	r1, [pc, #1224]	; b38 <.text+0xb38>
     66c:	e1a06000 	mov	r6, r0
     670:	eb0006a6 	bl	2110 <strcmp>
     674:	e3500000 	cmp	r0, #0	; 0x0
     678:	1a000005 	bne	694 <parseSettings+0x408>
        {
            sprintf((char *)msg,"SETTINGS: %-80s\r\n", OUR_FLASH_ADDR);
     67c:	e59f0450 	ldr	r0, [pc, #1104]	; ad4 <.text+0xad4>
     680:	e59f14b4 	ldr	r1, [pc, #1204]	; b3c <.text+0xb3c>
     684:	e59f24b4 	ldr	r2, [pc, #1204]	; b40 <.text+0xb40>
     688:	eb000669 	bl	2034 <sprintf>
            printTrace(msg);
     68c:	e59f0440 	ldr	r0, [pc, #1088]	; ad4 <.text+0xad4>
     690:	ebfffebd 	bl	18c <printTrace>
        }
        if (strcmp(cmdParts, "SET") == 0)
     694:	e1a00006 	mov	r0, r6
     698:	e59f1444 	ldr	r1, [pc, #1092]	; ae4 <.text+0xae4>
     69c:	eb00069b 	bl	2110 <strcmp>
     6a0:	e3500000 	cmp	r0, #0	; 0x0
     6a4:	1a00002b 	bne	758 <parseSettings+0x4cc>
     6a8:	e59f2494 	ldr	r2, [pc, #1172]	; b44 <.text+0xb44>
        {
            for(int r = 0; r < 128; r++)
            {
                settings[r] = '\0';
     6ac:	e3a03000 	mov	r3, #0	; 0x0
     6b0:	e4c23001 	strb	r3, [r2], #1
     6b4:	e59f348c 	ldr	r3, [pc, #1164]	; b48 <.text+0xb48>
     6b8:	e1520003 	cmp	r2, r3
     6bc:	1afffffa 	bne	6ac <parseSettings+0x420>
            }
            sprintf((char *)settings,"POSITION#MIN#%d~POSITION#MAX#%d~POSITION#SET#%d~FORCE#MIN#%d~FORCE#MAX#%d~FORCE#SET#%d", minPos, maxPos, curPos, minForce, maxForce, curForce);
     6c0:	e59f3420 	ldr	r3, [pc, #1056]	; ae8 <.text+0xae8>
     6c4:	e5935000 	ldr	r5, [r3]
     6c8:	e59f3428 	ldr	r3, [pc, #1064]	; af8 <.text+0xaf8>
     6cc:	e5934000 	ldr	r4, [r3]
     6d0:	e59f33e4 	ldr	r3, [pc, #996]	; abc <.text+0xabc>
     6d4:	e593e000 	ldr	lr, [r3]
     6d8:	e59f3420 	ldr	r3, [pc, #1056]	; b00 <.text+0xb00>
     6dc:	e59f23f8 	ldr	r2, [pc, #1016]	; adc <.text+0xadc>
     6e0:	e593c000 	ldr	ip, [r3]
     6e4:	e59f33e0 	ldr	r3, [pc, #992]	; acc <.text+0xacc>
     6e8:	e5922000 	ldr	r2, [r2]
     6ec:	e5933000 	ldr	r3, [r3]
     6f0:	e59f1454 	ldr	r1, [pc, #1108]	; b4c <.text+0xb4c>
     6f4:	e59f0448 	ldr	r0, [pc, #1096]	; b44 <.text+0xb44>
     6f8:	e58de008 	str	lr, [sp, #8]
     6fc:	e58dc00c 	str	ip, [sp, #12]
     700:	e58d4004 	str	r4, [sp, #4]
     704:	e58d5000 	str	r5, [sp]
     708:	eb000649 	bl	2034 <sprintf>
            settings_size = strlen(settings) + 1;
     70c:	e59f0430 	ldr	r0, [pc, #1072]	; b44 <.text+0xb44>
     710:	eb0006b2 	bl	21e0 <strlen>
            flashWrite(OUR_FLASH_ADDR, settings, settings_size);
     714:	e59f1428 	ldr	r1, [pc, #1064]	; b44 <.text+0xb44>
     718:	e2802001 	add	r2, r0, #1	; 0x1
     71c:	e59f342c 	ldr	r3, [pc, #1068]	; b50 <.text+0xb50>
     720:	e1a04000 	mov	r4, r0
     724:	e59f0414 	ldr	r0, [pc, #1044]	; b40 <.text+0xb40>
     728:	e1a0e00f 	mov	lr, pc
     72c:	e12fff13 	bx	r3
            printTrace(settings);
            sprintf((char *)msg,"\r\nWrote %d bytes to flash at address 0x%08X.\r\n", (3 + settings_size) & ~3, OUR_FLASH_ADDR);
     730:	e2844004 	add	r4, r4, #4	; 0x4
     734:	e59f0408 	ldr	r0, [pc, #1032]	; b44 <.text+0xb44>
     738:	ebfffe93 	bl	18c <printTrace>
     73c:	e3c42003 	bic	r2, r4, #3	; 0x3
     740:	e59f038c 	ldr	r0, [pc, #908]	; ad4 <.text+0xad4>
     744:	e59f1408 	ldr	r1, [pc, #1032]	; b54 <.text+0xb54>
     748:	e59f33f0 	ldr	r3, [pc, #1008]	; b40 <.text+0xb40>
     74c:	eb000638 	bl	2034 <sprintf>
            printTrace(msg);
     750:	e59f037c 	ldr	r0, [pc, #892]	; ad4 <.text+0xad4>
     754:	ebfffe8c 	bl	18c <printTrace>
        }
    }
    if (strcmp(cmdParts, "READINGS") == 0)
     758:	e1a00006 	mov	r0, r6
     75c:	e59f13f4 	ldr	r1, [pc, #1012]	; b58 <.text+0xb58>
     760:	eb00066a 	bl	2110 <strcmp>
     764:	e3500000 	cmp	r0, #0	; 0x0
     768:	1a00002f 	bne	82c <parseSettings+0x5a0>
    {
        // READINGS
        cmdParts = strtok( NULL, cmdDelim );
     76c:	e28d4012 	add	r4, sp, #18	; 0x12
     770:	e1a01004 	mov	r1, r4
     774:	eb0006bd 	bl	2270 <strtok>
        if (strcmp(cmdParts, "START") == 0)
     778:	e59f1324 	ldr	r1, [pc, #804]	; aa4 <.text+0xaa4>
     77c:	e1a06000 	mov	r6, r0
     780:	eb000662 	bl	2110 <strcmp>
     784:	e3500000 	cmp	r0, #0	; 0x0
     788:	1a000019 	bne	7f4 <parseSettings+0x568>
        {
            //START
            cmdParts = strtok( NULL, cmdDelim );
     78c:	e1a01004 	mov	r1, r4
     790:	eb0006b6 	bl	2270 <strtok>
            if (strcmp(cmdParts, "TRACE") == 0)
     794:	e59f13c0 	ldr	r1, [pc, #960]	; b5c <.text+0xb5c>
     798:	e1a06000 	mov	r6, r0
     79c:	eb00065b 	bl	2110 <strcmp>
     7a0:	e2504000 	subs	r4, r0, #0	; 0x0
     7a4:	1a000008 	bne	7cc <parseSettings+0x540>
            {
                sprintf((char *)msg,"READINGS STARTED\r\n", maxPos);
     7a8:	e59f331c 	ldr	r3, [pc, #796]	; acc <.text+0xacc>
     7ac:	e59f13ac 	ldr	r1, [pc, #940]	; b60 <.text+0xb60>
     7b0:	e5932000 	ldr	r2, [r3]
     7b4:	e59f0318 	ldr	r0, [pc, #792]	; ad4 <.text+0xad4>
     7b8:	eb00061d 	bl	2034 <sprintf>
                printTrace(msg);
     7bc:	e59f0310 	ldr	r0, [pc, #784]	; ad4 <.text+0xad4>
     7c0:	ebfffe71 	bl	18c <printTrace>
                dataReading = 0;
     7c4:	e59f3398 	ldr	r3, [pc, #920]	; b64 <.text+0xb64>
     7c8:	e5c34000 	strb	r4, [r3]
            }
            if (strcmp(cmdParts, "DATA") == 0)
     7cc:	e1a00006 	mov	r0, r6
     7d0:	e59f1390 	ldr	r1, [pc, #912]	; b68 <.text+0xb68>
     7d4:	eb00064d 	bl	2110 <strcmp>
     7d8:	e3500000 	cmp	r0, #0	; 0x0
            {
                dataReading = 1;
     7dc:	059f3380 	ldreq	r3, [pc, #896]	; b64 <.text+0xb64>
     7e0:	03a02001 	moveq	r2, #1	; 0x1
     7e4:	05c32000 	streqb	r2, [r3]
            }
            reading = 1;
     7e8:	e59f337c 	ldr	r3, [pc, #892]	; b6c <.text+0xb6c>
     7ec:	e3a02001 	mov	r2, #1	; 0x1
     7f0:	e5c32000 	strb	r2, [r3]
        }
        if (strcmp(cmdParts, "STOP") == 0)
     7f4:	e1a00006 	mov	r0, r6
     7f8:	e59f12b0 	ldr	r1, [pc, #688]	; ab0 <.text+0xab0>
     7fc:	eb000643 	bl	2110 <strcmp>
     800:	e2504000 	subs	r4, r0, #0	; 0x0
     804:	1a000008 	bne	82c <parseSettings+0x5a0>
        {
            //STOP
            sprintf((char *)msg,"READINGS STOPPED\r\n", minPos);
     808:	e59f32cc 	ldr	r3, [pc, #716]	; adc <.text+0xadc>
     80c:	e59f135c 	ldr	r1, [pc, #860]	; b70 <.text+0xb70>
     810:	e5932000 	ldr	r2, [r3]
     814:	e59f02b8 	ldr	r0, [pc, #696]	; ad4 <.text+0xad4>
     818:	eb000605 	bl	2034 <sprintf>
            printTrace(msg);
     81c:	e59f02b0 	ldr	r0, [pc, #688]	; ad4 <.text+0xad4>
     820:	ebfffe59 	bl	18c <printTrace>
            reading = 0;
     824:	e59f3340 	ldr	r3, [pc, #832]	; b6c <.text+0xb6c>
     828:	e5c34000 	strb	r4, [r3]
        }
    }
    if (strcmp(cmdParts, "VALUES") == 0)
     82c:	e1a00006 	mov	r0, r6
     830:	e59f133c 	ldr	r1, [pc, #828]	; b74 <.text+0xb74>
     834:	eb000635 	bl	2110 <strcmp>
     838:	e3500000 	cmp	r0, #0	; 0x0
     83c:	1a00001a 	bne	8ac <parseSettings+0x620>
    {
        // GET CURRENT VALUES
        cmdParts = strtok( NULL, cmdDelim );
     840:	e28d1012 	add	r1, sp, #18	; 0x12
     844:	eb000689 	bl	2270 <strtok>
        if (strcmp(cmdParts, "GET") == 0)
     848:	e59f12e8 	ldr	r1, [pc, #744]	; b38 <.text+0xb38>
     84c:	e1a06000 	mov	r6, r0
     850:	eb00062e 	bl	2110 <strcmp>
     854:	e3500000 	cmp	r0, #0	; 0x0
     858:	1a000013 	bne	8ac <parseSettings+0x620>
        {
            sprintf((char *)msg,"POSITION#MIN#%d~POSITION#MAX#%d~POSITION#SET#%d~FORCE#MIN#%d~FORCE#MAX#%d~FORCE#SET#%d", minPos, maxPos, curPos, minForce, maxForce, curForce);
     85c:	e59f3284 	ldr	r3, [pc, #644]	; ae8 <.text+0xae8>
     860:	e5935000 	ldr	r5, [r3]
     864:	e59f328c 	ldr	r3, [pc, #652]	; af8 <.text+0xaf8>
     868:	e5934000 	ldr	r4, [r3]
     86c:	e59f3248 	ldr	r3, [pc, #584]	; abc <.text+0xabc>
     870:	e593e000 	ldr	lr, [r3]
     874:	e59f3284 	ldr	r3, [pc, #644]	; b00 <.text+0xb00>
     878:	e593c000 	ldr	ip, [r3]
     87c:	e59f3258 	ldr	r3, [pc, #600]	; adc <.text+0xadc>
     880:	e5932000 	ldr	r2, [r3]
     884:	e59f3240 	ldr	r3, [pc, #576]	; acc <.text+0xacc>
     888:	e59f0244 	ldr	r0, [pc, #580]	; ad4 <.text+0xad4>
     88c:	e5933000 	ldr	r3, [r3]
     890:	e59f12b4 	ldr	r1, [pc, #692]	; b4c <.text+0xb4c>
     894:	e58d5000 	str	r5, [sp]
     898:	e98d4010 	stmib	sp, {r4, lr}
     89c:	e58dc00c 	str	ip, [sp, #12]
     8a0:	eb0005e3 	bl	2034 <sprintf>
            printTrace(msg);
     8a4:	e59f0228 	ldr	r0, [pc, #552]	; ad4 <.text+0xad4>
     8a8:	ebfffe37 	bl	18c <printTrace>
        }
    }
    if (strcmp(cmdParts, "LED") == 0)
     8ac:	e1a00006 	mov	r0, r6
     8b0:	e59f12c0 	ldr	r1, [pc, #704]	; b78 <.text+0xb78>
     8b4:	eb000615 	bl	2110 <strcmp>
     8b8:	e3500000 	cmp	r0, #0	; 0x0
     8bc:	1a000071 	bne	a88 <parseSettings+0x7fc>
    {
        // LEDs control
        cmdParts = strtok( NULL, cmdDelim );
     8c0:	e28d5012 	add	r5, sp, #18	; 0x12
     8c4:	e1a01005 	mov	r1, r5
     8c8:	eb000668 	bl	2270 <strtok>
        if (strcmp(cmdParts, "RED") == 0)
     8cc:	e59f12a8 	ldr	r1, [pc, #680]	; b7c <.text+0xb7c>
     8d0:	e1a04000 	mov	r4, r0
     8d4:	eb00060d 	bl	2110 <strcmp>
     8d8:	e3500000 	cmp	r0, #0	; 0x0
     8dc:	1a00001b 	bne	950 <parseSettings+0x6c4>
        {
            //GREEN LED
            cmdParts = strtok( NULL, cmdDelim );
     8e0:	e1a01005 	mov	r1, r5
     8e4:	eb000661 	bl	2270 <strtok>
            if (strcmp(cmdParts, "ON") == 0)
     8e8:	e59f1290 	ldr	r1, [pc, #656]	; b80 <.text+0xb80>
     8ec:	e1a04000 	mov	r4, r0
     8f0:	eb000606 	bl	2110 <strcmp>
     8f4:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     8f8:	03a02008 	moveq	r2, #8	; 0x8
     8fc:	03e03c0b 	mvneq	r3, #2816	; 0xb00
     900:	050320cf 	streq	r2, [r3, #-207]
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED1);
            }
            if (strcmp(cmdParts, "OFF") == 0)
     904:	e59f1278 	ldr	r1, [pc, #632]	; b84 <.text+0xb84>
     908:	e1a00004 	mov	r0, r4
     90c:	eb0005ff 	bl	2110 <strcmp>
     910:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     914:	03a02008 	moveq	r2, #8	; 0x8
     918:	03e03c0b 	mvneq	r3, #2816	; 0xb00
     91c:	050320cb 	streq	r2, [r3, #-203]
            {
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
            }
            if (strcmp(cmdParts, "SET") == 0)
     920:	e1a00004 	mov	r0, r4
     924:	e59f11b8 	ldr	r1, [pc, #440]	; ae4 <.text+0xae4>
     928:	eb0005f8 	bl	2110 <strcmp>
     92c:	e3500000 	cmp	r0, #0	; 0x0
     930:	1a000006 	bne	950 <parseSettings+0x6c4>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     934:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     938:	e3a03008 	mov	r3, #8	; 0x8
     93c:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     940:	e0833003 	add	r3, r3, r3
     944:	e50230cb 	str	r3, [r2, #-203]
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED1);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
            }
        }
        if (strcmp(cmdParts, "YELLOW") == 0)
     948:	e2833010 	add	r3, r3, #16	; 0x10
     94c:	e50230cb 	str	r3, [r2, #-203]
     950:	e1a00004 	mov	r0, r4
     954:	e59f122c 	ldr	r1, [pc, #556]	; b88 <.text+0xb88>
     958:	eb0005ec 	bl	2110 <strcmp>
     95c:	e3500000 	cmp	r0, #0	; 0x0
     960:	1a00001b 	bne	9d4 <parseSettings+0x748>
        {
            //YELLOW LED
            cmdParts = strtok( NULL, cmdDelim );
     964:	e28d1012 	add	r1, sp, #18	; 0x12
     968:	eb000640 	bl	2270 <strtok>
            if (strcmp(cmdParts, "ON") == 0)
     96c:	e59f120c 	ldr	r1, [pc, #524]	; b80 <.text+0xb80>
     970:	e1a04000 	mov	r4, r0
     974:	eb0005e5 	bl	2110 <strcmp>
     978:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     97c:	03a02010 	moveq	r2, #16	; 0x10
     980:	03e03c0b 	mvneq	r3, #2816	; 0xb00
     984:	050320cf 	streq	r2, [r3, #-207]
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
            }
            if (strcmp(cmdParts, "OFF") == 0)
     988:	e59f11f4 	ldr	r1, [pc, #500]	; b84 <.text+0xb84>
     98c:	e1a00004 	mov	r0, r4
     990:	eb0005de 	bl	2110 <strcmp>
     994:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     998:	03a02010 	moveq	r2, #16	; 0x10
     99c:	03e03c0b 	mvneq	r3, #2816	; 0xb00
     9a0:	050320cb 	streq	r2, [r3, #-203]
            {
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
            }
            if (strcmp(cmdParts, "SET") == 0)
     9a4:	e1a00004 	mov	r0, r4
     9a8:	e59f1134 	ldr	r1, [pc, #308]	; ae4 <.text+0xae4>
     9ac:	eb0005d7 	bl	2110 <strcmp>
     9b0:	e3500000 	cmp	r0, #0	; 0x0
     9b4:	1a000006 	bne	9d4 <parseSettings+0x748>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     9b8:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     9bc:	e3a03010 	mov	r3, #16	; 0x10
     9c0:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     9c4:	e3a03008 	mov	r3, #8	; 0x8
     9c8:	e50230cb 	str	r3, [r2, #-203]
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
            }
        }
        if (strcmp(cmdParts, "GREEN") == 0)
     9cc:	e2833018 	add	r3, r3, #24	; 0x18
     9d0:	e50230cb 	str	r3, [r2, #-203]
     9d4:	e1a00004 	mov	r0, r4
     9d8:	e59f11ac 	ldr	r1, [pc, #428]	; b8c <.text+0xb8c>
     9dc:	eb0005cb 	bl	2110 <strcmp>
     9e0:	e3500000 	cmp	r0, #0	; 0x0
     9e4:	1a00001b 	bne	a58 <parseSettings+0x7cc>
        {
            //RED LED
            cmdParts = strtok( NULL, cmdDelim );
     9e8:	e28d1012 	add	r1, sp, #18	; 0x12
     9ec:	eb00061f 	bl	2270 <strtok>
            if (strcmp(cmdParts, "ON") == 0)
     9f0:	e59f1188 	ldr	r1, [pc, #392]	; b80 <.text+0xb80>
     9f4:	e1a04000 	mov	r4, r0
     9f8:	eb0005c4 	bl	2110 <strcmp>
     9fc:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     a00:	03a02020 	moveq	r2, #32	; 0x20
     a04:	03e03c0b 	mvneq	r3, #2816	; 0xb00
     a08:	050320cf 	streq	r2, [r3, #-207]
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
            }
            if (strcmp(cmdParts, "OFF") == 0)
     a0c:	e59f1170 	ldr	r1, [pc, #368]	; b84 <.text+0xb84>
     a10:	e1a00004 	mov	r0, r4
     a14:	eb0005bd 	bl	2110 <strcmp>
     a18:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     a1c:	03a02020 	moveq	r2, #32	; 0x20
     a20:	03e03c0b 	mvneq	r3, #2816	; 0xb00
     a24:	050320cb 	streq	r2, [r3, #-203]
            {
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
            }
            if (strcmp(cmdParts, "SET") == 0)
     a28:	e1a00004 	mov	r0, r4
     a2c:	e59f10b0 	ldr	r1, [pc, #176]	; ae4 <.text+0xae4>
     a30:	eb0005b6 	bl	2110 <strcmp>
     a34:	e3500000 	cmp	r0, #0	; 0x0
     a38:	1a000006 	bne	a58 <parseSettings+0x7cc>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     a3c:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     a40:	e3a03020 	mov	r3, #32	; 0x20
     a44:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     a48:	e3a03010 	mov	r3, #16	; 0x10
     a4c:	e50230cb 	str	r3, [r2, #-203]
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
            }
        }
        if (strcmp(cmdParts, "ALLOFF") == 0)
     a50:	e3a03008 	mov	r3, #8	; 0x8
     a54:	e50230cb 	str	r3, [r2, #-203]
     a58:	e1a00004 	mov	r0, r4
     a5c:	e59f112c 	ldr	r1, [pc, #300]	; b90 <.text+0xb90>
     a60:	eb0005aa 	bl	2110 <strcmp>
     a64:	e3500000 	cmp	r0, #0	; 0x0
     a68:	1a000006 	bne	a88 <parseSettings+0x7fc>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     a6c:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     a70:	e3a03008 	mov	r3, #8	; 0x8
     a74:	e50230cb 	str	r3, [r2, #-203]
        {
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
        }
    }
}
     a78:	e0833003 	add	r3, r3, r3
     a7c:	e50230cb 	str	r3, [r2, #-203]
     a80:	e2833010 	add	r3, r3, #16	; 0x10
     a84:	e50230cb 	str	r3, [r2, #-203]
     a88:	e28dd014 	add	sp, sp, #20	; 0x14
     a8c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
     a90:	0000ab28 	andeq	sl, r0, r8, lsr #22
     a94:	0000a85c 	andeq	sl, r0, ip, asr r8
     a98:	0000a864 	andeq	sl, r0, r4, ror #16
     a9c:	0000c350 	andeq	ip, r0, r0, asr r3
     aa0:	0000a874 	andeq	sl, r0, r4, ror r8
     aa4:	0000a87c 	andeq	sl, r0, ip, ror r8
     aa8:	002008fa 	streqd	r0, [r0], -sl
     aac:	002008fb 	streqd	r0, [r0], -fp
     ab0:	0000a884 	andeq	sl, r0, r4, lsl #17
     ab4:	0000a88c 	andeq	sl, r0, ip, lsl #17
     ab8:	0000a894 	muleq	r0, r4, r8
     abc:	00200010 	eoreq	r0, r0, r0, lsl r0
     ac0:	00200024 	eoreq	r0, r0, r4, lsr #32
     ac4:	0000a8a4 	andeq	sl, r0, r4, lsr #17
     ac8:	0000a8b0 	streqh	sl, [r0], -r0
     acc:	00200004 	eoreq	r0, r0, r4
     ad0:	0000a8b4 	streqh	sl, [r0], -r4
     ad4:	00200e80 	eoreq	r0, r0, r0, lsl #29
     ad8:	0000a980 	andeq	sl, r0, r0, lsl #19
     adc:	00200008 	eoreq	r0, r0, r8
     ae0:	0000a8d4 	ldreqd	sl, [r0], -r4
     ae4:	0000a8f4 	streqd	sl, [r0], -r4
     ae8:	0020000c 	eoreq	r0, r0, ip
     aec:	0000a8f8 	streqd	sl, [r0], -r8
     af0:	0000a91c 	andeq	sl, r0, ip, lsl r9
     af4:	0000a924 	andeq	sl, r0, r4, lsr #18
     af8:	00200014 	eoreq	r0, r0, r4, lsl r0
     afc:	0000a940 	andeq	sl, r0, r0, asr #18
     b00:	00200018 	eoreq	r0, r0, r8, lsl r0
     b04:	0000a95c 	andeq	sl, r0, ip, asr r9
     b08:	0000a97c 	andeq	sl, r0, ip, ror r9
     b0c:	0020001c 	eoreq	r0, r0, ip, lsl r0
     b10:	0000a984 	andeq	sl, r0, r4, lsl #19
     b14:	0000a9a8 	andeq	sl, r0, r8, lsr #19
     b18:	00200020 	eoreq	r0, r0, r0, lsr #32
     b1c:	0000a9b4 	streqh	sl, [r0], -r4
     b20:	0000a9d4 	ldreqd	sl, [r0], -r4
     b24:	0000a9e0 	andeq	sl, r0, r0, ror #19
     b28:	00201280 	eoreq	r1, r0, r0, lsl #5
     b2c:	002008fc 	streqd	r0, [r0], -ip
     b30:	0000a9e8 	andeq	sl, r0, r8, ror #19
     b34:	0000aa08 	andeq	sl, r0, r8, lsl #20
     b38:	0000aa14 	andeq	sl, r0, r4, lsl sl
     b3c:	0000aa18 	andeq	sl, r0, r8, lsl sl
     b40:	0011ff80 	andeqs	pc, r1, r0, lsl #31
     b44:	00200a14 	eoreq	r0, r0, r4, lsl sl
     b48:	00200a94 	mlaeq	r0, r4, sl, r0
     b4c:	0000aa2c 	andeq	sl, r0, ip, lsr #20
     b50:	00200860 	eoreq	r0, r0, r0, ror #16
     b54:	0000aa84 	andeq	sl, r0, r4, lsl #21
     b58:	0000aab4 	streqh	sl, [r0], -r4
     b5c:	0000aac0 	andeq	sl, r0, r0, asr #21
     b60:	0000aac8 	andeq	sl, r0, r8, asr #21
     b64:	002008f9 	streqd	r0, [r0], -r9
     b68:	0000aadc 	ldreqd	sl, [r0], -ip
     b6c:	002008f8 	streqd	r0, [r0], -r8
     b70:	0000aae4 	andeq	sl, r0, r4, ror #21
     b74:	0000aaf8 	streqd	sl, [r0], -r8
     b78:	0000ab00 	andeq	sl, r0, r0, lsl #22
     b7c:	0000ab04 	andeq	sl, r0, r4, lsl #22
     b80:	0000ab08 	andeq	sl, r0, r8, lsl #22
     b84:	0000ab0c 	andeq	sl, r0, ip, lsl #22
     b88:	0000ab10 	andeq	sl, r0, r0, lsl fp
     b8c:	0000ab18 	andeq	sl, r0, r8, lsl fp
     b90:	0000ab20 	andeq	sl, r0, r0, lsr #22

00000b94 <setForce>:
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
     b94:	e59f2028 	ldr	r2, [pc, #40]	; bc4 <.text+0xbc4>
     b98:	e59f3028 	ldr	r3, [pc, #40]	; bc8 <.text+0xbc8>
     b9c:	e3a01001 	mov	r1, #1	; 0x1
     ba0:	e50210f7 	str	r1, [r2, #-247]
     ba4:	e5823101 	str	r3, [r2, #257]
     ba8:	e59f301c 	ldr	r3, [pc, #28]	; bcc <.text+0xbcc>
     bac:	e5820105 	str	r0, [r2, #261]
     bb0:	e5823109 	str	r3, [r2, #265]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_UpdateChannel
//* \brief Update Period or Duty Cycle
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_UpdateChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
     bb4:	e3a03000 	mov	r3, #0	; 0x0
     bb8:	e5823131 	str	r3, [r2, #305]
     bbc:	e50210fb 	str	r1, [r2, #-251]
     bc0:	e12fff1e 	bx	lr
     bc4:	fffcc0ff 	swinv	0x00fcc0ff
     bc8:	00000201 	andeq	r0, r0, r1, lsl #4
     bcc:	000186a0 	andeq	r8, r1, r0, lsr #13

00000bd0 <lowerDown>:
     bd0:	e52de004 	str	lr, [sp, #-4]!
     bd4:	ebffffee 	bl	b94 <setForce>
     bd8:	e59f301c 	ldr	r3, [pc, #28]	; bfc <.text+0xbfc>
     bdc:	e3a02001 	mov	r2, #1	; 0x1
     be0:	e5832000 	str	r2, [r3]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     be4:	e3e01c0b 	mvn	r1, #2816	; 0xb00
     be8:	e3a03080 	mov	r3, #128	; 0x80
     bec:	e50130cf 	str	r3, [r1, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     bf0:	e3a03040 	mov	r3, #64	; 0x40
     bf4:	e50130cb 	str	r3, [r1, #-203]
     bf8:	e49df004 	ldr	pc, [sp], #4
     bfc:	00201284 	eoreq	r1, r0, r4, lsl #5

00000c00 <liftUp>:
     c00:	e52de004 	str	lr, [sp, #-4]!
     c04:	ebffffe2 	bl	b94 <setForce>
     c08:	e59f301c 	ldr	r3, [pc, #28]	; c2c <.text+0xc2c>
     c0c:	e3e02000 	mvn	r2, #0	; 0x0
     c10:	e5832000 	str	r2, [r3]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     c14:	e3e01c0b 	mvn	r1, #2816	; 0xb00
     c18:	e3a03040 	mov	r3, #64	; 0x40
     c1c:	e50130cf 	str	r3, [r1, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     c20:	e0833003 	add	r3, r3, r3
     c24:	e50130cb 	str	r3, [r1, #-203]
     c28:	e49df004 	ldr	pc, [sp], #4
     c2c:	00201284 	eoreq	r1, r0, r4, lsl #5

00000c30 <AT91F_USB_Open>:
     c30:	e3e02c03 	mvn	r2, #768	; 0x300
     c34:	e51230d3 	ldr	r3, [r2, #-211]
     c38:	e52de004 	str	lr, [sp, #-4]!
     c3c:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
     c40:	e50230d3 	str	r3, [r2, #-211]
     c44:	e59f002c 	ldr	r0, [pc, #44]	; c78 <.text+0xc78>
     c48:	e3a03080 	mov	r3, #128	; 0x80
     c4c:	e59f1028 	ldr	r1, [pc, #40]	; c7c <.text+0xc7c>
     c50:	e50230ff 	str	r3, [r2, #-255]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
     c54:	e3e0ec0b 	mvn	lr, #2816	; 0xb00
     c58:	e3a0c801 	mov	ip, #65536	; 0x10000
     c5c:	e2833d1e 	add	r3, r3, #1920	; 0x780
     c60:	e50230ef 	str	r3, [r2, #-239]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
     c64:	e50ec0ff 	str	ip, [lr, #-255]
	pPio->PIO_OER = pioEnable; // Configure in Output
     c68:	e50ec0ef 	str	ip, [lr, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     c6c:	e50ec0cb 	str	ip, [lr, #-203]
     c70:	e49de004 	ldr	lr, [sp], #4
     c74:	ea000225 	b	1510 <AT91F_CDC_Open>
     c78:	00201268 	eoreq	r1, r0, r8, ror #4
     c7c:	fffb0000 	swinv	0x00fb0000

00000c80 <Init_PWM>:
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
     c80:	e59f2074 	ldr	r2, [pc, #116]	; cfc <.text+0xcfc>
     c84:	e3a00001 	mov	r0, #1	; 0x1
     c88:	e3e0cc03 	mvn	ip, #768	; 0x300
     c8c:	e3a03004 	mov	r3, #4	; 0x4
     c90:	e50200eb 	str	r0, [r2, #-235]
     c94:	e50c30ef 	str	r3, [ip, #-239]
     c98:	e59f3060 	ldr	r3, [pc, #96]	; d00 <.text+0xd00>
     c9c:	e3e01c0b 	mvn	r1, #2816	; 0xb00
     ca0:	e501008f 	str	r0, [r1, #-143]
     ca4:	e501308b 	str	r3, [r1, #-139]
     ca8:	e0833000 	add	r3, r3, r0
     cac:	e50130fb 	str	r3, [r1, #-251]
     cb0:	e3a03b01 	mov	r3, #1024	; 0x400
     cb4:	e50c30ef 	str	r3, [ip, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetInterruptMaskStatus
//* \brief Return PWM Interrupt Mask Status

//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( // \return PWM Interrupt Mask Status
        AT91PS_PWMC pPwm) // \arg  pointer to a PWM controller
{
        return pPwm->PWMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsInterruptMasked
//* \brief Test if PWM Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsInterruptMasked(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetInterruptMaskStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsStatusSet
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsStatusSet(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_CfgChannel
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_CfgChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
     cb8:	e59f3044 	ldr	r3, [pc, #68]	; d04 <.text+0xd04>
     cbc:	e92d4010 	stmdb	sp!, {r4, lr}
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
     cc0:	e50200f7 	str	r0, [r2, #-247]
     cc4:	e5823101 	str	r3, [r2, #257]
     cc8:	e59f3038 	ldr	r3, [pc, #56]	; d08 <.text+0xd08>
     ccc:	e5823105 	str	r3, [r2, #261]
     cd0:	e59f3034 	ldr	r3, [pc, #52]	; d0c <.text+0xd0c>
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_UpdateChannel
//* \brief Update Period or Duty Cycle
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_UpdateChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
     cd4:	e3a0e000 	mov	lr, #0	; 0x0
     cd8:	e3a04502 	mov	r4, #8388608	; 0x800000
     cdc:	e5823109 	str	r3, [r2, #265]
     ce0:	e582e131 	str	lr, [r2, #305]
     ce4:	e50200f7 	str	r0, [r2, #-247]
     ce8:	e501e08f 	str	lr, [r1, #-143]
     cec:	e501408b 	str	r4, [r1, #-139]
     cf0:	e50140fb 	str	r4, [r1, #-251]
     cf4:	e50200fb 	str	r0, [r2, #-251]
     cf8:	e8bd8010 	ldmia	sp!, {r4, pc}
     cfc:	fffcc0ff 	swinv	0x00fcc0ff
     d00:	00800800 	addeq	r0, r0, r0, lsl #16
     d04:	00000201 	andeq	r0, r0, r1, lsl #4
     d08:	000101d0 	ldreqd	r0, [r1], -r0
     d0c:	000186a0 	andeq	r8, r1, r0, lsr #13

00000d10 <setPosition>:
     d10:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
     d14:	e59f5064 	ldr	r5, [pc, #100]	; d80 <.text+0xd80>
     d18:	e59f6064 	ldr	r6, [pc, #100]	; d84 <.text+0xd84>
     d1c:	e1a04000 	mov	r4, r0
     d20:	ebffff9b 	bl	b94 <setForce>
     d24:	e5951000 	ldr	r1, [r5]
     d28:	e5962000 	ldr	r2, [r6]
     d2c:	e0623001 	rsb	r3, r2, r1
     d30:	e3530000 	cmp	r3, #0	; 0x0
     d34:	b2633000 	rsblt	r3, r3, #0	; 0x0
     d38:	e3530005 	cmp	r3, #5	; 0x5
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     d3c:	e3e00c0b 	mvn	r0, #2816	; 0xb00
     d40:	da000009 	ble	d6c <setPosition+0x5c>
     d44:	e1510002 	cmp	r1, r2
     d48:	e1a00004 	mov	r0, r4
     d4c:	cbffff9f 	blgt	bd0 <lowerDown>
     d50:	e5952000 	ldr	r2, [r5]
     d54:	e5963000 	ldr	r3, [r6]
     d58:	e1520003 	cmp	r2, r3
     d5c:	e1a00004 	mov	r0, r4
     d60:	a8bd8070 	ldmgeia	sp!, {r4, r5, r6, pc}
     d64:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
     d68:	eaffffa4 	b	c00 <liftUp>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     d6c:	e3a03080 	mov	r3, #128	; 0x80
     d70:	e50030cb 	str	r3, [r0, #-203]


//*--------------------------------------------------------------------------------------
//* Function Name       : Main
//* Object              : Software entry point
//* Input Parameters    : none.
//* Output Parameters   : none.
//*--------------------------------------------------------------------------------------
int main(void)
{
     d74:	e3a03040 	mov	r3, #64	; 0x40
     d78:	e50030cb 	str	r3, [r0, #-203]
     d7c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
     d80:	0020000c 	eoreq	r0, r0, ip
     d84:	00200e7c 	eoreq	r0, r0, ip, ror lr

00000d88 <main>:
     d88:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
     d8c:	e24dde4b 	sub	sp, sp, #1200	; 0x4b0
     d90:	e24dd00c 	sub	sp, sp, #12	; 0xc
     d94:	e3e030ff 	mvn	r3, #255	; 0xff
     d98:	e58d34b4 	str	r3, [sp, #1204]
     d9c:	e59d24b4 	ldr	r2, [sp, #1204]
     da0:	e59f34dc 	ldr	r3, [pc, #1244]	; 1284 <.text+0x1284>
    char data[MSG_SIZE];
    unsigned int length;
    int stepCnt = 0;

    flashInit();


    // Enable User Reset and set its minimal assertion to 960 us
    AT91C_BASE_RSTC->RSTC_RMR = AT91C_RSTC_URSTEN | (0x4<<8) | (unsigned int)(0xA5<<24);
     da4:	e59f14dc 	ldr	r1, [pc, #1244]	; 1288 <.text+0x1288>
     da8:	e5823060 	str	r3, [r2, #96]
     dac:	e3e03c02 	mvn	r3, #512	; 0x200
     db0:	e50310f7 	str	r1, [r3, #-247]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
     db4:	e3e00c0b 	mvn	r0, #2816	; 0xb00
     db8:	e3a020f8 	mov	r2, #248	; 0xf8
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ForceOutput
//* \brief Force output when Direct drive option is enabled
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ForceOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be forced
{
	pPio->PIO_ODSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Enable
//* \brief Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Enable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled 
{
        pPio->PIO_PER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Disable
//* \brief Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Disable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled 
{
        pPio->PIO_PDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetStatus
//* \brief Return PIO Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetStatus( // \return PIO Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsSet
//* \brief Test if PIO is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputEnable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be enabled
{
        pPio->PIO_OER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputDisable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be disabled
{
        pPio->PIO_ODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputStatus
//* \brief Return PIO Output Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputStatus( // \return PIO Output Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOuputSet
//* \brief Test if PIO Output is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterEnable
//* \brief Input Filter Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be enabled
{
        pPio->PIO_IFER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterDisable
//* \brief Input Filter Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be disabled
{
        pPio->PIO_IFDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInputFilterStatus
//* \brief Return PIO Input Filter Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInputFilterStatus( // \return PIO Input Filter Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IFSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputFilterSet
//* \brief Test if PIO Input filter is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputFilterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInputFilterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputDataStatus
//* \brief Return PIO Output Data Status 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ODSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptEnable
//* \brief Enable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be enabled
{
        pPio->PIO_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptDisable
//* \brief Disable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be disabled
{
        pPio->PIO_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptMaskStatus
//* \brief Return PIO Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( // \return PIO Interrupt Mask Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrupt Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ISR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptMasked
//* \brief Test if PIO Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptMasked(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptMaskStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptSet
//* \brief Test if PIO Interrupt is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverEnable
//* \brief Multi Driver Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled
{
        pPio->PIO_MDER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverDisable
//* \brief Multi Driver Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled
{
        pPio->PIO_MDDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetMultiDriverStatus
//* \brief Return PIO Multi Driver Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetMultiDriverStatus( // \return PIO Multi Driver Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_MDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsMultiDriverSet
//* \brief Test if PIO MultiDriver is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsMultiDriverSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetMultiDriverStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_A_RegisterSelection
//* \brief PIO A Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_A_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio A register selection
{
        pPio->PIO_ASR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_B_RegisterSelection
//* \brief PIO B Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_B_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio B register selection 
{
        pPio->PIO_BSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Get_AB_RegisterStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( // \return PIO AB Register Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ABSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsAB_RegisterSet
//* \brief Test if PIO AB Register is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsAB_RegisterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_Get_AB_RegisterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteEnable
//* \brief Output Write Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be enabled
{
        pPio->PIO_OWER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteDisable
//* \brief Output Write Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be disabled
{
        pPio->PIO_OWDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputWriteStatus
//* \brief Return PIO Output Write Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputWriteStatus( // \return PIO Output Write Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OWSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputWriteSet
//* \brief Test if PIO OutputWrite is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputWriteSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputWriteStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetCfgPullup
//* \brief Return PIO Configuration Pullup
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PPUSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputDataStatusSet
//* \brief Test if PIO Output Data Status is Set 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputDataStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputDataStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsCfgPullupStatusSet
//* \brief Test if PIO Configuration Pullup Status is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsCfgPullupStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (~AT91F_PIO_GetCfgPullup(pPio) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkEnableReg
//* \brief Configure the System Clock Enable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkEnableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCER register
	pPMC->PMC_SCER = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkDisableReg
//* \brief Configure the System Clock Disable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkDisableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCDR register
	pPMC->PMC_SCDR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetSysClkStatusReg
//* \brief Return the System Clock Status Register of the PMC controller
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetSysClkStatusReg (
	AT91PS_PMC pPMC // pointer to a CAN controller
	)
{
	return pPMC->PMC_SCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePeriphClock
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
     dbc:	e3a01004 	mov	r1, #4	; 0x4
     dc0:	e3e03c03 	mvn	r3, #768	; 0x300
     dc4:	e50310ef 	str	r1, [r3, #-239]
     dc8:	e50020ff 	str	r2, [r0, #-255]
     dcc:	e50020ef 	str	r2, [r0, #-239]
     dd0:	e50020cf 	str	r2, [r0, #-207]
     dd4:	e50020cb 	str	r2, [r0, #-203]
    // Led init
    // First, enable the clock of the PIOB
    AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA ) ;
    //* to be outputs. No need to set these pins to be driven by the PIO because it is GPIO pins only.
    AT91F_PIO_CfgOutput( AT91C_BASE_PIOA, OUTPUT_MASK );
    //* Clear the LED's.
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, OUTPUT_MASK );
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, OUTPUT_MASK );

    // Init USB device
    AT91F_USB_Open();
     dd8:	ebffff94 	bl	c30 <AT91F_USB_Open>
    // Init USB device
    // Wait for the end of enumeration
    while (!pCDC.IsConfigured(&pCDC));
     ddc:	e59f34a8 	ldr	r3, [pc, #1192]	; 128c <.text+0x128c>
     de0:	e1a00003 	mov	r0, r3
     de4:	e1a0e00f 	mov	lr, pc
     de8:	e593f00c 	ldr	pc, [r3, #12]
     dec:	e3500000 	cmp	r0, #0	; 0x0
     df0:	0afffff9 	beq	ddc <main+0x54>

    // Set Usart in interrupt
    //Usart_init();

    //Read and set settings
    memcpy(settings, OUR_FLASH_ADDR, 128);
     df4:	e3a02080 	mov	r2, #128	; 0x80
     df8:	e59f1490 	ldr	r1, [pc, #1168]	; 1290 <.text+0x1290>
     dfc:	e59f0490 	ldr	r0, [pc, #1168]	; 1294 <.text+0x1294>
     e00:	eb000463 	bl	1f94 <memcpy>
    int i;
    int j;
    char *settingsBlocks[50];
    char settingsDelim[] = "~";
     e04:	e59f348c 	ldr	r3, [pc, #1164]	; 1298 <.text+0x1298>
     e08:	e28d1e4b 	add	r1, sp, #1200	; 0x4b0
     e0c:	e1d330b0 	ldrh	r3, [r3]
     e10:	e281100c 	add	r1, r1, #12	; 0xc
     e14:	e16130b2 	strh	r3, [r1, #-2]!
    char *settingsParts = strtok( settings, settingsDelim );
     e18:	e59f0474 	ldr	r0, [pc, #1140]	; 1294 <.text+0x1294>
     e1c:	eb000513 	bl	2270 <strtok>
     e20:	e3a05000 	mov	r5, #0	; 0x0
     e24:	e1a02000 	mov	r2, r0
     e28:	ea000004 	b	e40 <main+0xb8>
    i = 0;
    while( settingsParts != NULL )
    {
      settingsBlocks[i++] = settingsParts;
     e2c:	e28d3ffb 	add	r3, sp, #1004	; 0x3ec
     e30:	e7832105 	str	r2, [r3, r5, lsl #2]
      settingsParts = strtok( NULL, settingsDelim );
     e34:	eb00050d 	bl	2270 <strtok>
     e38:	e2855001 	add	r5, r5, #1	; 0x1
     e3c:	e1a02000 	mov	r2, r0
     e40:	e3a00000 	mov	r0, #0	; 0x0
     e44:	e28d1e4b 	add	r1, sp, #1200	; 0x4b0
     e48:	e1520000 	cmp	r2, r0
     e4c:	e281100a 	add	r1, r1, #10	; 0xa
     e50:	1afffff5 	bne	e2c <main+0xa4>
     e54:	e1a04002 	mov	r4, r2
     e58:	ea000003 	b	e6c <main+0xe4>
    }
    for (j = 0; j < i; j++)
    {
       parseSettings(settingsBlocks[j]);
     e5c:	e28d3ffb 	add	r3, sp, #1004	; 0x3ec
     e60:	e7930104 	ldr	r0, [r3, r4, lsl #2]
     e64:	ebfffd08 	bl	28c <parseSettings>
     e68:	e2844001 	add	r4, r4, #1	; 0x1
     e6c:	e1540005 	cmp	r4, r5
     e70:	bafffff9 	blt	e5c <main+0xd4>
    }

    InitADC();
     e74:	eb00036a 	bl	1c24 <InitADC>

    Init_PWM();
     e78:	ebffff80 	bl	c80 <Init_PWM>
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
     e7c:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     e80:	e3a03702 	mov	r3, #524288	; 0x80000
     e84:	e50230eb 	str	r3, [r2, #-235]

    AT91F_PIO_CfgInput(AT91C_BASE_PIOA, SW1_MASK);

    startBlinking(250000);
     e88:	e59f040c 	ldr	r0, [pc, #1036]	; 129c <.text+0x129c>
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
     e8c:	e50230ff 	str	r3, [r2, #-255]
     e90:	ebfffcdb 	bl	204 <startBlinking>

    while (1)
    {
        pressure = (int)GetValue_chanel6();
     e94:	eb000380 	bl	1c9c <GetValue_chanel6>
     e98:	e59f3400 	ldr	r3, [pc, #1024]	; 12a0 <.text+0x12a0>
     e9c:	e5830000 	str	r0, [r3]
        position = (int)GetValue_chanel5();
     ea0:	eb000373 	bl	1c74 <GetValue_chanel5>


        if (aatDiag == 0)
     ea4:	e59f33f8 	ldr	r3, [pc, #1016]	; 12a4 <.text+0x12a4>
     ea8:	e5d33000 	ldrb	r3, [r3]
     eac:	e3530000 	cmp	r3, #0	; 0x0
     eb0:	e59f33f0 	ldr	r3, [pc, #1008]	; 12a8 <.text+0x12a8>
     eb4:	e5830000 	str	r0, [r3]
     eb8:	1a000003 	bne	ecc <main+0x144>
        {
            setPosition(curForce);
     ebc:	e59f33e8 	ldr	r3, [pc, #1000]	; 12ac <.text+0x12ac>
     ec0:	e5930000 	ldr	r0, [r3]
     ec4:	ebffff91 	bl	d10 <setPosition>
     ec8:	ea000093 	b	111c <.text+0x111c>
        }
        else
        {
            switch (aatDiagStep)
     ecc:	e59f33dc 	ldr	r3, [pc, #988]	; 12b0 <.text+0x12b0>
     ed0:	e5d33000 	ldrb	r3, [r3]
     ed4:	e3530004 	cmp	r3, #4	; 0x4
     ed8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     edc:	ea00008e 	b	111c <.text+0x111c>
     ee0:	00000ef4 	streqd	r0, [r0], -r4
     ee4:	00000f28 	andeq	r0, r0, r8, lsr #30
     ee8:	00000fc8 	andeq	r0, r0, r8, asr #31
     eec:	0000103c 	andeq	r1, r0, ip, lsr r0
     ef0:	000010fc 	streqd	r1, [r0], -ip
     ef4:	e3a04000 	mov	r4, #0	; 0x0
            {
            case 0:
                for (i = 0; i < 5; i++)
     ef8:	e2844001 	add	r4, r4, #1	; 0x1
                {
                    startBlinking(50000);
     efc:	e59f03b0 	ldr	r0, [pc, #944]	; 12b4 <.text+0x12b4>
     f00:	ebfffcbf 	bl	204 <startBlinking>
     f04:	e3540005 	cmp	r4, #5	; 0x5
     f08:	1afffffa 	bne	ef8 <.text+0xef8>
                }
                curPos = maxPos;
     f0c:	e59f33a4 	ldr	r3, [pc, #932]	; 12b8 <.text+0x12b8>
     f10:	e5932000 	ldr	r2, [r3]
     f14:	e59f33a0 	ldr	r3, [pc, #928]	; 12bc <.text+0x12bc>
     f18:	e5832000 	str	r2, [r3]
                aatDiagStep = 1;
     f1c:	e59f338c 	ldr	r3, [pc, #908]	; 12b0 <.text+0x12b0>
     f20:	e3a02001 	mov	r2, #1	; 0x1
     f24:	ea00003a 	b	1014 <.text+0x1014>
                break;
            case 1:
                if (abs(curPos - position) > 5)
     f28:	e59f438c 	ldr	r4, [pc, #908]	; 12bc <.text+0x12bc>
     f2c:	e5942000 	ldr	r2, [r4]
     f30:	e0603002 	rsb	r3, r0, r2
     f34:	e3530000 	cmp	r3, #0	; 0x0
     f38:	b2633000 	rsblt	r3, r3, #0	; 0x0
     f3c:	e3530005 	cmp	r3, #5	; 0x5
     f40:	da000009 	ble	f6c <.text+0xf6c>
                {
                    if (curPos > position)
     f44:	e1520000 	cmp	r2, r0
                    {
                        lowerDown(85000);
     f48:	c59f0370 	ldrgt	r0, [pc, #880]	; 12c0 <.text+0x12c0>
     f4c:	cbffff1f 	blgt	bd0 <lowerDown>
                    }
                    if (curPos < position)
     f50:	e59f2350 	ldr	r2, [pc, #848]	; 12a8 <.text+0x12a8>
     f54:	e5943000 	ldr	r3, [r4]
     f58:	e5922000 	ldr	r2, [r2]
     f5c:	e1530002 	cmp	r3, r2
                    {
                        liftUp(85000);
     f60:	b59f0358 	ldrlt	r0, [pc, #856]	; 12c0 <.text+0x12c0>
     f64:	ba00006b 	blt	1118 <.text+0x1118>
     f68:	ea00006b 	b	111c <.text+0x111c>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     f6c:	e3e03c0b 	mvn	r3, #2816	; 0xb00
     f70:	e3a02080 	mov	r2, #128	; 0x80
     f74:	e50320cb 	str	r2, [r3, #-203]
                    }
                }
                else
                {
                    releasePosition();
                    for (i = 0; i < 5; i++)
     f78:	e3a02040 	mov	r2, #64	; 0x40
     f7c:	e50320cb 	str	r2, [r3, #-203]
     f80:	e3a04000 	mov	r4, #0	; 0x0
     f84:	e2844001 	add	r4, r4, #1	; 0x1
                    {
                        startBlinking(50000);
     f88:	e59f0324 	ldr	r0, [pc, #804]	; 12b4 <.text+0x12b4>
     f8c:	ebfffc9c 	bl	204 <startBlinking>
     f90:	e3540005 	cmp	r4, #5	; 0x5
     f94:	1afffffa 	bne	f84 <.text+0xf84>
                    }
                    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
                    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
                    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
                    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
                    aatDiagStep = 2;
     f98:	e59f3310 	ldr	r3, [pc, #784]	; 12b0 <.text+0x12b0>
     f9c:	e3a01002 	mov	r1, #2	; 0x2
     fa0:	e5c31000 	strb	r1, [r3]
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     fa4:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     fa8:	e3a03008 	mov	r3, #8	; 0x8
     fac:	e50230cb 	str	r3, [r2, #-203]
     fb0:	e3a00010 	mov	r0, #16	; 0x10
     fb4:	e2833018 	add	r3, r3, #24	; 0x18
     fb8:	e50200cb 	str	r0, [r2, #-203]
     fbc:	e50230cb 	str	r3, [r2, #-203]
     fc0:	e50200cf 	str	r0, [r2, #-207]
     fc4:	ea000054 	b	111c <.text+0x111c>
                }
                break;
            case 2:
                if (pressure < 25 && position > minPos)
     fc8:	e59f32d0 	ldr	r3, [pc, #720]	; 12a0 <.text+0x12a0>
     fcc:	e5933000 	ldr	r3, [r3]
     fd0:	e3530018 	cmp	r3, #24	; 0x18
     fd4:	ca000010 	bgt	101c <.text+0x101c>
     fd8:	e59f32e4 	ldr	r3, [pc, #740]	; 12c4 <.text+0x12c4>
     fdc:	e5933000 	ldr	r3, [r3]
     fe0:	e1500003 	cmp	r0, r3
                {
                    liftUp(minDiagForce);
     fe4:	c59f32dc 	ldrgt	r3, [pc, #732]	; 12c8 <.text+0x12c8>
     fe8:	ca000049 	bgt	1114 <.text+0x1114>
                }
                else
                {
                    if (pressure < 25)
                    {
                        curPos = maxPos;
     fec:	e59f32c4 	ldr	r3, [pc, #708]	; 12b8 <.text+0x12b8>
     ff0:	e5932000 	ldr	r2, [r3]
     ff4:	e59f32c0 	ldr	r3, [pc, #704]	; 12bc <.text+0x12bc>
                        Delay(100000);
     ff8:	e59f02cc 	ldr	r0, [pc, #716]	; 12cc <.text+0x12cc>
     ffc:	e5832000 	str	r2, [r3]
    1000:	ebfffc56 	bl	160 <Delay>
                        printTrace("DIAG#2#FAILED\r\n");
    1004:	e59f02c4 	ldr	r0, [pc, #708]	; 12d0 <.text+0x12d0>
    1008:	ebfffc5f 	bl	18c <printTrace>
                        aatDiag = 0;
    100c:	e59f3290 	ldr	r3, [pc, #656]	; 12a4 <.text+0x12a4>
    1010:	e3a02000 	mov	r2, #0	; 0x0
    1014:	e5c32000 	strb	r2, [r3]
    1018:	ea00003f 	b	111c <.text+0x111c>
                    }
                    else
                    {
                        Delay(100000);
    101c:	e59f02a8 	ldr	r0, [pc, #680]	; 12cc <.text+0x12cc>
    1020:	ebfffc4e 	bl	160 <Delay>
                        printTrace("DIAG#2#DONE\r\n");
    1024:	e59f02a8 	ldr	r0, [pc, #680]	; 12d4 <.text+0x12d4>
    1028:	ebfffc57 	bl	18c <printTrace>
                        aatDiagStep = 3;
                        diagForce = minDiagForce;
    102c:	e59f3294 	ldr	r3, [pc, #660]	; 12c8 <.text+0x12c8>
    1030:	e5931000 	ldr	r1, [r3]
    1034:	e3a02003 	mov	r2, #3	; 0x3
    1038:	ea00002a 	b	10e8 <.text+0x10e8>
                    }
                    //releasePosition();
                }
                break;
            case 3:
                if (pressure < lockDiagPressure && position > minPos)
    103c:	e59f325c 	ldr	r3, [pc, #604]	; 12a0 <.text+0x12a0>
    1040:	e5932000 	ldr	r2, [r3]
    1044:	e59f328c 	ldr	r3, [pc, #652]	; 12d8 <.text+0x12d8>
    1048:	e5933000 	ldr	r3, [r3]
    104c:	e1520003 	cmp	r2, r3
    1050:	aa00000c 	bge	1088 <.text+0x1088>
    1054:	e59f3268 	ldr	r3, [pc, #616]	; 12c4 <.text+0x12c4>
    1058:	e5933000 	ldr	r3, [r3]
    105c:	e1500003 	cmp	r0, r3
    1060:	da000008 	ble	1088 <.text+0x1088>
                {
                    if (diagForce < lockDiagForce)
    1064:	e59f0270 	ldr	r0, [pc, #624]	; 12dc <.text+0x12dc>
    1068:	e59f3270 	ldr	r3, [pc, #624]	; 12e0 <.text+0x12e0>
    106c:	e5902000 	ldr	r2, [r0]
    1070:	e5933000 	ldr	r3, [r3]
    1074:	e1520003 	cmp	r2, r3
                    {
                        diagForce += 100;
    1078:	b2823064 	addlt	r3, r2, #100	; 0x64
    107c:	b5803000 	strlt	r3, [r0]
                    }
                    liftUp(diagForce);
    1080:	e5900000 	ldr	r0, [r0]
    1084:	ea000023 	b	1118 <.text+0x1118>
                }
                else
                {
                    if (position < minPos)
    1088:	e59f3234 	ldr	r3, [pc, #564]	; 12c4 <.text+0x12c4>
    108c:	e5933000 	ldr	r3, [r3]
    1090:	e1500003 	cmp	r0, r3
    1094:	aa000006 	bge	10b4 <.text+0x10b4>
                    {
                        Delay(100000);
    1098:	e59f022c 	ldr	r0, [pc, #556]	; 12cc <.text+0x12cc>
    109c:	ebfffc2f 	bl	160 <Delay>
                        printTrace("DIAG#3#FAILED\r\n");
    10a0:	e59f023c 	ldr	r0, [pc, #572]	; 12e4 <.text+0x12e4>
    10a4:	ebfffc38 	bl	18c <printTrace>
                        aatDiag = 0;
    10a8:	e59f31f4 	ldr	r3, [pc, #500]	; 12a4 <.text+0x12a4>
    10ac:	e3a02000 	mov	r2, #0	; 0x0
    10b0:	e5c32000 	strb	r2, [r3]
                    }
                    if (pressure >= lockDiagPressure)
    10b4:	e59f31e4 	ldr	r3, [pc, #484]	; 12a0 <.text+0x12a0>
    10b8:	e5932000 	ldr	r2, [r3]
    10bc:	e59f3214 	ldr	r3, [pc, #532]	; 12d8 <.text+0x12d8>
    10c0:	e5933000 	ldr	r3, [r3]
    10c4:	e1520003 	cmp	r2, r3
    10c8:	ba000013 	blt	111c <.text+0x111c>
                    {
                        Delay(100000);
    10cc:	e59f01f8 	ldr	r0, [pc, #504]	; 12cc <.text+0x12cc>
    10d0:	ebfffc22 	bl	160 <Delay>
                        printTrace("DIAG#3#DONE\r\n");
    10d4:	e59f020c 	ldr	r0, [pc, #524]	; 12e8 <.text+0x12e8>
    10d8:	ebfffc2b 	bl	18c <printTrace>
                        aatDiagStep = 4;
                        diagForce = maxForce;
    10dc:	e59f3208 	ldr	r3, [pc, #520]	; 12ec <.text+0x12ec>
    10e0:	e5931000 	ldr	r1, [r3]
    10e4:	e3a02004 	mov	r2, #4	; 0x4
    10e8:	e59f31c0 	ldr	r3, [pc, #448]	; 12b0 <.text+0x12b0>
    10ec:	e5c32000 	strb	r2, [r3]
    10f0:	e59f31e4 	ldr	r3, [pc, #484]	; 12dc <.text+0x12dc>
    10f4:	e5831000 	str	r1, [r3]
    10f8:	ea000007 	b	111c <.text+0x111c>
                    }
                }
                break;
            case 4:
                if (position < minPos)
    10fc:	e59f31c0 	ldr	r3, [pc, #448]	; 12c4 <.text+0x12c4>
    1100:	e5933000 	ldr	r3, [r3]
    1104:	e1500003 	cmp	r0, r3
                {
                    printTrace("DIAG#4#FAILED\r\n");
    1108:	b59f01e0 	ldrlt	r0, [pc, #480]	; 12f0 <.text+0x12f0>
    110c:	baffffbd 	blt	1008 <.text+0x1008>
                    aatDiag = 0;
                }
                else
                {
                    liftUp(diagForce);
    1110:	e59f31c4 	ldr	r3, [pc, #452]	; 12dc <.text+0x12dc>
    1114:	e5930000 	ldr	r0, [r3]
    1118:	ebfffeb8 	bl	c00 <liftUp>
                }
                break;
            }
        }

        length = pCDC.Read(&pCDC, data, MSG_SIZE);
    111c:	e59f3168 	ldr	r3, [pc, #360]	; 128c <.text+0x128c>
    1120:	e28d400c 	add	r4, sp, #12	; 0xc
    1124:	e2444008 	sub	r4, r4, #8	; 0x8
    1128:	e1a00003 	mov	r0, r3
    112c:	e1a01004 	mov	r1, r4
    1130:	e3a02ffa 	mov	r2, #1000	; 0x3e8
    1134:	e1a0e00f 	mov	lr, pc
    1138:	e593f014 	ldr	pc, [r3, #20]

        if (length > 0)
    113c:	e3500000 	cmp	r0, #0	; 0x0
        {
            parseSettings(data);
    1140:	11a00004 	movne	r0, r4
    1144:	1bfffc50 	blne	28c <parseSettings>
    1148:	e3a01000 	mov	r1, #0	; 0x0
        }
        for(int r = 0; r < MSG_SIZE; r++)
        {
            data[r] = '\0';
    114c:	e28d300c 	add	r3, sp, #12	; 0xc
    1150:	e2433008 	sub	r3, r3, #8	; 0x8
    1154:	e3a02000 	mov	r2, #0	; 0x0
    1158:	e7c12003 	strb	r2, [r1, r3]
    115c:	e2811001 	add	r1, r1, #1	; 0x1
    1160:	e3510ffa 	cmp	r1, #1000	; 0x3e8
    1164:	1afffff8 	bne	114c <.text+0x114c>
        }

        if (aatDiag == 0)
    1168:	e59f3134 	ldr	r3, [pc, #308]	; 12a4 <.text+0x12a4>
    116c:	e5d33000 	ldrb	r3, [r3]
    1170:	e1530002 	cmp	r3, r2
    1174:	1a000026 	bne	1214 <.text+0x1214>
        {
            if (reading == 1)
    1178:	e59f3174 	ldr	r3, [pc, #372]	; 12f4 <.text+0x12f4>
    117c:	e5d33000 	ldrb	r3, [r3]
    1180:	e3530001 	cmp	r3, #1	; 0x1
    1184:	1a000034 	bne	125c <.text+0x125c>
            {
                if (dataReading == 0)
    1188:	e59f4168 	ldr	r4, [pc, #360]	; 12f8 <.text+0x12f8>
    118c:	e5d43000 	ldrb	r3, [r4]
    1190:	e1530002 	cmp	r3, r2
    1194:	1a00000d 	bne	11d0 <.text+0x11d0>
                {
                    sprintf((char *)res,"PRESSURE: %d\r\n", pressure);
    1198:	e59f3100 	ldr	r3, [pc, #256]	; 12a0 <.text+0x12a0>
    119c:	e59f1158 	ldr	r1, [pc, #344]	; 12fc <.text+0x12fc>
    11a0:	e5932000 	ldr	r2, [r3]
    11a4:	e59f0154 	ldr	r0, [pc, #340]	; 1300 <.text+0x1300>
    11a8:	eb0003a1 	bl	2034 <sprintf>
                    printTrace(res);
    11ac:	e59f014c 	ldr	r0, [pc, #332]	; 1300 <.text+0x1300>
    11b0:	ebfffbf5 	bl	18c <printTrace>
                    sprintf((char *)pos,"POSITION: %d\r\n", position);
    11b4:	e59f30ec 	ldr	r3, [pc, #236]	; 12a8 <.text+0x12a8>
    11b8:	e59f0144 	ldr	r0, [pc, #324]	; 1304 <.text+0x1304>
    11bc:	e5932000 	ldr	r2, [r3]
    11c0:	e59f1140 	ldr	r1, [pc, #320]	; 1308 <.text+0x1308>
    11c4:	eb00039a 	bl	2034 <sprintf>
                    printTrace(pos);
    11c8:	e59f0134 	ldr	r0, [pc, #308]	; 1304 <.text+0x1304>
    11cc:	ebfffbee 	bl	18c <printTrace>
                }
                if (dataReading == 1)
    11d0:	e5d43000 	ldrb	r3, [r4]
    11d4:	e3530001 	cmp	r3, #1	; 0x1
    11d8:	1a00001f 	bne	125c <.text+0x125c>
                {
                    sprintf((char *)res,"%d|%d|%d|\r\n", pressure, position, direction);
    11dc:	e59f3128 	ldr	r3, [pc, #296]	; 130c <.text+0x130c>
    11e0:	e593c000 	ldr	ip, [r3]
    11e4:	e59f30b4 	ldr	r3, [pc, #180]	; 12a0 <.text+0x12a0>
    11e8:	e5932000 	ldr	r2, [r3]
    11ec:	e59f30b4 	ldr	r3, [pc, #180]	; 12a8 <.text+0x12a8>
    11f0:	e59f1118 	ldr	r1, [pc, #280]	; 1310 <.text+0x1310>
    11f4:	e5933000 	ldr	r3, [r3]
    11f8:	e59f0100 	ldr	r0, [pc, #256]	; 1300 <.text+0x1300>
    11fc:	e58dc000 	str	ip, [sp]
    1200:	eb00038b 	bl	2034 <sprintf>
                    pCDC.Write(&pCDC, res, strlen(res));
    1204:	e59f00f4 	ldr	r0, [pc, #244]	; 1300 <.text+0x1300>
    1208:	e59f407c 	ldr	r4, [pc, #124]	; 128c <.text+0x128c>
    120c:	eb0003f3 	bl	21e0 <strlen>
    1210:	ea00000c 	b	1248 <.text+0x1248>
                }
            }
        }
        else
        {
            sprintf((char *)res,"%d|%d|%d|\r\n", pressure, position, direction);
    1214:	e59f30f0 	ldr	r3, [pc, #240]	; 130c <.text+0x130c>
    1218:	e593c000 	ldr	ip, [r3]
    121c:	e59f307c 	ldr	r3, [pc, #124]	; 12a0 <.text+0x12a0>
    1220:	e5932000 	ldr	r2, [r3]
    1224:	e59f307c 	ldr	r3, [pc, #124]	; 12a8 <.text+0x12a8>
    1228:	e59f10e0 	ldr	r1, [pc, #224]	; 1310 <.text+0x1310>
    122c:	e5933000 	ldr	r3, [r3]
    1230:	e59f00c8 	ldr	r0, [pc, #200]	; 1300 <.text+0x1300>
    1234:	e58dc000 	str	ip, [sp]
    1238:	eb00037d 	bl	2034 <sprintf>
            pCDC.Write(&pCDC, res, strlen(res));
    123c:	e59f00bc 	ldr	r0, [pc, #188]	; 1300 <.text+0x1300>
    1240:	e59f4044 	ldr	r4, [pc, #68]	; 128c <.text+0x128c>
    1244:	eb0003e5 	bl	21e0 <strlen>
    1248:	e1a02000 	mov	r2, r0
    124c:	e59f10ac 	ldr	r1, [pc, #172]	; 1300 <.text+0x1300>
    1250:	e1a00004 	mov	r0, r4
    1254:	e1a0e00f 	mov	lr, pc
    1258:	e594f010 	ldr	pc, [r4, #16]
        }

        pos[strlen(pos)] = '\0';
    125c:	e59f40a0 	ldr	r4, [pc, #160]	; 1304 <.text+0x1304>
    1260:	e1a00004 	mov	r0, r4
    1264:	eb0003dd 	bl	21e0 <strlen>
        res[strlen(res)] = '\0';
    1268:	e59f6090 	ldr	r6, [pc, #144]	; 1300 <.text+0x1300>
    126c:	e3a05000 	mov	r5, #0	; 0x0
    1270:	e7c45000 	strb	r5, [r4, r0]
    1274:	e1a00006 	mov	r0, r6
    1278:	eb0003d8 	bl	21e0 <strlen>
    127c:	e7c65000 	strb	r5, [r6, r0]
    1280:	eaffff03 	b	e94 <main+0x10c>
    1284:	00480100 	subeq	r0, r8, r0, lsl #2
    1288:	a5000401 	strge	r0, [r0, #-1025]
    128c:	00201268 	eoreq	r1, r0, r8, ror #4
    1290:	0011ff80 	andeqs	pc, r1, r0, lsl #31
    1294:	00200a14 	eoreq	r0, r0, r4, lsl sl
    1298:	0000ab98 	muleq	r0, r8, fp
    129c:	0003d090 	muleq	r3, r0, r0
    12a0:	00201280 	eoreq	r1, r0, r0, lsl #5
    12a4:	002008fa 	streqd	r0, [r0], -sl
    12a8:	00200e7c 	eoreq	r0, r0, ip, ror lr
    12ac:	00200018 	eoreq	r0, r0, r8, lsl r0
    12b0:	002008fb 	streqd	r0, [r0], -fp
    12b4:	0000c350 	andeq	ip, r0, r0, asr r3
    12b8:	00200004 	eoreq	r0, r0, r4
    12bc:	0020000c 	eoreq	r0, r0, ip
    12c0:	00014c08 	andeq	r4, r1, r8, lsl #24
    12c4:	00200008 	eoreq	r0, r0, r8
    12c8:	0020001c 	eoreq	r0, r0, ip, lsl r0
    12cc:	000186a0 	andeq	r8, r1, r0, lsr #13
    12d0:	0000ab2c 	andeq	sl, r0, ip, lsr #22
    12d4:	0000ab3c 	andeq	sl, r0, ip, lsr fp
    12d8:	002008fc 	streqd	r0, [r0], -ip
    12dc:	00200024 	eoreq	r0, r0, r4, lsr #32
    12e0:	00200020 	eoreq	r0, r0, r0, lsr #32
    12e4:	0000ab4c 	andeq	sl, r0, ip, asr #22
    12e8:	0000a894 	muleq	r0, r4, r8
    12ec:	00200010 	eoreq	r0, r0, r0, lsl r0
    12f0:	0000ab5c 	andeq	sl, r0, ip, asr fp
    12f4:	002008f8 	streqd	r0, [r0], -r8
    12f8:	002008f9 	streqd	r0, [r0], -r9
    12fc:	0000ab6c 	andeq	sl, r0, ip, ror #22
    1300:	00201288 	eoreq	r1, r0, r8, lsl #5
    1304:	00200a94 	mlaeq	r0, r4, sl, r0
    1308:	0000ab7c 	andeq	sl, r0, ip, ror fp
    130c:	00201284 	eoreq	r1, r0, r4, lsl #5
    1310:	0000ab8c 	andeq	sl, r0, ip, lsl #23

00001314 <AT91F_LowLevelInit>:
 AT91PS_PMC     pPMC = AT91C_BASE_PMC;
    //* Set Flash Waite sate
	//  Single Cycle Access at Up to 30 MHz, or 40
	//  if MCK = 47923200 I have 50 Cycle for 1 usecond ( flied MC_FMR->FMCN
	    AT91C_BASE_MC->MC_FMR = ((AT91C_MC_FMCN)&(48 <<16)) | AT91C_MC_FWS_1FWS ;
    1314:	e59f20c0 	ldr	r2, [pc, #192]	; 13dc <.text+0x13dc>
    1318:	e3e03000 	mvn	r3, #0	; 0x0
    131c:	e503209f 	str	r2, [r3, #-159]

    //* Watchdog Disable
        AT91C_BASE_WDTC->WDTC_WDMR= AT91C_WDTC_WDDIS;
    1320:	e3a02902 	mov	r2, #32768	; 0x8000
    1324:	e2433c02 	sub	r3, r3, #512	; 0x200
    1328:	e50320bb 	str	r2, [r3, #-187]

	//* Set MCK at 47 923 200
    // 1 Enabling the Main Oscillator:
        // SCK = 1/32768 = 30.51 uSecond
    	// Start up time = 8 * 6 / SCK = 56 * 30.51 = 1,46484375 ms
       pPMC->PMC_MOR = ( (AT91C_CKGR_OSCOUNT) & (0x06 <<8)) | AT91C_CKGR_MOSCEN ;
    132c:	e59f20ac 	ldr	r2, [pc, #172]	; 13e0 <.text+0x13e0>
    1330:	e3e03c03 	mvn	r3, #768	; 0x300
    1334:	e50320df 	str	r2, [r3, #-223]
        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_MOSCS));
    1338:	e3e02c03 	mvn	r2, #768	; 0x300
    133c:	e5123097 	ldr	r3, [r2, #-151]
    1340:	e3130001 	tst	r3, #1	; 0x1
    1344:	0afffffb 	beq	1338 <AT91F_LowLevelInit+0x24>
	// 2 Checking the Main Oscillator Frequency (Optional)
	// 3 Setting PLL and divider:
		// - div by 5 Fin = 3,6864 =(18,432 / 5)
		// - Mul 25+1: Fout =	95,8464 =(3,6864 *26)
		// for 96 MHz the erroe is 0.16%
		// Field out NOT USED = 0
		// PLLCOUNT pll startup time estimate at : 0.844 ms
		// PLLCOUNT 28 = 0.000844 /(1/32768)
       pPMC->PMC_PLLR = ((AT91C_CKGR_DIV & 0x05) |
    1348:	e59f3094 	ldr	r3, [pc, #148]	; 13e4 <.text+0x13e4>
    134c:	e50230d3 	str	r3, [r2, #-211]
                         (AT91C_CKGR_PLLCOUNT & (28<<8)) |
                         (AT91C_CKGR_MUL & (25<<16)));

        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_LOCK));
    1350:	e3e03c03 	mvn	r3, #768	; 0x300
    1354:	e5133097 	ldr	r3, [r3, #-151]
    1358:	e3130004 	tst	r3, #4	; 0x4
    135c:	0afffffb 	beq	1350 <AT91F_LowLevelInit+0x3c>
        while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
    1360:	e3e02c03 	mvn	r2, #768	; 0x300
    1364:	e5123097 	ldr	r3, [r2, #-151]
    1368:	e3130008 	tst	r3, #8	; 0x8
    136c:	0afffffb 	beq	1360 <AT91F_LowLevelInit+0x4c>
 	// 4. Selection of Master Clock and Processor Clock
 	// select the PLL clock divided by 2
 	    pPMC->PMC_MCKR =  AT91C_PMC_PRES_CLK_2 ;
    1370:	e3a03004 	mov	r3, #4	; 0x4
    1374:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
    1378:	e3e02c03 	mvn	r2, #768	; 0x300
    137c:	e5123097 	ldr	r3, [r2, #-151]
    1380:	e3130008 	tst	r3, #8	; 0x8
    1384:	0afffffb 	beq	1378 <AT91F_LowLevelInit+0x64>

 	    pPMC->PMC_MCKR |= AT91C_PMC_CSS_PLL_CLK  ;
    1388:	e51230cf 	ldr	r3, [r2, #-207]
    138c:	e3833003 	orr	r3, r3, #3	; 0x3
    1390:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
    1394:	e3e03c03 	mvn	r3, #768	; 0x300
    1398:	e5133097 	ldr	r3, [r3, #-151]
    139c:	e3130008 	tst	r3, #8	; 0x8
    13a0:	0afffffb 	beq	1394 <AT91F_LowLevelInit+0x80>

	// Set up the default interrupts handler vectors
	AT91C_BASE_AIC->AIC_SVR[0] = (int) AT91F_Default_FIQ_handler ;
    13a4:	e59f203c 	ldr	r2, [pc, #60]	; 13e8 <.text+0x13e8>
    13a8:	e3e03c0f 	mvn	r3, #3840	; 0xf00
    13ac:	e503207f 	str	r2, [r3, #-127]
    13b0:	e3a01001 	mov	r1, #1	; 0x1
	for (i=1;i < 31; i++)
	{
	    AT91C_BASE_AIC->AIC_SVR[i] = (int) AT91F_Default_IRQ_handler ;
    13b4:	e1a02101 	mov	r2, r1, lsl #2
    13b8:	e59f302c 	ldr	r3, [pc, #44]	; 13ec <.text+0x13ec>
    13bc:	e2811001 	add	r1, r1, #1	; 0x1
    13c0:	e351001f 	cmp	r1, #31	; 0x1f
    13c4:	e5023f80 	str	r3, [r2, #-3968]
    13c8:	1afffff9 	bne	13b4 <AT91F_LowLevelInit+0xa0>
	}
	AT91C_BASE_AIC->AIC_SPU  = (int) AT91F_Spurious_handler ;
    13cc:	e59f201c 	ldr	r2, [pc, #28]	; 13f0 <.text+0x13f0>
    13d0:	e3e03c0f 	mvn	r3, #3840	; 0xf00
    13d4:	e5832035 	str	r2, [r3, #53]

}
    13d8:	e12fff1e 	bx	lr
    13dc:	00300100 	eoreqs	r0, r0, r0, lsl #2
    13e0:	00000601 	andeq	r0, r0, r1, lsl #12
    13e4:	00191c05 	andeqs	r1, r9, r5, lsl #24
    13e8:	0000010c 	andeq	r0, r0, ip, lsl #2
    13ec:	00000110 	andeq	r0, r0, r0, lsl r1
    13f0:	00000114 	andeq	r0, r0, r4, lsl r1

000013f4 <my_putc>:

#include "Board.h"

static void my_putc(char c) 
{
    13f4:	e20000ff 	and	r0, r0, #255	; 0xff
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
    13f8:	e3e02c0d 	mvn	r2, #3328	; 0xd00
    13fc:	e51230eb 	ldr	r3, [r2, #-235]
	while (!AT91F_US_TxReady((AT91PS_USART)AT91C_BASE_DBGU));
    1400:	e3130002 	tst	r3, #2	; 0x2
    1404:	0afffffb 	beq	13f8 <my_putc+0x4>
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
    1408:	e1a03b80 	mov	r3, r0, lsl #23
    140c:	e1a03ba3 	mov	r3, r3, lsr #23
    1410:	e50230e3 	str	r3, [r2, #-227]
	AT91F_US_PutChar((AT91PS_USART)AT91C_BASE_DBGU, c);
}
    1414:	e12fff1e 	bx	lr

00001418 <_read_r>:

static int  my_kbhit( void ) 
{
	if ((AT91F_US_RxReady((AT91PS_USART)AT91C_BASE_DBGU)) == 0) return 0;
	else return 1;
}

static char my_getc( void )
{
	return AT91F_US_GetChar((AT91PS_USART)AT91C_BASE_DBGU);
}

_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
    1418:	e52de004 	str	lr, [sp, #-4]!
    141c:	e1a00003 	mov	r0, r3
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
    1420:	e3a01000 	mov	r1, #0	; 0x0
    1424:	ea000009 	b	1450 <_read_r+0x38>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
    1428:	e3e0cc0d 	mvn	ip, #3328	; 0xd00
    142c:	e51c30eb 	ldr	r3, [ip, #-235]
    1430:	e3130001 	tst	r3, #1	; 0x1
    1434:	1a000009 	bne	1460 <_read_r+0x48>
    1438:	eafffffa 	b	1428 <_read_r+0x10>
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		// c = uart0GetchW();
		while ( !my_kbhit() ) ;
		c = (char) my_getc();
		if (c == 0x0D) {
			*p='\0';
    143c:	e3a03000 	mov	r3, #0	; 0x0
    1440:	e5ce3000 	strb	r3, [lr]
    1444:	ea00000a 	b	1474 <_read_r+0x5c>
			break;
		}
		*p++ = c;
    1448:	e7c13002 	strb	r3, [r1, r2]
    144c:	e2811001 	add	r1, r1, #1	; 0x1
    1450:	e1510000 	cmp	r1, r0
    1454:	e082e001 	add	lr, r2, r1
    1458:	1afffff2 	bne	1428 <_read_r+0x10>
    145c:	ea000004 	b	1474 <_read_r+0x5c>
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
    1460:	e51c30e7 	ldr	r3, [ip, #-231]
    1464:	e20330ff 	and	r3, r3, #255	; 0xff
    1468:	e353000d 	cmp	r3, #13	; 0xd
    146c:	1afffff5 	bne	1448 <_read_r+0x30>
    1470:	eafffff1 	b	143c <_read_r+0x24>
		////// uart0_putc(c);
	}
	return len - i;
}
    1474:	e0610000 	rsb	r0, r1, r0
    1478:	e49df004 	ldr	pc, [sp], #4

0000147c <_write_r>:


_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    147c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    1480:	e1a05002 	mov	r5, r2
    1484:	e1a06003 	mov	r6, r3
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
    1488:	e3a04000 	mov	r4, #0	; 0x0
    148c:	ea000005 	b	14a8 <_write_r+0x2c>
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) my_putc('\r');
    1490:	e7d43005 	ldrb	r3, [r4, r5]
    1494:	e353000a 	cmp	r3, #10	; 0xa
    1498:	0bffffd5 	bleq	13f4 <my_putc>
		my_putc(*p++);
    149c:	e7d40005 	ldrb	r0, [r4, r5]
    14a0:	e2844001 	add	r4, r4, #1	; 0x1
    14a4:	ebffffd2 	bl	13f4 <my_putc>
    14a8:	e1540006 	cmp	r4, r6
    14ac:	e3a0000d 	mov	r0, #13	; 0xd
    14b0:	1afffff6 	bne	1490 <_write_r+0x14>
	}
	
	return len;
}
    14b4:	e1a00004 	mov	r0, r4
    14b8:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}

000014bc <_close_r>:


int _close_r(
    struct _reent *r, 
    int file)
{
	return 0;
}
    14bc:	e3a00000 	mov	r0, #0	; 0x0
    14c0:	e12fff1e 	bx	lr

000014c4 <_lseek_r>:


_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
	return (_off_t)0;	/*  Always indicate we are at file beginning.  */
}
    14c4:	e3a00000 	mov	r0, #0	; 0x0
    14c8:	e12fff1e 	bx	lr

000014cc <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;
    14cc:	e3a03a02 	mov	r3, #8192	; 0x2000
	/* assigned to strong type with implicit 	*/
	/* signed/unsigned conversion.  Required by 	*/
	/* newlib.					*/

	return 0;
}
    14d0:	e3a00000 	mov	r0, #0	; 0x0
    14d4:	e5823004 	str	r3, [r2, #4]
    14d8:	e12fff1e 	bx	lr

000014dc <isatty>:


int isatty(int file); /* avoid warning */

int isatty(int file)
{
	return 1;
}
    14dc:	e3a00001 	mov	r0, #1	; 0x1
    14e0:	e12fff1e 	bx	lr

000014e4 <_sbrk_r>:


#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 


/* "malloc clue function" from newlib-lpc/Keil-Demo/"generic" */

/**** Locally used variables. ****/
// mt: "cleaner": extern char* end;
extern char end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************
 * Support function. Adjusts end of heap to provide more memory to
 * memory allocator. Simple and dumb with no sanity checks.

 *  struct _reent *r -- re-entrancy structure, used by newlib to
 *                      support multiple threads of operation.
 *  ptrdiff_t nbytes -- number of bytes to add.
 *                      Returns pointer to start of new heap area.
 *
 *  Note:  This implementation is not thread safe (despite taking a
 *         _reent structure as a parameter).
 *         Since _s_r is not used in the current implementation, 
 *         the following messages must be suppressed.
 */
void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
	char  *base;		/*  errno should be set to  ENOMEM on error  */

	if (!heap_ptr) {	/*  Initialize if first time through.  */
    14e4:	e59f201c 	ldr	r2, [pc, #28]	; 1508 <.text+0x1508>
    14e8:	e5923000 	ldr	r3, [r2]
    14ec:	e3530000 	cmp	r3, #0	; 0x0
		heap_ptr = end;
    14f0:	059f3014 	ldreq	r3, [pc, #20]	; 150c <.text+0x150c>
    14f4:	05823000 	streq	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.  */
    14f8:	e5920000 	ldr	r0, [r2]
	heap_ptr += nbytes;	/*  Increase heap.  */
    14fc:	e0803001 	add	r3, r0, r1
    1500:	e5823000 	str	r3, [r2]
	
	return base;		/*  Return pointer to start of new heap area.  */
}
    1504:	e12fff1e 	bx	lr
    1508:	00200900 	eoreq	r0, r0, r0, lsl #18
    150c:	00201bec 	eoreq	r1, r0, ip, ror #23

00001510 <AT91F_CDC_Open>:
	pCdc->currentConnection    = 0;
	pCdc->currentRcvBank       = AT91C_UDP_RX_DATA_BK0;
	pCdc->IsConfigured = AT91F_UDP_IsConfigured;
	pCdc->Write        = AT91F_UDP_Write;
	pCdc->Read         = AT91F_UDP_Read;
    1510:	e59f202c 	ldr	r2, [pc, #44]	; 1544 <.text+0x1544>
    1514:	e5802014 	str	r2, [r0, #20]
    1518:	e3a02002 	mov	r2, #2	; 0x2
    151c:	e5802008 	str	r2, [r0, #8]
    1520:	e59f2020 	ldr	r2, [pc, #32]	; 1548 <.text+0x1548>
    1524:	e580200c 	str	r2, [r0, #12]
    1528:	e59f201c 	ldr	r2, [pc, #28]	; 154c <.text+0x154c>
    152c:	e3a0c000 	mov	ip, #0	; 0x0
    1530:	e5801000 	str	r1, [r0]
    1534:	e5c0c005 	strb	ip, [r0, #5]
    1538:	e5802010 	str	r2, [r0, #16]
    153c:	e5c0c004 	strb	ip, [r0, #4]
	return pCdc;
}
    1540:	e12fff1e 	bx	lr
    1544:	00001b78 	andeq	r1, r0, r8, ror fp
    1548:	00001674 	andeq	r1, r0, r4, ror r6
    154c:	00001a88 	andeq	r1, r0, r8, lsl #21

00001550 <AT91F_USB_SendData>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_IsConfigured
//* \brief Test if the device is configured and handle enumeration
//*----------------------------------------------------------------------------
static uchar AT91F_UDP_IsConfigured(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	AT91_REG isr = pUDP->UDP_ISR;

	if (isr & AT91C_UDP_ENDBUSRES) {
		pUDP->UDP_ICR = AT91C_UDP_ENDBUSRES;
		// reset all endpoints
		pUDP->UDP_RSTEP  = (unsigned int)-1;
		pUDP->UDP_RSTEP  = 0;
		// Enable the function
		pUDP->UDP_FADDR = AT91C_UDP_FEN;
		// Configure endpoint 0
		pUDP->UDP_CSR[0] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_CTRL);
	}
	else if (isr & AT91C_UDP_EPINT0) {
		pUDP->UDP_ICR = AT91C_UDP_EPINT0;
		AT91F_CDC_Enumerate(pCdc);
	}
	return pCdc->currentConfiguration;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_Read
//* \brief Read available data from Endpoint OUT
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Read(AT91PS_CDC pCdc, char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint packetSize, nbBytesRcv = 0, currentReceiveBank = pCdc->currentRcvBank;

	while (length) {
		if ( !AT91F_UDP_IsConfigured(pCdc) )
			break;
		if ( pUdp->UDP_CSR[AT91C_EP_OUT] & currentReceiveBank ) {
			packetSize = MIN(pUdp->UDP_CSR[AT91C_EP_OUT] >> 16, length);
			length -= packetSize;
			if (packetSize < AT91C_EP_OUT_SIZE)
				length = 0;
			while(packetSize--)
				pData[nbBytesRcv++] = pUdp->UDP_FDR[AT91C_EP_OUT];
			pUdp->UDP_CSR[AT91C_EP_OUT] &= ~(currentReceiveBank);
			if (currentReceiveBank == AT91C_UDP_RX_DATA_BK0)
				currentReceiveBank = AT91C_UDP_RX_DATA_BK1;
			else
				currentReceiveBank = AT91C_UDP_RX_DATA_BK0;

		}
		else
		{
		    break;
		}
	}
	pCdc->currentRcvBank = currentReceiveBank;
	return nbBytesRcv;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Write
//* \brief Send through endpoint 2
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Write(AT91PS_CDC pCdc, const char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint cpt = 0;

	// Send the first packet
	cpt = MIN(length, AT91C_EP_IN_SIZE);
	length -= cpt;
	while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
	pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;

	while (length) {
		// Fill the second bank
		cpt = MIN(length, AT91C_EP_IN_SIZE);
		length -= cpt;
		while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
		// Wait for the the first bank to be sent
		while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
			if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
		pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
		while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);
		pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;
	}
	// Wait for the end of transfer
	while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
		if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
	pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
	while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);

	return length;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendData
//* \brief Send Data through the control endpoint
//*----------------------------------------------------------------------------
unsigned int csrTab[100];
unsigned char csrIdx = 0;

static void AT91F_USB_SendData(AT91PS_UDP pUdp, const char *pData, uint length)
{
    1550:	e52de004 	str	lr, [sp, #-4]!
    1554:	e24dd004 	sub	sp, sp, #4	; 0x4
	uint cpt = 0;
	AT91_REG csr;

	do {
		cpt = MIN(length, 8);
    1558:	e3520008 	cmp	r2, #8	; 0x8
    155c:	31a0e002 	movcc	lr, r2
    1560:	23a0e008 	movcs	lr, #8	; 0x8
    1564:	e1a0c00e 	mov	ip, lr
    1568:	ea000001 	b	1574 <AT91F_USB_SendData+0x24>
		length -= cpt;

		while (cpt--)
			pUdp->UDP_FDR[0] = *pData++;
    156c:	e4d13001 	ldrb	r3, [r1], #1
    1570:	e5803050 	str	r3, [r0, #80]
    1574:	e25cc001 	subs	ip, ip, #1	; 0x1
    1578:	2afffffb 	bcs	156c <AT91F_USB_SendData+0x1c>

		if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
    157c:	e5903030 	ldr	r3, [r0, #48]
    1580:	e3130001 	tst	r3, #1	; 0x1
    1584:	0a000005 	beq	15a0 <AT91F_USB_SendData+0x50>
			pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
    1588:	e5903030 	ldr	r3, [r0, #48]
    158c:	e3c33001 	bic	r3, r3, #1	; 0x1
    1590:	e5803030 	str	r3, [r0, #48]
			while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
    1594:	e5903030 	ldr	r3, [r0, #48]
    1598:	e3130001 	tst	r3, #1	; 0x1
    159c:	1afffffc 	bne	1594 <AT91F_USB_SendData+0x44>
		}

		pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
    15a0:	e5903030 	ldr	r3, [r0, #48]
    15a4:	e3833010 	orr	r3, r3, #16	; 0x10
    15a8:	e5803030 	str	r3, [r0, #48]
		do {
			csr = pUdp->UDP_CSR[0];
    15ac:	e5903030 	ldr	r3, [r0, #48]
    15b0:	e58d3000 	str	r3, [sp]

			// Data IN stage has been stopped by a status OUT
			if (csr & AT91C_UDP_RX_DATA_BK0) {
    15b4:	e59d3000 	ldr	r3, [sp]
    15b8:	e3130002 	tst	r3, #2	; 0x2
				pUdp->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
    15bc:	15903030 	ldrne	r3, [r0, #48]
    15c0:	13c33002 	bicne	r3, r3, #2	; 0x2
    15c4:	15803030 	strne	r3, [r0, #48]
    15c8:	1a00000d 	bne	1604 <AT91F_USB_SendData+0xb4>
				return;
			}
		} while ( !(csr & AT91C_UDP_TXCOMP) );
    15cc:	e59d3000 	ldr	r3, [sp]
    15d0:	e3130001 	tst	r3, #1	; 0x1
    15d4:	0afffff4 	beq	15ac <AT91F_USB_SendData+0x5c>

	} while (length);
    15d8:	e052200e 	subs	r2, r2, lr
    15dc:	1affffdd 	bne	1558 <AT91F_USB_SendData+0x8>

	if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
    15e0:	e5903030 	ldr	r3, [r0, #48]
    15e4:	e3130001 	tst	r3, #1	; 0x1
    15e8:	0a000005 	beq	1604 <AT91F_USB_SendData+0xb4>
		pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
    15ec:	e5903030 	ldr	r3, [r0, #48]
    15f0:	e3c33001 	bic	r3, r3, #1	; 0x1
    15f4:	e5803030 	str	r3, [r0, #48]
		while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
    15f8:	e5903030 	ldr	r3, [r0, #48]
    15fc:	e3130001 	tst	r3, #1	; 0x1
    1600:	1afffffc 	bne	15f8 <AT91F_USB_SendData+0xa8>
	}
}
    1604:	e28dd004 	add	sp, sp, #4	; 0x4
    1608:	e8bd8000 	ldmia	sp!, {pc}

0000160c <AT91F_USB_SendZlp>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendZlp
//* \brief Send zero length packet through the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendZlp(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
    160c:	e5903030 	ldr	r3, [r0, #48]
    1610:	e3833010 	orr	r3, r3, #16	; 0x10
    1614:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) );
    1618:	e5903030 	ldr	r3, [r0, #48]
    161c:	e3130001 	tst	r3, #1	; 0x1
    1620:	0afffffc 	beq	1618 <AT91F_USB_SendZlp+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
    1624:	e5903030 	ldr	r3, [r0, #48]
    1628:	e3c33001 	bic	r3, r3, #1	; 0x1
    162c:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
    1630:	e5903030 	ldr	r3, [r0, #48]
    1634:	e3130001 	tst	r3, #1	; 0x1
    1638:	1afffffc 	bne	1630 <AT91F_USB_SendZlp+0x24>
}
    163c:	e12fff1e 	bx	lr

00001640 <AT91F_USB_SendStall>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendStall
//* \brief Stall the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendStall(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_FORCESTALL;
    1640:	e5903030 	ldr	r3, [r0, #48]
    1644:	e3833020 	orr	r3, r3, #32	; 0x20
    1648:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_ISOERROR) );
    164c:	e5903030 	ldr	r3, [r0, #48]
    1650:	e3130008 	tst	r3, #8	; 0x8
    1654:	0afffffc 	beq	164c <AT91F_USB_SendStall+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR);
    1658:	e5903030 	ldr	r3, [r0, #48]
    165c:	e3c33028 	bic	r3, r3, #40	; 0x28
    1660:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & (AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR));
    1664:	e5903030 	ldr	r3, [r0, #48]
    1668:	e3130028 	tst	r3, #40	; 0x28
    166c:	1afffffc 	bne	1664 <AT91F_USB_SendStall+0x24>
}
    1670:	e12fff1e 	bx	lr

00001674 <AT91F_UDP_IsConfigured>:
    1674:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1678:	e5905000 	ldr	r5, [r0]
    167c:	e595301c 	ldr	r3, [r5, #28]
    1680:	e24dd008 	sub	sp, sp, #8	; 0x8
    1684:	e58d3000 	str	r3, [sp]
    1688:	e59d3000 	ldr	r3, [sp]
    168c:	e3130a01 	tst	r3, #4096	; 0x1000
    1690:	e1a08000 	mov	r8, r0
    1694:	0a00000a 	beq	16c4 <AT91F_UDP_IsConfigured+0x50>
    1698:	e3a03a01 	mov	r3, #4096	; 0x1000
    169c:	e5853020 	str	r3, [r5, #32]
    16a0:	e3e03000 	mvn	r3, #0	; 0x0
    16a4:	e5853028 	str	r3, [r5, #40]
    16a8:	e2833001 	add	r3, r3, #1	; 0x1
    16ac:	e5853028 	str	r3, [r5, #40]
    16b0:	e2833c01 	add	r3, r3, #256	; 0x100
    16b4:	e5853008 	str	r3, [r5, #8]
    16b8:	e2833c7f 	add	r3, r3, #32512	; 0x7f00
    16bc:	e5853030 	str	r3, [r5, #48]
    16c0:	ea0000e5 	b	1a5c <AT91F_UDP_IsConfigured+0x3e8>
    16c4:	e59d3000 	ldr	r3, [sp]
    16c8:	e3130001 	tst	r3, #1	; 0x1
    16cc:	0a0000e2 	beq	1a5c <AT91F_UDP_IsConfigured+0x3e8>
    16d0:	e3a03001 	mov	r3, #1	; 0x1
    16d4:	e5853020 	str	r3, [r5, #32]

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Enumerate
//* \brief This function is a callback invoked when a SETUP packet is received
//*----------------------------------------------------------------------------
static void AT91F_CDC_Enumerate(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	uchar bmRequestType, bRequest;
	ushort wValue, wIndex, wLength, wStatus;


	if ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RXSETUP) )
    16d8:	e5953030 	ldr	r3, [r5, #48]
    16dc:	e3130004 	tst	r3, #4	; 0x4
    16e0:	0a0000dd 	beq	1a5c <AT91F_UDP_IsConfigured+0x3e8>
		return;

	bmRequestType = pUDP->UDP_FDR[0];
    16e4:	e5954050 	ldr	r4, [r5, #80]
	bRequest      = pUDP->UDP_FDR[0];
    16e8:	e5957050 	ldr	r7, [r5, #80]
	wValue        = (pUDP->UDP_FDR[0] & 0xFF);
    16ec:	e5951050 	ldr	r1, [r5, #80]
	wValue       |= (pUDP->UDP_FDR[0] << 8);
    16f0:	e595e050 	ldr	lr, [r5, #80]
	wIndex        = (pUDP->UDP_FDR[0] & 0xFF);
    16f4:	e5952050 	ldr	r2, [r5, #80]
	wIndex       |= (pUDP->UDP_FDR[0] << 8);
    16f8:	e595c050 	ldr	ip, [r5, #80]
	wLength       = (pUDP->UDP_FDR[0] & 0xFF);
    16fc:	e5953050 	ldr	r3, [r5, #80]
	wLength      |= (pUDP->UDP_FDR[0] << 8);
    1700:	e5950050 	ldr	r0, [r5, #80]
    1704:	e20110ff 	and	r1, r1, #255	; 0xff
    1708:	e20220ff 	and	r2, r2, #255	; 0xff
    170c:	e20330ff 	and	r3, r3, #255	; 0xff
    1710:	e181140e 	orr	r1, r1, lr, lsl #8
    1714:	e182240c 	orr	r2, r2, ip, lsl #8
    1718:	e1833400 	orr	r3, r3, r0, lsl #8
    171c:	e20440ff 	and	r4, r4, #255	; 0xff
    1720:	e1a01801 	mov	r1, r1, lsl #16
    1724:	e1a02802 	mov	r2, r2, lsl #16
    1728:	e1a03803 	mov	r3, r3, lsl #16

	if (bmRequestType & 0x80) {
    172c:	e3140080 	tst	r4, #128	; 0x80
    1730:	e1a06821 	mov	r6, r1, lsr #16
    1734:	e1a02822 	mov	r2, r2, lsr #16
    1738:	e1a01823 	mov	r1, r3, lsr #16
    173c:	0a000005 	beq	1758 <AT91F_UDP_IsConfigured+0xe4>
		pUDP->UDP_CSR[0] |= AT91C_UDP_DIR;
    1740:	e5953030 	ldr	r3, [r5, #48]
    1744:	e3833080 	orr	r3, r3, #128	; 0x80
    1748:	e5853030 	str	r3, [r5, #48]
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_DIR) );
    174c:	e5953030 	ldr	r3, [r5, #48]
    1750:	e3130080 	tst	r3, #128	; 0x80
    1754:	0afffffc 	beq	174c <AT91F_UDP_IsConfigured+0xd8>
	}
	pUDP->UDP_CSR[0] &= ~AT91C_UDP_RXSETUP;
    1758:	e5953030 	ldr	r3, [r5, #48]
    175c:	e3c33004 	bic	r3, r3, #4	; 0x4
    1760:	e5853030 	str	r3, [r5, #48]
	while ( (pUDP->UDP_CSR[0]  & AT91C_UDP_RXSETUP)  );
    1764:	e5953030 	ldr	r3, [r5, #48]
    1768:	e2130004 	ands	r0, r3, #4	; 0x4
    176c:	1afffffc 	bne	1764 <AT91F_UDP_IsConfigured+0xf0>

	// Handle supported standard device request Cf Table 9-3 in USB specification Rev 1.1
	switch ((bRequest << 8) | bmRequestType) {
    1770:	e20730ff 	and	r3, r7, #255	; 0xff
    1774:	e1844403 	orr	r4, r4, r3, lsl #8
    1778:	e59f32e8 	ldr	r3, [pc, #744]	; 1a68 <.text+0x1a68>
    177c:	e1540003 	cmp	r4, r3
    1780:	0a0000a9 	beq	1a2c <AT91F_UDP_IsConfigured+0x3b8>
    1784:	ca00000e 	bgt	17c4 <AT91F_UDP_IsConfigured+0x150>
    1788:	e3540c01 	cmp	r4, #256	; 0x100
    178c:	0a0000a9 	beq	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    1790:	ca000006 	bgt	17b0 <AT91F_UDP_IsConfigured+0x13c>
    1794:	e3540081 	cmp	r4, #129	; 0x81
    1798:	0a000050 	beq	18e0 <AT91F_UDP_IsConfigured+0x26c>
    179c:	e3540082 	cmp	r4, #130	; 0x82
    17a0:	0a000051 	beq	18ec <AT91F_UDP_IsConfigured+0x278>
    17a4:	e3540080 	cmp	r4, #128	; 0x80
    17a8:	1a0000a2 	bne	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    17ac:	ea000048 	b	18d4 <AT91F_UDP_IsConfigured+0x260>
    17b0:	e59f32b4 	ldr	r3, [pc, #692]	; 1a6c <.text+0x1a6c>
    17b4:	e1540003 	cmp	r4, r3
    17b8:	0a000077 	beq	199c <AT91F_UDP_IsConfigured+0x328>
    17bc:	ba00009a 	blt	1a2c <AT91F_UDP_IsConfigured+0x3b8>
    17c0:	ea00009c 	b	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    17c4:	e3540d22 	cmp	r4, #2176	; 0x880
    17c8:	0a00003d 	beq	18c4 <AT91F_UDP_IsConfigured+0x250>
    17cc:	ca000007 	bgt	17f0 <AT91F_UDP_IsConfigured+0x17c>
    17d0:	e3540c05 	cmp	r4, #1280	; 0x500
    17d4:	0a000024 	beq	186c <AT91F_UDP_IsConfigured+0x1f8>
    17d8:	e3540d1a 	cmp	r4, #1664	; 0x680
    17dc:	0a000011 	beq	1828 <AT91F_UDP_IsConfigured+0x1b4>
    17e0:	e59f3288 	ldr	r3, [pc, #648]	; 1a70 <.text+0x1a70>
    17e4:	e1540003 	cmp	r4, r3
    17e8:	1a000092 	bne	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    17ec:	ea00005d 	b	1968 <AT91F_UDP_IsConfigured+0x2f4>
    17f0:	e59f327c 	ldr	r3, [pc, #636]	; 1a74 <.text+0x1a74>
    17f4:	e1540003 	cmp	r4, r3
    17f8:	0a00007d 	beq	19f4 <AT91F_UDP_IsConfigured+0x380>
    17fc:	ca000002 	bgt	180c <AT91F_UDP_IsConfigured+0x198>
    1800:	e3540c09 	cmp	r4, #2304	; 0x900
    1804:	1a00008b 	bne	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    1808:	ea00001f 	b	188c <AT91F_UDP_IsConfigured+0x218>
    180c:	e59f3264 	ldr	r3, [pc, #612]	; 1a78 <.text+0x1a78>
    1810:	e1540003 	cmp	r4, r3
    1814:	0a00007d 	beq	1a10 <AT91F_UDP_IsConfigured+0x39c>
    1818:	e2833080 	add	r3, r3, #128	; 0x80
    181c:	e1540003 	cmp	r4, r3
    1820:	1a000084 	bne	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    1824:	ea00007f 	b	1a28 <AT91F_UDP_IsConfigured+0x3b4>
	case STD_GET_DESCRIPTOR:
		if (wValue == 0x100)       // Return Device Descriptor
    1828:	e3560c01 	cmp	r6, #256	; 0x100
    182c:	1a000005 	bne	1848 <AT91F_UDP_IsConfigured+0x1d4>
			AT91F_USB_SendData(pUDP, devDescriptor, MIN(sizeof(devDescriptor), wLength));
    1830:	e3510012 	cmp	r1, #18	; 0x12
    1834:	31a02001 	movcc	r2, r1
    1838:	23a02012 	movcs	r2, #18	; 0x12
    183c:	e59f1238 	ldr	r1, [pc, #568]	; 1a7c <.text+0x1a7c>
    1840:	e1a00005 	mov	r0, r5
    1844:	ea000006 	b	1864 <AT91F_UDP_IsConfigured+0x1f0>
		else if (wValue == 0x200)  // Return Configuration Descriptor
    1848:	e3560c02 	cmp	r6, #512	; 0x200
    184c:	1a000079 	bne	1a38 <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendData(pUDP, cfgDescriptor, MIN(sizeof(cfgDescriptor), wLength));
    1850:	e3510043 	cmp	r1, #67	; 0x43
    1854:	31a02001 	movcc	r2, r1
    1858:	23a02043 	movcs	r2, #67	; 0x43
    185c:	e59f121c 	ldr	r1, [pc, #540]	; 1a80 <.text+0x1a80>
    1860:	e1a00005 	mov	r0, r5
    1864:	ebffff39 	bl	1550 <AT91F_USB_SendData>
    1868:	ea00007b 	b	1a5c <AT91F_UDP_IsConfigured+0x3e8>
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_ADDRESS:
		AT91F_USB_SendZlp(pUDP);
    186c:	e1a00005 	mov	r0, r5
    1870:	ebffff65 	bl	160c <AT91F_USB_SendZlp>
		pUDP->UDP_FADDR = (AT91C_UDP_FEN | wValue);
    1874:	e2562000 	subs	r2, r6, #0	; 0x0
    1878:	13a02001 	movne	r2, #1	; 0x1
    187c:	e3863c01 	orr	r3, r6, #256	; 0x100
    1880:	e5853008 	str	r3, [r5, #8]
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_FADDEN : 0;
    1884:	e5852004 	str	r2, [r5, #4]
    1888:	ea000073 	b	1a5c <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_SET_CONFIGURATION:
		pCdc->currentConfiguration = wValue;
    188c:	e5c86004 	strb	r6, [r8, #4]
		AT91F_USB_SendZlp(pUDP);
    1890:	e1a00005 	mov	r0, r5
    1894:	ebffff5c 	bl	160c <AT91F_USB_SendZlp>
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_CONFG : AT91C_UDP_FADDEN;
    1898:	e3560000 	cmp	r6, #0	; 0x0
    189c:	0a000068 	beq	1a44 <AT91F_UDP_IsConfigured+0x3d0>
    18a0:	e3a03002 	mov	r3, #2	; 0x2
    18a4:	e5853004 	str	r3, [r5, #4]
		pUDP->UDP_CSR[1] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT) : 0;
    18a8:	e3a03c82 	mov	r3, #33280	; 0x8200
    18ac:	e5853034 	str	r3, [r5, #52]
		pUDP->UDP_CSR[2] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN)  : 0;
    18b0:	e2833b01 	add	r3, r3, #1024	; 0x400
    18b4:	e5853038 	str	r3, [r5, #56]
    18b8:	e3a02c87 	mov	r2, #34560	; 0x8700
		pUDP->UDP_CSR[3] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_INT_IN)   : 0;
    18bc:	e585203c 	str	r2, [r5, #60]
    18c0:	ea000065 	b	1a5c <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_GET_CONFIGURATION:
		AT91F_USB_SendData(pUDP, (char *) &(pCdc->currentConfiguration), sizeof(pCdc->currentConfiguration));
    18c4:	e1a00005 	mov	r0, r5
    18c8:	e2881004 	add	r1, r8, #4	; 0x4
    18cc:	e3a02001 	mov	r2, #1	; 0x1
    18d0:	eaffffe3 	b	1864 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case STD_GET_STATUS_ZERO:
		wStatus = 0;
    18d4:	e28d1008 	add	r1, sp, #8	; 0x8
    18d8:	e3a03000 	mov	r3, #0	; 0x0
    18dc:	ea00000f 	b	1920 <AT91F_UDP_IsConfigured+0x2ac>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_INTERFACE:
		wStatus = 0;
    18e0:	e28d1008 	add	r1, sp, #8	; 0x8
    18e4:	e16100b2 	strh	r0, [r1, #-2]!
    18e8:	ea00000d 	b	1924 <AT91F_UDP_IsConfigured+0x2b0>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_ENDPOINT:
		wStatus = 0;
		wIndex &= 0x0F;
		if ((pUDP->UDP_GLBSTATE & AT91C_UDP_CONFG) && (wIndex <= 3)) {
    18ec:	e5953004 	ldr	r3, [r5, #4]
    18f0:	e3130002 	tst	r3, #2	; 0x2
    18f4:	e1cd00b6 	strh	r0, [sp, #6]
    18f8:	e202200f 	and	r2, r2, #15	; 0xf
    18fc:	0a00000b 	beq	1930 <AT91F_UDP_IsConfigured+0x2bc>
    1900:	e3520003 	cmp	r2, #3	; 0x3
    1904:	8a000009 	bhi	1930 <AT91F_UDP_IsConfigured+0x2bc>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
    1908:	e0853102 	add	r3, r5, r2, lsl #2
    190c:	e5933030 	ldr	r3, [r3, #48]
    1910:	e1a037a3 	mov	r3, r3, lsr #15
    1914:	e2233001 	eor	r3, r3, #1	; 0x1
    1918:	e2033001 	and	r3, r3, #1	; 0x1
    191c:	e28d1008 	add	r1, sp, #8	; 0x8
    1920:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
    1924:	e1a00005 	mov	r0, r5
    1928:	e3a02002 	mov	r2, #2	; 0x2
    192c:	eaffffcc 	b	1864 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else if ((pUDP->UDP_GLBSTATE & AT91C_UDP_FADDEN) && (wIndex == 0)) {
    1930:	e5953004 	ldr	r3, [r5, #4]
    1934:	e3130001 	tst	r3, #1	; 0x1
    1938:	0a00003e 	beq	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    193c:	e3520000 	cmp	r2, #0	; 0x0
    1940:	1a00003c 	bne	1a38 <AT91F_UDP_IsConfigured+0x3c4>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
    1944:	e5953030 	ldr	r3, [r5, #48]
    1948:	e1a037a3 	mov	r3, r3, lsr #15
    194c:	e2233001 	eor	r3, r3, #1	; 0x1
    1950:	e2033001 	and	r3, r3, #1	; 0x1
    1954:	e28d1008 	add	r1, sp, #8	; 0x8
    1958:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
    195c:	e1a00005 	mov	r0, r5
    1960:	e2822002 	add	r2, r2, #2	; 0x2
    1964:	eaffffbe 	b	1864 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_SET_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_SET_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
    1968:	e212300f 	ands	r3, r2, #15	; 0xf
    196c:	13a03001 	movne	r3, #1	; 0x1
    1970:	e3560000 	cmp	r6, #0	; 0x0
    1974:	13a03000 	movne	r3, #0	; 0x0
    1978:	02033001 	andeq	r3, r3, #1	; 0x1
    197c:	e3530000 	cmp	r3, #0	; 0x0
    1980:	e202200f 	and	r2, r2, #15	; 0xf
    1984:	0a00002b 	beq	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    1988:	e3520003 	cmp	r2, #3	; 0x3
			pUDP->UDP_CSR[wIndex] = 0;
    198c:	90853102 	addls	r3, r5, r2, lsl #2
    1990:	95830030 	strls	r0, [r3, #48]
    1994:	9a000024 	bls	1a2c <AT91F_UDP_IsConfigured+0x3b8>
    1998:	ea000026 	b	1a38 <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_CLEAR_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_CLEAR_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_CLEAR_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
    199c:	e212300f 	ands	r3, r2, #15	; 0xf
    19a0:	13a03001 	movne	r3, #1	; 0x1
    19a4:	e3560000 	cmp	r6, #0	; 0x0
    19a8:	13a03000 	movne	r3, #0	; 0x0
    19ac:	02033001 	andeq	r3, r3, #1	; 0x1
    19b0:	e3530000 	cmp	r3, #0	; 0x0
    19b4:	e202200f 	and	r2, r2, #15	; 0xf
    19b8:	0a00001e 	beq	1a38 <AT91F_UDP_IsConfigured+0x3c4>
    19bc:	e3520003 	cmp	r2, #3	; 0x3
    19c0:	8a00001c 	bhi	1a38 <AT91F_UDP_IsConfigured+0x3c4>
			if (wIndex == 1)
    19c4:	e3520001 	cmp	r2, #1	; 0x1
				pUDP->UDP_CSR[1] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT);
    19c8:	03a03c82 	moveq	r3, #33280	; 0x8200
    19cc:	05853034 	streq	r3, [r5, #52]
    19d0:	0a000015 	beq	1a2c <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 2)
    19d4:	e3520002 	cmp	r2, #2	; 0x2
				pUDP->UDP_CSR[2] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN);
    19d8:	03a03c86 	moveq	r3, #34304	; 0x8600
    19dc:	05853038 	streq	r3, [r5, #56]
    19e0:	0a000011 	beq	1a2c <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 3)
    19e4:	e3520003 	cmp	r2, #3	; 0x3
				pUDP->UDP_CSR[3] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_ISO_IN);
    19e8:	03a03c85 	moveq	r3, #34048	; 0x8500
    19ec:	0585303c 	streq	r3, [r5, #60]
    19f0:	ea00000d 	b	1a2c <AT91F_UDP_IsConfigured+0x3b8>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;

	// handle CDC class requests
	case SET_LINE_CODING:
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RX_DATA_BK0) );
    19f4:	e5953030 	ldr	r3, [r5, #48]
    19f8:	e3130002 	tst	r3, #2	; 0x2
    19fc:	0afffffc 	beq	19f4 <AT91F_UDP_IsConfigured+0x380>
		pUDP->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
    1a00:	e5953030 	ldr	r3, [r5, #48]
    1a04:	e3c33002 	bic	r3, r3, #2	; 0x2
    1a08:	e5853030 	str	r3, [r5, #48]
    1a0c:	ea000006 	b	1a2c <AT91F_UDP_IsConfigured+0x3b8>
		AT91F_USB_SendZlp(pUDP);
		break;
	case GET_LINE_CODING:
		AT91F_USB_SendData(pUDP, (char *) &line, MIN(sizeof(line), wLength));
    1a10:	e3510008 	cmp	r1, #8	; 0x8
    1a14:	31a02001 	movcc	r2, r1
    1a18:	23a02008 	movcs	r2, #8	; 0x8
    1a1c:	e59f1060 	ldr	r1, [pc, #96]	; 1a84 <.text+0x1a84>
    1a20:	e1a00005 	mov	r0, r5
    1a24:	eaffff8e 	b	1864 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case SET_CONTROL_LINE_STATE:
		pCdc->currentConnection = wValue;
    1a28:	e5c86005 	strb	r6, [r8, #5]
		AT91F_USB_SendZlp(pUDP);
    1a2c:	e1a00005 	mov	r0, r5
    1a30:	ebfffef5 	bl	160c <AT91F_USB_SendZlp>
    1a34:	ea000008 	b	1a5c <AT91F_UDP_IsConfigured+0x3e8>
		break;
	default:
		AT91F_USB_SendStall(pUDP);
    1a38:	e1a00005 	mov	r0, r5
    1a3c:	ebfffeff 	bl	1640 <AT91F_USB_SendStall>
    1a40:	ea000005 	b	1a5c <AT91F_UDP_IsConfigured+0x3e8>
    1a44:	e3a03001 	mov	r3, #1	; 0x1
    1a48:	e1a02006 	mov	r2, r6
    1a4c:	e5853004 	str	r3, [r5, #4]
    1a50:	e5856034 	str	r6, [r5, #52]
    1a54:	e5856038 	str	r6, [r5, #56]
    1a58:	eaffff97 	b	18bc <AT91F_UDP_IsConfigured+0x248>
    1a5c:	e5d80004 	ldrb	r0, [r8, #4]
    1a60:	e28dd008 	add	sp, sp, #8	; 0x8
    1a64:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    1a68:	00000301 	andeq	r0, r0, r1, lsl #6
    1a6c:	00000102 	andeq	r0, r0, r2, lsl #2
    1a70:	00000302 	andeq	r0, r0, r2, lsl #6
    1a74:	00002021 	andeq	r2, r0, r1, lsr #32
    1a78:	000021a1 	andeq	r2, r0, r1, lsr #3
    1a7c:	0000a574 	andeq	sl, r0, r4, ror r5
    1a80:	0000a586 	andeq	sl, r0, r6, lsl #11
    1a84:	00200028 	eoreq	r0, r0, r8, lsr #32

00001a88 <AT91F_UDP_Write>:
    1a88:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    1a8c:	e1a07000 	mov	r7, r0
    1a90:	e5974000 	ldr	r4, [r7]
    1a94:	e3520040 	cmp	r2, #64	; 0x40
    1a98:	31a00002 	movcc	r0, r2
    1a9c:	23a00040 	movcs	r0, #64	; 0x40
    1aa0:	e1a06001 	mov	r6, r1
    1aa4:	e1a01000 	mov	r1, r0
    1aa8:	ea000001 	b	1ab4 <AT91F_UDP_Write+0x2c>
    1aac:	e4d63001 	ldrb	r3, [r6], #1
    1ab0:	e5843058 	str	r3, [r4, #88]
    1ab4:	e2511001 	subs	r1, r1, #1	; 0x1
    1ab8:	2afffffb 	bcs	1aac <AT91F_UDP_Write+0x24>
    1abc:	e5943038 	ldr	r3, [r4, #56]
    1ac0:	e0605002 	rsb	r5, r0, r2
    1ac4:	ea000017 	b	1b28 <AT91F_UDP_Write+0xa0>
    1ac8:	e3550040 	cmp	r5, #64	; 0x40
    1acc:	31a02005 	movcc	r2, r5
    1ad0:	23a02040 	movcs	r2, #64	; 0x40
    1ad4:	e0625005 	rsb	r5, r2, r5
    1ad8:	ea000001 	b	1ae4 <AT91F_UDP_Write+0x5c>
    1adc:	e4d63001 	ldrb	r3, [r6], #1
    1ae0:	e5843058 	str	r3, [r4, #88]
    1ae4:	e2522001 	subs	r2, r2, #1	; 0x1
    1ae8:	2afffffb 	bcs	1adc <AT91F_UDP_Write+0x54>
    1aec:	ea000002 	b	1afc <AT91F_UDP_Write+0x74>
    1af0:	ebfffedf 	bl	1674 <AT91F_UDP_IsConfigured>
    1af4:	e3500000 	cmp	r0, #0	; 0x0
    1af8:	0a00001c 	beq	1b70 <AT91F_UDP_Write+0xe8>
    1afc:	e5943038 	ldr	r3, [r4, #56]
    1b00:	e3130001 	tst	r3, #1	; 0x1
    1b04:	e1a00007 	mov	r0, r7
    1b08:	0afffff8 	beq	1af0 <AT91F_UDP_Write+0x68>
    1b0c:	e5943038 	ldr	r3, [r4, #56]
    1b10:	e3c33001 	bic	r3, r3, #1	; 0x1
    1b14:	e5843038 	str	r3, [r4, #56]
    1b18:	e5943038 	ldr	r3, [r4, #56]
    1b1c:	e3130001 	tst	r3, #1	; 0x1
    1b20:	1afffffc 	bne	1b18 <AT91F_UDP_Write+0x90>
    1b24:	e5943038 	ldr	r3, [r4, #56]
    1b28:	e3833010 	orr	r3, r3, #16	; 0x10
    1b2c:	e3550000 	cmp	r5, #0	; 0x0
    1b30:	e5843038 	str	r3, [r4, #56]
    1b34:	1affffe3 	bne	1ac8 <AT91F_UDP_Write+0x40>
    1b38:	ea000002 	b	1b48 <AT91F_UDP_Write+0xc0>
    1b3c:	ebfffecc 	bl	1674 <AT91F_UDP_IsConfigured>
    1b40:	e3500000 	cmp	r0, #0	; 0x0
    1b44:	0a000009 	beq	1b70 <AT91F_UDP_Write+0xe8>
    1b48:	e5943038 	ldr	r3, [r4, #56]
    1b4c:	e3130001 	tst	r3, #1	; 0x1
    1b50:	e1a00007 	mov	r0, r7
    1b54:	0afffff8 	beq	1b3c <AT91F_UDP_Write+0xb4>
    1b58:	e5943038 	ldr	r3, [r4, #56]
    1b5c:	e3c33001 	bic	r3, r3, #1	; 0x1
    1b60:	e5843038 	str	r3, [r4, #56]
    1b64:	e5943038 	ldr	r3, [r4, #56]
    1b68:	e3130001 	tst	r3, #1	; 0x1
    1b6c:	1afffffc 	bne	1b64 <AT91F_UDP_Write+0xdc>
    1b70:	e1a00005 	mov	r0, r5
    1b74:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}

00001b78 <AT91F_UDP_Read>:
    1b78:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    1b7c:	e5905000 	ldr	r5, [r0]
    1b80:	e5906008 	ldr	r6, [r0, #8]
    1b84:	e1a07000 	mov	r7, r0
    1b88:	e1a0a001 	mov	sl, r1
    1b8c:	e1a04002 	mov	r4, r2
    1b90:	e3a08000 	mov	r8, #0	; 0x0
    1b94:	ea00001d 	b	1c10 <AT91F_UDP_Read+0x98>
    1b98:	e1a00007 	mov	r0, r7
    1b9c:	ebfffeb4 	bl	1674 <AT91F_UDP_IsConfigured>
    1ba0:	e3500000 	cmp	r0, #0	; 0x0
    1ba4:	0a00001b 	beq	1c18 <AT91F_UDP_Read+0xa0>
    1ba8:	e5953034 	ldr	r3, [r5, #52]
    1bac:	e1130006 	tst	r3, r6
    1bb0:	0a000018 	beq	1c18 <AT91F_UDP_Read+0xa0>
    1bb4:	e5953034 	ldr	r3, [r5, #52]
    1bb8:	e1540823 	cmp	r4, r3, lsr #16
    1bbc:	85953034 	ldrhi	r3, [r5, #52]
    1bc0:	91a01004 	movls	r1, r4
    1bc4:	81a01823 	movhi	r1, r3, lsr #16
    1bc8:	e351003f 	cmp	r1, #63	; 0x3f
    1bcc:	93a04000 	movls	r4, #0	; 0x0
    1bd0:	80614004 	rsbhi	r4, r1, r4
    1bd4:	e08a2008 	add	r2, sl, r8
    1bd8:	ea000002 	b	1be8 <AT91F_UDP_Read+0x70>
    1bdc:	e5953054 	ldr	r3, [r5, #84]
    1be0:	e5423001 	strb	r3, [r2, #-1]
    1be4:	e2888001 	add	r8, r8, #1	; 0x1
    1be8:	e2411001 	sub	r1, r1, #1	; 0x1
    1bec:	e3710001 	cmn	r1, #1	; 0x1
    1bf0:	e2822001 	add	r2, r2, #1	; 0x1
    1bf4:	1afffff8 	bne	1bdc <AT91F_UDP_Read+0x64>
    1bf8:	e5953034 	ldr	r3, [r5, #52]
    1bfc:	e1c33006 	bic	r3, r3, r6
    1c00:	e3560002 	cmp	r6, #2	; 0x2
    1c04:	e5853034 	str	r3, [r5, #52]
    1c08:	13a06002 	movne	r6, #2	; 0x2
    1c0c:	03a06040 	moveq	r6, #64	; 0x40
    1c10:	e3540000 	cmp	r4, #0	; 0x0
    1c14:	1affffdf 	bne	1b98 <AT91F_UDP_Read+0x20>
    1c18:	e1a00008 	mov	r0, r8
    1c1c:	e5876008 	str	r6, [r7, #8]
    1c20:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}

00001c24 <InitADC>:

void InitADC(void) {

  //a_pPMC->PMC_PCER = 1 << AT91C_ID_ADC;
  a_pADC->ADC_CR = 0x2;   // set Start Bit
    1c24:	e59f301c 	ldr	r3, [pc, #28]	; 1c48 <.text+0x1c48>
    1c28:	e5932000 	ldr	r2, [r3]
    1c2c:	e3a03002 	mov	r3, #2	; 0x2
    1c30:	e5823000 	str	r3, [r2]
  a_pADC->ADC_MR = 0x3f00;   // set mode register, 10bit chanel, MCK/128
    1c34:	e3a03c3f 	mov	r3, #16128	; 0x3f00
    1c38:	e5823004 	str	r3, [r2, #4]
  a_pADC->ADC_CHER = (1 << 4) | (1 << 5) | (1 << 6); // enable chanel 4 and 5 and 6 and 7
    1c3c:	e3a03070 	mov	r3, #112	; 0x70
    1c40:	e5823010 	str	r3, [r2, #16]

}
    1c44:	e12fff1e 	bx	lr
    1c48:	00200030 	eoreq	r0, r0, r0, lsr r0

00001c4c <GetValue_chanel4>:


unsigned int GetValue_chanel4() {
  a_pADC->ADC_CR = 0x2; // set Start Bit
    1c4c:	e59f301c 	ldr	r3, [pc, #28]	; 1c70 <.text+0x1c70>
    1c50:	e5932000 	ldr	r2, [r3]
    1c54:	e3a03002 	mov	r3, #2	; 0x2
    1c58:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR&0x10)); //wait until conversion complete
    1c5c:	e592301c 	ldr	r3, [r2, #28]
    1c60:	e3130010 	tst	r3, #16	; 0x10
    1c64:	0afffffc 	beq	1c5c <GetValue_chanel4+0x10>
  return a_pADC->ADC_CDR4;
    1c68:	e5920040 	ldr	r0, [r2, #64]
}
    1c6c:	e12fff1e 	bx	lr
    1c70:	00200030 	eoreq	r0, r0, r0, lsr r0

00001c74 <GetValue_chanel5>:

unsigned int GetValue_chanel5() {
  a_pADC->ADC_CR = 0x2; // set Start Bit
    1c74:	e59f301c 	ldr	r3, [pc, #28]	; 1c98 <.text+0x1c98>
    1c78:	e5932000 	ldr	r2, [r3]
    1c7c:	e3a03002 	mov	r3, #2	; 0x2
    1c80:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR&0x10)); //wait until conversion complete
    1c84:	e592301c 	ldr	r3, [r2, #28]
    1c88:	e3130010 	tst	r3, #16	; 0x10
    1c8c:	0afffffc 	beq	1c84 <GetValue_chanel5+0x10>
  return a_pADC->ADC_CDR5;
    1c90:	e5920044 	ldr	r0, [r2, #68]
}
    1c94:	e12fff1e 	bx	lr
    1c98:	00200030 	eoreq	r0, r0, r0, lsr r0

00001c9c <GetValue_chanel6>:

unsigned int GetValue_chanel6() {
  a_pADC->ADC_CR = 0x2; // set Start Bit
    1c9c:	e59f301c 	ldr	r3, [pc, #28]	; 1cc0 <.text+0x1cc0>
    1ca0:	e5932000 	ldr	r2, [r3]
    1ca4:	e3a03002 	mov	r3, #2	; 0x2
    1ca8:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR&0x10)); //wait until conversion complete
    1cac:	e592301c 	ldr	r3, [r2, #28]
    1cb0:	e3130010 	tst	r3, #16	; 0x10
    1cb4:	0afffffc 	beq	1cac <GetValue_chanel6+0x10>
  return a_pADC->ADC_CDR6;
    1cb8:	e5920048 	ldr	r0, [r2, #72]
}
    1cbc:	e12fff1e 	bx	lr
    1cc0:	00200030 	eoreq	r0, r0, r0, lsr r0

00001cc4 <AT91F_PDC_Open>:
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_DisableRx (
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	pPDC->PDC_PTCR = AT91C_PDC_RXTDIS;
    1cc4:	e3a02002 	mov	r2, #2	; 0x2
    1cc8:	e5802020 	str	r2, [r0, #32]
    1ccc:	e3a03000 	mov	r3, #0	; 0x0
    1cd0:	e3a02c02 	mov	r2, #512	; 0x200
    1cd4:	e5802020 	str	r2, [r0, #32]
    1cd8:	e5803018 	str	r3, [r0, #24]
    1cdc:	e580301c 	str	r3, [r0, #28]
    1ce0:	e5803010 	str	r3, [r0, #16]
    1ce4:	e5803014 	str	r3, [r0, #20]
    1ce8:	e5803008 	str	r3, [r0, #8]
    1cec:	e580300c 	str	r3, [r0, #12]
    1cf0:	e5803000 	str	r3, [r0]
    1cf4:	e5803004 	str	r3, [r0, #4]
    1cf8:	e2833001 	add	r3, r3, #1	; 0x1
    1cfc:	e5803020 	str	r3, [r0, #32]
    1d00:	e28330ff 	add	r3, r3, #255	; 0xff
    1d04:	e5803020 	str	r3, [r0, #32]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsTxEmpty
//* \brief Test if the current transfer descriptor has been sent
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsTxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_TCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsNextTxEmpty
//* \brief Test if the next transfer descriptor has been moved to the current td
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsNextTxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_TNCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsRxEmpty
//* \brief Test if the current transfer descriptor has been filled
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsRxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_RCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsNextRxEmpty
//* \brief Test if the next transfer descriptor has been moved to the current td
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsNextRxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_RNCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_Open
//* \brief Open PDC: disable TX and RX reset transfer descriptors, re-enable RX and TX
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_Open (
	AT91PS_PDC pPDC)       // \arg pointer to a PDC controller
{
    //* Disable the RX and TX PDC transfer requests
	AT91F_PDC_DisableRx(pPDC);
	AT91F_PDC_DisableTx(pPDC);

	//* Reset all Counter register Next buffer first
	AT91F_PDC_SetNextTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetNextRx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetRx(pPDC, (char *) 0, 0);

    //* Enable the RX and TX PDC transfer requests
	AT91F_PDC_EnableRx(pPDC);
	AT91F_PDC_EnableTx(pPDC);
}
    1d08:	e12fff1e 	bx	lr

00001d0c <Trace_Toggel_LED>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_Close
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_Close (
	AT91PS_PDC pPDC)       // \arg pointer to a PDC controller
{
    //* Disable the RX and TX PDC transfer requests
	AT91F_PDC_DisableRx(pPDC);
	AT91F_PDC_DisableTx(pPDC);

	//* Reset all Counter register Next buffer first
	AT91F_PDC_SetNextTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetNextRx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetRx(pPDC, (char *) 0, 0);

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_SendFrame
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PDC_SendFrame(
	AT91PS_PDC pPDC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	if (AT91F_PDC_IsTxEmpty(pPDC)) {
		//* Buffer and next buffer can be initialized
		AT91F_PDC_SetTx(pPDC, pBuffer, szBuffer);
		AT91F_PDC_SetNextTx(pPDC, pNextBuffer, szNextBuffer);
		return 2;
	}
	else if (AT91F_PDC_IsNextTxEmpty(pPDC)) {
		//* Only one buffer can be initialized
		AT91F_PDC_SetNextTx(pPDC, pBuffer, szBuffer);
		return 1;
	}
	else {
		//* All buffer are in use...
		return 0;
	}
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_ReceiveFrame
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PDC_ReceiveFrame (
	AT91PS_PDC pPDC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	if (AT91F_PDC_IsRxEmpty(pPDC)) {
		//* Buffer and next buffer can be initialized
		AT91F_PDC_SetRx(pPDC, pBuffer, szBuffer);
		AT91F_PDC_SetNextRx(pPDC, pNextBuffer, szNextBuffer);
		return 2;
	}
	else if (AT91F_PDC_IsNextRxEmpty(pPDC)) {
		//* Only one buffer can be initialized
		AT91F_PDC_SetNextRx(pPDC, pBuffer, szBuffer);
		return 1;
	}
	else {
		//* All buffer are in use...
		return 0;
	}
}
/* *****************************************************************************
                SOFTWARE API FOR DBGU
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_InterruptEnable
//* \brief Enable DBGU Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_DBGU_InterruptEnable(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  dbgu interrupt to be enabled
{
        pDbgu->DBGU_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_InterruptDisable
//* \brief Disable DBGU Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_DBGU_InterruptDisable(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  dbgu interrupt to be disabled
{
        pDbgu->DBGU_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_GetInterruptMaskStatus
//* \brief Return DBGU Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( // \return DBGU Interrupt Mask Status
        AT91PS_DBGU pDbgu) // \arg  pointer to a DBGU controller
{
        return pDbgu->DBGU_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_IsInterruptMasked
//* \brief Test if DBGU Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_DBGU_IsInterruptMasked(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_DBGU_GetInterruptMaskStatus(pDbgu) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PIO
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPeriph
//* \brief Enable pins to be drived by peripheral
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPeriph(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
    1d0c:	e3e02c0b 	mvn	r2, #2816	; 0xb00
    1d10:	e51230c3 	ldr	r3, [r2, #-195]
//* Object              : Toggel a LED
//*----------------------------------------------------------------------------
void Trace_Toggel_LED (unsigned int Led)
{
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & Led ) == Led )
    1d14:	e0033000 	and	r3, r3, r0
    1d18:	e1530000 	cmp	r3, r0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
    1d1c:	050200cb 	streq	r0, [r2, #-203]
    1d20:	150200cf 	strne	r0, [r2, #-207]
    1d24:	e12fff1e 	bx	lr

00001d28 <Usart_c_irq_handler>:
    {
        AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, Led );
    }
    else
    {
        AT91F_PIO_SetOutput( AT91C_BASE_PIOA, Led );
    }
}
//*------------------------- Interrupt Function -------------------------------

//*----------------------------------------------------------------------------
//* Function Name       : Usart_c_irq_handler
//* Object              : C handler interrupt function called by the interrupts
//*                       assembling routine
//*----------------------------------------------------------------------------
void Usart_c_irq_handler(void)
{
	AT91PS_USART USART_pt = COM0;
    1d28:	e59f3110 	ldr	r3, [pc, #272]	; 1e40 <.text+0x1e40>
    1d2c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    1d30:	e5934000 	ldr	r4, [r3]
	unsigned int status;

	//* get Usart status register and a#include "AT91SAM7S64.h"ctive interrupt
	status = USART_pt->US_CSR ;
    1d34:	e5942014 	ldr	r2, [r4, #20]
        status &= USART_pt->US_IMR;
    1d38:	e5943010 	ldr	r3, [r4, #16]
    1d3c:	e0026003 	and	r6, r2, r3

	if ( status & AT91C_US_RXBUFF){
    1d40:	e3160a01 	tst	r6, #4096	; 0x1000
    1d44:	0a000017 	beq	1da8 <Usart_c_irq_handler+0x80>
	//* Toggel LED
 	//Trace_Toggel_LED( AT91B_LED3) ;
	//* transfert the char to DBGU
	 if ( first == 0){
    1d48:	e59f50f4 	ldr	r5, [pc, #244]	; 1e44 <.text+0x1e44>
    1d4c:	e5953000 	ldr	r3, [r5]
    1d50:	e3530000 	cmp	r3, #0	; 0x0
    1d54:	e59fe0ec 	ldr	lr, [pc, #236]	; 1e48 <.text+0x1e48>
    1d58:	e59fc0ec 	ldr	ip, [pc, #236]	; 1e4c <.text+0x1e4c>
    1d5c:	e59f10ec 	ldr	r1, [pc, #236]	; 1e50 <.text+0x1e50>
    1d60:	1a000007 	bne	1d84 <Usart_c_irq_handler+0x5c>
 	     COM0->US_RPR = (unsigned int) buff_rx1;
	     COM0->US_RCR = 100;
    1d64:	e3a02064 	mov	r2, #100	; 0x64
    1d68:	e584e100 	str	lr, [r4, #256]
 	     pCDC.Write(&pCDC, buff_rx,100);
    1d6c:	e1a0000c 	mov	r0, ip
    1d70:	e5842104 	str	r2, [r4, #260]
    1d74:	e1a0e00f 	mov	lr, pc
    1d78:	e59cf010 	ldr	pc, [ip, #16]
 	     first =1;
    1d7c:	e3a03001 	mov	r3, #1	; 0x1
    1d80:	ea000007 	b	1da4 <Usart_c_irq_handler+0x7c>
	   }else{
	     COM0->US_RPR = (unsigned int) buff_rx;
	     COM0->US_RCR = 100;
    1d84:	e3a02064 	mov	r2, #100	; 0x64
    1d88:	e5841100 	str	r1, [r4, #256]
	     pCDC.Write(&pCDC, buff_rx1,100);
    1d8c:	e1a0000c 	mov	r0, ip
    1d90:	e1a0100e 	mov	r1, lr
    1d94:	e5842104 	str	r2, [r4, #260]
    1d98:	e1a0e00f 	mov	lr, pc
    1d9c:	e59cf010 	ldr	pc, [ip, #16]
	     first=0;
    1da0:	e3a03000 	mov	r3, #0	; 0x0
    1da4:	e5853000 	str	r3, [r5]
	   }
	}
//* Check error

	if ( status & AT91C_US_TIMEOUT){
    1da8:	e3160c01 	tst	r6, #256	; 0x100
    1dac:	0a000020 	beq	1e34 <Usart_c_irq_handler+0x10c>
	 //Trace_Toggel_LED( AT91B_LED4) ;
	 status = 100 - COM0->US_RCR;
    1db0:	e59f3088 	ldr	r3, [pc, #136]	; 1e40 <.text+0x1e40>
    1db4:	e5930000 	ldr	r0, [r3]
    1db8:	e5903104 	ldr	r3, [r0, #260]
	 if  (status !=0){
    1dbc:	e2732064 	rsbs	r2, r3, #100	; 0x64
    1dc0:	0a00001b 	beq	1e34 <Usart_c_irq_handler+0x10c>
 	   if ( first == 0){
    1dc4:	e59f5078 	ldr	r5, [pc, #120]	; 1e44 <.text+0x1e44>
    1dc8:	e5953000 	ldr	r3, [r5]
    1dcc:	e3530000 	cmp	r3, #0	; 0x0
    1dd0:	e59fe070 	ldr	lr, [pc, #112]	; 1e48 <.text+0x1e48>
    1dd4:	e59fc070 	ldr	ip, [pc, #112]	; 1e4c <.text+0x1e4c>
    1dd8:	e59f1070 	ldr	r1, [pc, #112]	; 1e50 <.text+0x1e50>
    1ddc:	1a000007 	bne	1e00 <Usart_c_irq_handler+0xd8>
		COM0->US_RPR = (unsigned int) buff_rx1;
		COM0->US_RCR = 100;
    1de0:	e2833064 	add	r3, r3, #100	; 0x64
    1de4:	e580e100 	str	lr, [r0, #256]
    1de8:	e5803104 	str	r3, [r0, #260]
 	        pCDC.Write(&pCDC, buff_rx,status);
    1dec:	e1a0000c 	mov	r0, ip
    1df0:	e1a0e00f 	mov	lr, pc
    1df4:	e59cf010 	ldr	pc, [ip, #16]
 	        first =1;
    1df8:	e3a03001 	mov	r3, #1	; 0x1
    1dfc:	ea000007 	b	1e20 <Usart_c_irq_handler+0xf8>
	   }else{
	        COM0->US_RPR = (unsigned int) buff_rx;
	        COM0->US_RCR = 100;
    1e00:	e3a03064 	mov	r3, #100	; 0x64
    1e04:	e5801100 	str	r1, [r0, #256]
    1e08:	e5803104 	str	r3, [r0, #260]
	        pCDC.Write(&pCDC, buff_rx1,status);
    1e0c:	e1a0100e 	mov	r1, lr
    1e10:	e1a0000c 	mov	r0, ip
    1e14:	e1a0e00f 	mov	lr, pc
    1e18:	e59cf010 	ldr	pc, [ip, #16]
	        first=0;
    1e1c:	e3a03000 	mov	r3, #0	; 0x0
    1e20:	e5853000 	str	r3, [r5]
	    }
            COM0->US_CR = AT91C_US_STTTO;
    1e24:	e59f3014 	ldr	r3, [pc, #20]	; 1e40 <.text+0x1e40>
    1e28:	e5932000 	ldr	r2, [r3]
    1e2c:	e3a03b02 	mov	r3, #2048	; 0x800
    1e30:	e5823000 	str	r3, [r2]
          }
	}
	//* Reset the satus bit for error
	 USART_pt->US_CR = AT91C_US_RSTSTA;
    1e34:	e3a03c01 	mov	r3, #256	; 0x100
    1e38:	e5843000 	str	r3, [r4]
}
    1e3c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    1e40:	00201be8 	eoreq	r1, r0, r8, ror #23
    1e44:	00200908 	eoreq	r0, r0, r8, lsl #18
    1e48:	00200970 	eoreq	r0, r0, r0, ror r9
    1e4c:	00201268 	eoreq	r1, r0, r8, ror #4
    1e50:	0020090c 	eoreq	r0, r0, ip, lsl #18

00001e54 <AT91F_US_Put>:
//*-------------------------- External Function -------------------------------

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Printk
//* \brief This function is used to send a string through the US channel
//*----------------------------------------------------------------------------
void AT91F_US_Put( char *buffer) // \arg pointer to a string ending by \0
{
	while(*buffer != '\0') {
		while (!AT91F_US_TxReady(COM0));
    1e54:	e59f3030 	ldr	r3, [pc, #48]	; 1e8c <.text+0x1e8c>
    1e58:	e5931000 	ldr	r1, [r3]
    1e5c:	ea000006 	b	1e7c <AT91F_US_Put+0x28>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
    1e60:	e5913014 	ldr	r3, [r1, #20]
    1e64:	e3130002 	tst	r3, #2	; 0x2
    1e68:	0afffffc 	beq	1e60 <AT91F_US_Put+0xc>
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
    1e6c:	e1a03b82 	mov	r3, r2, lsl #23
    1e70:	e1a03ba3 	mov	r3, r3, lsr #23
    1e74:	e581301c 	str	r3, [r1, #28]
		AT91F_US_PutChar(COM0, *buffer++);
    1e78:	e2800001 	add	r0, r0, #1	; 0x1
    1e7c:	e5d02000 	ldrb	r2, [r0]
    1e80:	e3520000 	cmp	r2, #0	; 0x0
    1e84:	1afffff5 	bne	1e60 <AT91F_US_Put+0xc>
	}
}
    1e88:	e12fff1e 	bx	lr
    1e8c:	00201be8 	eoreq	r1, r0, r8, ror #23

00001e90 <Usart_init>:

//*----------------------------------------------------------------------------
//* Function Name       : Usart_init
//* Object              : USART initialization
//* Input Parameters    : none
//* Output Parameters   : TRUE
//*----------------------------------------------------------------------------
void Usart_init ( void )
//* Begin
{
    1e90:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    COM0= AT91C_BASE_US0;
    1e94:	e59f30c4 	ldr	r3, [pc, #196]	; 1f60 <.text+0x1f60>
    1e98:	e59f60c4 	ldr	r6, [pc, #196]	; 1f64 <.text+0x1f64>
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;
    1e9c:	e59f40c4 	ldr	r4, [pc, #196]	; 1f68 <.text+0x1f68>
    1ea0:	e3e02c0b 	mvn	r2, #2816	; 0xb00
    1ea4:	e3a05040 	mov	r5, #64	; 0x40
    1ea8:	e3a01060 	mov	r1, #96	; 0x60
    1eac:	e3a07000 	mov	r7, #0	; 0x0
    1eb0:	e5863000 	str	r3, [r6]
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
    1eb4:	e3e03c03 	mvn	r3, #768	; 0x300
    1eb8:	e502108f 	str	r1, [r2, #-143]
    1ebc:	e502708b 	str	r7, [r2, #-139]
    1ec0:	e50210fb 	str	r1, [r2, #-251]
    1ec4:	e50350ef 	str	r5, [r3, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Open
//* \brief Open a SPI Port
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_Open (
        const unsigned int null)  // \arg
{
        /* NOT DEFINED AT THIS MOMENT */
        return ( 0 );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;
    1ec8:	e2833c03 	add	r3, r3, #768	; 0x300
    1ecc:	e50430f3 	str	r3, [r4, #-243]

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));
    1ed0:	e59f8094 	ldr	r8, [pc, #148]	; 1f6c <.text+0x1f6c>
    1ed4:	e28330ad 	add	r3, r3, #173	; 0xad
    1ed8:	e50430ff 	str	r3, [r4, #-255]
    1edc:	e3a0301a 	mov	r3, #26	; 0x1a
    1ee0:	e50430df 	str	r3, [r4, #-223]
    1ee4:	e1a00008 	mov	r0, r8
    1ee8:	e50470d7 	str	r7, [r4, #-215]
    1eec:	ebffff74 	bl	1cc4 <AT91F_PDC_Open>
    //* Define RXD and TXD as peripheral
    // Configure PIO controllers to periph mode
    AT91F_PIO_CfgPeriph(
	 AT91C_BASE_PIOA, // PIO controller base address
	 ((unsigned int) AT91C_PA5_RXD0    ) |
	 ((unsigned int) AT91C_PA6_TXD0    ) , // Peripheral A
	 0 ); // Peripheral B

    //* First, enable the clock of the PIOB
    AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_US0 ) ;

    //* Usart Configure
    AT91F_US_Configure (COM0, MCK,AT91C_US_ASYNC_MODE,USART_BAUD_RATE , 0);

    //* Enable usart
    COM0->US_CR = AT91C_US_RXEN | AT91C_US_TXEN;
    1ef0:	e5962000 	ldr	r2, [r6]
    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));

    //* Define the USART mode
    pUSART->US_MR = mode  ;
    1ef4:	e3a03d23 	mov	r3, #2240	; 0x8c0
    1ef8:	e50430fb 	str	r3, [r4, #-251]
    1efc:	e2433e87 	sub	r3, r3, #2160	; 0x870
    1f00:	e5823000 	str	r3, [r2]
{
	unsigned int oldHandler;
    unsigned int mask ;

    oldHandler = pAic->AIC_SVR[irq_id];
    1f04:	e3e02c0f 	mvn	r2, #3840	; 0xf00
    1f08:	e5123067 	ldr	r3, [r2, #-103]

    mask = 0x1 << irq_id ;
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
    //* Save the interrupt handler routine pointer and the interrupt priority
    pAic->AIC_SVR[irq_id] = (unsigned int) newHandler ;
    1f0c:	e59f305c 	ldr	r3, [pc, #92]	; 1f70 <.text+0x1f70>
    1f10:	e5825025 	str	r5, [r2, #37]
    1f14:	e5023067 	str	r3, [r2, #-103]
    //* Store the Source Mode Register
    pAic->AIC_SMR[irq_id] = src_type | priority  ;
    1f18:	e3a03041 	mov	r3, #65	; 0x41
    1f1c:	e50230e7 	str	r3, [r2, #-231]

    //* open Usart interrupt
    AT91F_AIC_ConfigureIt (AT91C_BASE_AIC, AT91C_ID_US0, USART_INTERRUPT_LEVEL,
                           AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL, Usart_c_irq_handler);
    AT91F_AIC_EnableIt (AT91C_BASE_AIC, AT91C_ID_US0);
    // Set the PDC
    AT91F_PDC_Open (AT91C_BASE_PDC_US0);
    1f20:	e1a00008 	mov	r0, r8
    pAic->AIC_SVR[irq_id] = (unsigned int) newHandler ;
    //* Store the Source Mode Register
    pAic->AIC_SMR[irq_id] = src_type | priority  ;
    //* Clear the interrupt on the interrupt controller
    pAic->AIC_ICCR = mask ;
    1f24:	e5825029 	str	r5, [r2, #41]

	return oldHandler;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_EnableIt
//* \brief Enable corresponding IT number
//*----------------------------------------------------------------------------
__inline void AT91F_AIC_EnableIt (
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    //* Enable the interrupt on the interrupt controller
    pAic->AIC_IECR = 0x1 << irq_id ;
    1f28:	e5825021 	str	r5, [r2, #33]
    1f2c:	ebffff64 	bl	1cc4 <AT91F_PDC_Open>
    COM0->US_RPR = (unsigned int) buff_rx;
    1f30:	e5962000 	ldr	r2, [r6]
    1f34:	e59f3038 	ldr	r3, [pc, #56]	; 1f74 <.text+0x1f74>
    1f38:	e5823100 	str	r3, [r2, #256]
    COM0->US_RCR = 100;
    1f3c:	e3a03064 	mov	r3, #100	; 0x64
    1f40:	e5823104 	str	r3, [r2, #260]
    first = 0;
    1f44:	e59f302c 	ldr	r3, [pc, #44]	; 1f78 <.text+0x1f78>
    1f48:	e5837000 	str	r7, [r3]
    COM0->US_RTOR = 10;
    1f4c:	e3a0300a 	mov	r3, #10	; 0xa
    1f50:	e5823024 	str	r3, [r2, #36]
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
    1f54:	e3a03c11 	mov	r3, #4352	; 0x1100
    1f58:	e5823008 	str	r3, [r2, #8]
    //* Enable USART IT error and AT91C_US_ENDRX
     AT91F_US_EnableIt(COM0,AT91C_US_RXBUFF | AT91C_US_TIMEOUT );
//* End
}
    1f5c:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    1f60:	fffc0000 	swinv	0x00fc0000
    1f64:	00201be8 	eoreq	r1, r0, r8, ror #23
    1f68:	fffc00ff 	swinv	0x00fc00ff
    1f6c:	fffc0100 	swinv	0x00fc0100
    1f70:	00001d28 	andeq	r1, r0, r8, lsr #26
    1f74:	0020090c 	eoreq	r0, r0, ip, lsl #18
    1f78:	00200908 	eoreq	r0, r0, r8, lsl #18

00001f7c <_atoi_r>:
    1f7c:	e3a02000 	mov	r2, #0	; 0x0
    1f80:	e3a0300a 	mov	r3, #10	; 0xa
    1f84:	ea0000f2 	b	2354 <_strtol_r>

00001f88 <atoi>:
    1f88:	e3a01000 	mov	r1, #0	; 0x0
    1f8c:	e3a0200a 	mov	r2, #10	; 0xa
    1f90:	ea00015f 	b	2514 <strtol>

00001f94 <memcpy>:
    1f94:	e352000f 	cmp	r2, #15	; 0xf
    1f98:	e52de004 	str	lr, [sp, #-4]!
    1f9c:	e1a0c000 	mov	ip, r0
    1fa0:	e1a0e002 	mov	lr, r2
    1fa4:	9a000002 	bls	1fb4 <memcpy+0x20>
    1fa8:	e1813000 	orr	r3, r1, r0
    1fac:	e3130003 	tst	r3, #3	; 0x3
    1fb0:	0a000008 	beq	1fd8 <memcpy+0x44>
    1fb4:	e35e0000 	cmp	lr, #0	; 0x0
    1fb8:	049df004 	ldreq	pc, [sp], #4
    1fbc:	e3a02000 	mov	r2, #0	; 0x0
    1fc0:	e4d13001 	ldrb	r3, [r1], #1
    1fc4:	e7c2300c 	strb	r3, [r2, ip]
    1fc8:	e2822001 	add	r2, r2, #1	; 0x1
    1fcc:	e152000e 	cmp	r2, lr
    1fd0:	1afffffa 	bne	1fc0 <memcpy+0x2c>
    1fd4:	e49df004 	ldr	pc, [sp], #4
    1fd8:	e5913000 	ldr	r3, [r1]
    1fdc:	e58c3000 	str	r3, [ip]
    1fe0:	e5912004 	ldr	r2, [r1, #4]
    1fe4:	e58c2004 	str	r2, [ip, #4]
    1fe8:	e5913008 	ldr	r3, [r1, #8]
    1fec:	e58c3008 	str	r3, [ip, #8]
    1ff0:	e24ee010 	sub	lr, lr, #16	; 0x10
    1ff4:	e591300c 	ldr	r3, [r1, #12]
    1ff8:	e35e000f 	cmp	lr, #15	; 0xf
    1ffc:	e58c300c 	str	r3, [ip, #12]
    2000:	e2811010 	add	r1, r1, #16	; 0x10
    2004:	e28cc010 	add	ip, ip, #16	; 0x10
    2008:	8afffff2 	bhi	1fd8 <memcpy+0x44>
    200c:	e35e0003 	cmp	lr, #3	; 0x3
    2010:	9affffe7 	bls	1fb4 <memcpy+0x20>
    2014:	e24ee004 	sub	lr, lr, #4	; 0x4
    2018:	e4913004 	ldr	r3, [r1], #4
    201c:	e35e0003 	cmp	lr, #3	; 0x3
    2020:	e48c3004 	str	r3, [ip], #4
    2024:	8afffffa 	bhi	2014 <memcpy+0x80>
    2028:	e35e0000 	cmp	lr, #0	; 0x0
    202c:	1affffe2 	bne	1fbc <memcpy+0x28>
    2030:	e49df004 	ldr	pc, [sp], #4

00002034 <sprintf>:
    2034:	e92d000e 	stmdb	sp!, {r1, r2, r3}
    2038:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    203c:	e59f2060 	ldr	r2, [pc, #96]	; 20a4 <.text+0x20a4>
    2040:	e24dd060 	sub	sp, sp, #96	; 0x60
    2044:	e28d4070 	add	r4, sp, #112	; 0x70
    2048:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
    204c:	e1a0e000 	mov	lr, r0
    2050:	e1a03004 	mov	r3, r4
    2054:	e58dc014 	str	ip, [sp, #20]
    2058:	e58dc008 	str	ip, [sp, #8]
    205c:	e5920000 	ldr	r0, [r2]
    2060:	e3e0c000 	mvn	ip, #0	; 0x0
    2064:	e59d206c 	ldr	r2, [sp, #108]
    2068:	e1a0100d 	mov	r1, sp
    206c:	e3a05f82 	mov	r5, #520	; 0x208
    2070:	e58de010 	str	lr, [sp, #16]
    2074:	e1cd50bc 	strh	r5, [sp, #12]
    2078:	e58de000 	str	lr, [sp]
    207c:	e1cdc0be 	strh	ip, [sp, #14]
    2080:	e58d405c 	str	r4, [sp, #92]
    2084:	eb00013d 	bl	2580 <_vfprintf_r>
    2088:	e59d3000 	ldr	r3, [sp]
    208c:	e3a02000 	mov	r2, #0	; 0x0
    2090:	e5c32000 	strb	r2, [r3]
    2094:	e28dd060 	add	sp, sp, #96	; 0x60
    2098:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    209c:	e28dd00c 	add	sp, sp, #12	; 0xc
    20a0:	e12fff1e 	bx	lr
    20a4:	0020003c 	eoreq	r0, r0, ip, lsr r0

000020a8 <_sprintf_r>:
    20a8:	e92d000c 	stmdb	sp!, {r2, r3}
    20ac:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    20b0:	e24dd060 	sub	sp, sp, #96	; 0x60
    20b4:	e28d4070 	add	r4, sp, #112	; 0x70
    20b8:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
    20bc:	e1a0e001 	mov	lr, r1
    20c0:	e1a03004 	mov	r3, r4
    20c4:	e59d206c 	ldr	r2, [sp, #108]
    20c8:	e58dc014 	str	ip, [sp, #20]
    20cc:	e58dc008 	str	ip, [sp, #8]
    20d0:	e1a0100d 	mov	r1, sp
    20d4:	e3e0c000 	mvn	ip, #0	; 0x0
    20d8:	e3a05f82 	mov	r5, #520	; 0x208
    20dc:	e58de010 	str	lr, [sp, #16]
    20e0:	e1cd50bc 	strh	r5, [sp, #12]
    20e4:	e58de000 	str	lr, [sp]
    20e8:	e1cdc0be 	strh	ip, [sp, #14]
    20ec:	e58d405c 	str	r4, [sp, #92]
    20f0:	eb000122 	bl	2580 <_vfprintf_r>
    20f4:	e59d3000 	ldr	r3, [sp]
    20f8:	e3a02000 	mov	r2, #0	; 0x0
    20fc:	e5c32000 	strb	r2, [r3]
    2100:	e28dd060 	add	sp, sp, #96	; 0x60
    2104:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    2108:	e28dd008 	add	sp, sp, #8	; 0x8
    210c:	e12fff1e 	bx	lr

00002110 <strcmp>:
    2110:	e1803001 	orr	r3, r0, r1
    2114:	e3130003 	tst	r3, #3	; 0x3
    2118:	e1a02000 	mov	r2, r0
    211c:	1a00001d 	bne	2198 <strcmp+0x88>
    2120:	e5902000 	ldr	r2, [r0]
    2124:	e5913000 	ldr	r3, [r1]
    2128:	e1520003 	cmp	r2, r3
    212c:	1a000018 	bne	2194 <strcmp+0x84>
    2130:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    2134:	e2433801 	sub	r3, r3, #65536	; 0x10000
    2138:	e2433c01 	sub	r3, r3, #256	; 0x100
    213c:	e2433001 	sub	r3, r3, #1	; 0x1
    2140:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    2144:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    2148:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    214c:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    2150:	e1d32002 	bics	r2, r3, r2
    2154:	0a000002 	beq	2164 <strcmp+0x54>
    2158:	ea00001e 	b	21d8 <strcmp+0xc8>
    215c:	e1d2c00c 	bics	ip, r2, ip
    2160:	1a00001c 	bne	21d8 <strcmp+0xc8>
    2164:	e5b0c004 	ldr	ip, [r0, #4]!
    2168:	e28c34ff 	add	r3, ip, #-16777216	; 0xff000000
    216c:	e2433801 	sub	r3, r3, #65536	; 0x10000
    2170:	e2433c01 	sub	r3, r3, #256	; 0x100
    2174:	e2433001 	sub	r3, r3, #1	; 0x1
    2178:	e3c3247f 	bic	r2, r3, #2130706432	; 0x7f000000
    217c:	e5b13004 	ldr	r3, [r1, #4]!
    2180:	e3c2287f 	bic	r2, r2, #8323072	; 0x7f0000
    2184:	e3c22c7f 	bic	r2, r2, #32512	; 0x7f00
    2188:	e15c0003 	cmp	ip, r3
    218c:	e3c2207f 	bic	r2, r2, #127	; 0x7f
    2190:	0afffff1 	beq	215c <strcmp+0x4c>
    2194:	e1a02000 	mov	r2, r0
    2198:	e5d23000 	ldrb	r3, [r2]
    219c:	e3530000 	cmp	r3, #0	; 0x0
    21a0:	1a000004 	bne	21b8 <strcmp+0xa8>
    21a4:	ea000008 	b	21cc <strcmp+0xbc>
    21a8:	e5f23001 	ldrb	r3, [r2, #1]!
    21ac:	e3530000 	cmp	r3, #0	; 0x0
    21b0:	e2811001 	add	r1, r1, #1	; 0x1
    21b4:	0a000004 	beq	21cc <strcmp+0xbc>
    21b8:	e5d10000 	ldrb	r0, [r1]
    21bc:	e1500003 	cmp	r0, r3
    21c0:	0afffff8 	beq	21a8 <strcmp+0x98>
    21c4:	e0600003 	rsb	r0, r0, r3
    21c8:	e12fff1e 	bx	lr
    21cc:	e5d10000 	ldrb	r0, [r1]
    21d0:	e0600003 	rsb	r0, r0, r3
    21d4:	e12fff1e 	bx	lr
    21d8:	e3a00000 	mov	r0, #0	; 0x0
    21dc:	e12fff1e 	bx	lr

000021e0 <strlen>:
    21e0:	e3100003 	tst	r0, #3	; 0x3
    21e4:	e1a01000 	mov	r1, r0
    21e8:	1a000018 	bne	2250 <strlen+0x70>
    21ec:	e5902000 	ldr	r2, [r0]
    21f0:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    21f4:	e2433801 	sub	r3, r3, #65536	; 0x10000
    21f8:	e2433c01 	sub	r3, r3, #256	; 0x100
    21fc:	e2433001 	sub	r3, r3, #1	; 0x1
    2200:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    2204:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    2208:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    220c:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    2210:	e1d32002 	bics	r2, r3, r2
    2214:	e1a02000 	mov	r2, r0
    2218:	1a00000b 	bne	224c <strlen+0x6c>
    221c:	e5b02004 	ldr	r2, [r0, #4]!
    2220:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    2224:	e2433801 	sub	r3, r3, #65536	; 0x10000
    2228:	e2433c01 	sub	r3, r3, #256	; 0x100
    222c:	e2433001 	sub	r3, r3, #1	; 0x1
    2230:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    2234:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    2238:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    223c:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    2240:	e1d32002 	bics	r2, r3, r2
    2244:	0afffff4 	beq	221c <strlen+0x3c>
    2248:	e1a02000 	mov	r2, r0
    224c:	e1a00002 	mov	r0, r2
    2250:	e5d03000 	ldrb	r3, [r0]
    2254:	e3530000 	cmp	r3, #0	; 0x0
    2258:	0a000002 	beq	2268 <strlen+0x88>
    225c:	e5f03001 	ldrb	r3, [r0, #1]!
    2260:	e3530000 	cmp	r3, #0	; 0x0
    2264:	1afffffc 	bne	225c <strlen+0x7c>
    2268:	e0610000 	rsb	r0, r1, r0
    226c:	e12fff1e 	bx	lr

00002270 <strtok>:
    2270:	e59f300c 	ldr	r3, [pc, #12]	; 2284 <.text+0x2284>
    2274:	e5932000 	ldr	r2, [r3]
    2278:	e3a03001 	mov	r3, #1	; 0x1
    227c:	e282205c 	add	r2, r2, #92	; 0x5c
    2280:	ea000000 	b	2288 <__strtok_r>
    2284:	0020003c 	eoreq	r0, r0, ip, lsr r0

00002288 <__strtok_r>:
    2288:	e3500000 	cmp	r0, #0	; 0x0
    228c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    2290:	e1a06002 	mov	r6, r2
    2294:	e1a04003 	mov	r4, r3
    2298:	0a000026 	beq	2338 <__strtok_r+0xb0>
    229c:	e4d03001 	ldrb	r3, [r0], #1
    22a0:	e3a0e000 	mov	lr, #0	; 0x0
    22a4:	e2402001 	sub	r2, r0, #1	; 0x1
    22a8:	e7dec001 	ldrb	ip, [lr, r1]
    22ac:	e35c0000 	cmp	ip, #0	; 0x0
    22b0:	e28ee001 	add	lr, lr, #1	; 0x1
    22b4:	0a000008 	beq	22dc <__strtok_r+0x54>
    22b8:	e153000c 	cmp	r3, ip
    22bc:	1afffff9 	bne	22a8 <__strtok_r+0x20>
    22c0:	e3540000 	cmp	r4, #0	; 0x0
    22c4:	1afffff4 	bne	229c <__strtok_r+0x14>
    22c8:	e1a01002 	mov	r1, r2
    22cc:	e5860000 	str	r0, [r6]
    22d0:	e5404001 	strb	r4, [r0, #-1]
    22d4:	e1a00001 	mov	r0, r1
    22d8:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    22dc:	e3530000 	cmp	r3, #0	; 0x0
    22e0:	e1a02000 	mov	r2, r0
    22e4:	01a01003 	moveq	r1, r3
    22e8:	05863000 	streq	r3, [r6]
    22ec:	0a00000f 	beq	2330 <__strtok_r+0xa8>
    22f0:	e3a0c000 	mov	ip, #0	; 0x0
    22f4:	e4d0e001 	ldrb	lr, [r0], #1
    22f8:	e1a0500c 	mov	r5, ip
    22fc:	e2424001 	sub	r4, r2, #1	; 0x1
    2300:	ea000001 	b	230c <__strtok_r+0x84>
    2304:	e3530000 	cmp	r3, #0	; 0x0
    2308:	0afffff8 	beq	22f0 <__strtok_r+0x68>
    230c:	e7dc3001 	ldrb	r3, [ip, r1]
    2310:	e15e0003 	cmp	lr, r3
    2314:	e28cc001 	add	ip, ip, #1	; 0x1
    2318:	1afffff9 	bne	2304 <__strtok_r+0x7c>
    231c:	e3530000 	cmp	r3, #0	; 0x0
    2320:	01a00003 	moveq	r0, r3
    2324:	15405001 	strneb	r5, [r0, #-1]
    2328:	e5860000 	str	r0, [r6]
    232c:	e1a01004 	mov	r1, r4
    2330:	e1a00001 	mov	r0, r1
    2334:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    2338:	e5920000 	ldr	r0, [r2]
    233c:	e3500000 	cmp	r0, #0	; 0x0
    2340:	03a01000 	moveq	r1, #0	; 0x0
    2344:	1affffd4 	bne	229c <__strtok_r+0x14>
    2348:	eafffff8 	b	2330 <__strtok_r+0xa8>

0000234c <strtok_r>:
    234c:	e3a03001 	mov	r3, #1	; 0x1
    2350:	eaffffcc 	b	2288 <__strtok_r>

00002354 <_strtol_r>:
    2354:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2358:	e1a0b001 	mov	fp, r1
    235c:	e59f11ac 	ldr	r1, [pc, #428]	; 2510 <.text+0x2510>
    2360:	e24dd00c 	sub	sp, sp, #12	; 0xc
    2364:	e5918000 	ldr	r8, [r1]
    2368:	e58d0004 	str	r0, [sp, #4]
    236c:	e58d2000 	str	r2, [sp]
    2370:	e1a07003 	mov	r7, r3
    2374:	e1a0600b 	mov	r6, fp
    2378:	e4d65001 	ldrb	r5, [r6], #1
    237c:	e7d83005 	ldrb	r3, [r8, r5]
    2380:	e2133008 	ands	r3, r3, #8	; 0x8
    2384:	1afffffb 	bne	2378 <_strtol_r+0x24>
    2388:	e355002d 	cmp	r5, #45	; 0x2d
    238c:	0a00004a 	beq	24bc <_strtol_r+0x168>
    2390:	e355002b 	cmp	r5, #43	; 0x2b
    2394:	04d65001 	ldreqb	r5, [r6], #1
    2398:	e58d3008 	str	r3, [sp, #8]
    239c:	e2772001 	rsbs	r2, r7, #1	; 0x1
    23a0:	33a02000 	movcc	r2, #0	; 0x0
    23a4:	e3570000 	cmp	r7, #0	; 0x0
    23a8:	13570010 	cmpne	r7, #16	; 0x10
    23ac:	1a000001 	bne	23b8 <_strtol_r+0x64>
    23b0:	e3550030 	cmp	r5, #48	; 0x30
    23b4:	0a00004c 	beq	24ec <_strtol_r+0x198>
    23b8:	e3520000 	cmp	r2, #0	; 0x0
    23bc:	01a09007 	moveq	r9, r7
    23c0:	1a000037 	bne	24a4 <_strtol_r+0x150>
    23c4:	e59d3008 	ldr	r3, [sp, #8]
    23c8:	e3530000 	cmp	r3, #0	; 0x0
    23cc:	13a04102 	movne	r4, #-2147483648	; 0x80000000
    23d0:	03e04102 	mvneq	r4, #-2147483648	; 0x80000000
    23d4:	e1a01009 	mov	r1, r9
    23d8:	e1a00004 	mov	r0, r4
    23dc:	eb001b1f 	bl	9060 <__umodsi3>
    23e0:	e1a01009 	mov	r1, r9
    23e4:	e1a0a000 	mov	sl, r0
    23e8:	e1a00004 	mov	r0, r4
    23ec:	eb001ad7 	bl	8f50 <__aeabi_uidiv>
    23f0:	e3a01000 	mov	r1, #0	; 0x0
    23f4:	e1a0c000 	mov	ip, r0
    23f8:	e1a00001 	mov	r0, r1
    23fc:	e7d83005 	ldrb	r3, [r8, r5]
    2400:	e3130004 	tst	r3, #4	; 0x4
    2404:	e2452030 	sub	r2, r5, #48	; 0x30
    2408:	1a000005 	bne	2424 <_strtol_r+0xd0>
    240c:	e3130003 	tst	r3, #3	; 0x3
    2410:	0a000015 	beq	246c <_strtol_r+0x118>
    2414:	e3130001 	tst	r3, #1	; 0x1
    2418:	03a03057 	moveq	r3, #87	; 0x57
    241c:	13a03037 	movne	r3, #55	; 0x37
    2420:	e0632005 	rsb	r2, r3, r5
    2424:	e1570002 	cmp	r7, r2
    2428:	da00000f 	ble	246c <_strtol_r+0x118>
    242c:	e150000c 	cmp	r0, ip
    2430:	93a03000 	movls	r3, #0	; 0x0
    2434:	83a03001 	movhi	r3, #1	; 0x1
    2438:	e1931fa1 	orrs	r1, r3, r1, lsr #31
    243c:	e3e01000 	mvn	r1, #0	; 0x0
    2440:	1a000007 	bne	2464 <_strtol_r+0x110>
    2444:	e150000c 	cmp	r0, ip
    2448:	13a03000 	movne	r3, #0	; 0x0
    244c:	03a03001 	moveq	r3, #1	; 0x1
    2450:	e152000a 	cmp	r2, sl
    2454:	d3a03000 	movle	r3, #0	; 0x0
    2458:	e3530000 	cmp	r3, #0	; 0x0
    245c:	00202099 	mlaeq	r0, r9, r0, r2
    2460:	02811002 	addeq	r1, r1, #2	; 0x2
    2464:	e4d65001 	ldrb	r5, [r6], #1
    2468:	eaffffe3 	b	23fc <_strtol_r+0xa8>
    246c:	e3510000 	cmp	r1, #0	; 0x0
    2470:	ba000015 	blt	24cc <_strtol_r+0x178>
    2474:	e59d3008 	ldr	r3, [sp, #8]
    2478:	e3530000 	cmp	r3, #0	; 0x0
    247c:	12600000 	rsbne	r0, r0, #0	; 0x0
    2480:	e59d2000 	ldr	r2, [sp]
    2484:	e3520000 	cmp	r2, #0	; 0x0
    2488:	0a000003 	beq	249c <_strtol_r+0x148>
    248c:	e3510000 	cmp	r1, #0	; 0x0
    2490:	e59d3000 	ldr	r3, [sp]
    2494:	1246b001 	subne	fp, r6, #1	; 0x1
    2498:	e583b000 	str	fp, [r3]
    249c:	e28dd00c 	add	sp, sp, #12	; 0xc
    24a0:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    24a4:	e3550030 	cmp	r5, #48	; 0x30
    24a8:	03a09008 	moveq	r9, #8	; 0x8
    24ac:	13a0900a 	movne	r9, #10	; 0xa
    24b0:	01a07009 	moveq	r7, r9
    24b4:	11a07009 	movne	r7, r9
    24b8:	eaffffc1 	b	23c4 <_strtol_r+0x70>
    24bc:	e4d65001 	ldrb	r5, [r6], #1
    24c0:	e3a02001 	mov	r2, #1	; 0x1
    24c4:	e58d2008 	str	r2, [sp, #8]
    24c8:	eaffffb3 	b	239c <_strtol_r+0x48>
    24cc:	e59d2008 	ldr	r2, [sp, #8]
    24d0:	e3520000 	cmp	r2, #0	; 0x0
    24d4:	e59d2004 	ldr	r2, [sp, #4]
    24d8:	e3a03022 	mov	r3, #34	; 0x22
    24dc:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    24e0:	13a00102 	movne	r0, #-2147483648	; 0x80000000
    24e4:	e5823000 	str	r3, [r2]
    24e8:	eaffffe4 	b	2480 <_strtol_r+0x12c>
    24ec:	e5d63000 	ldrb	r3, [r6]
    24f0:	e3530058 	cmp	r3, #88	; 0x58
    24f4:	13530078 	cmpne	r3, #120	; 0x78
    24f8:	1affffae 	bne	23b8 <_strtol_r+0x64>
    24fc:	e5d65001 	ldrb	r5, [r6, #1]
    2500:	e3a09010 	mov	r9, #16	; 0x10
    2504:	e2866002 	add	r6, r6, #2	; 0x2
    2508:	e1a07009 	mov	r7, r9
    250c:	eaffffac 	b	23c4 <_strtol_r+0x70>
    2510:	00200038 	eoreq	r0, r0, r8, lsr r0

00002514 <strtol>:
    2514:	e52de004 	str	lr, [sp, #-4]!
    2518:	e1a03002 	mov	r3, r2
    251c:	e59f2018 	ldr	r2, [pc, #24]	; 253c <.text+0x253c>
    2520:	e1a0c000 	mov	ip, r0
    2524:	e1a0e001 	mov	lr, r1
    2528:	e5920000 	ldr	r0, [r2]
    252c:	e1a0100c 	mov	r1, ip
    2530:	e1a0200e 	mov	r2, lr
    2534:	e49de004 	ldr	lr, [sp], #4
    2538:	eaffff85 	b	2354 <_strtol_r>
    253c:	0020003c 	eoreq	r0, r0, ip, lsr r0

00002540 <__sprint>:
    2540:	e5913008 	ldr	r3, [r1, #8]
    2544:	e3530000 	cmp	r3, #0	; 0x0
    2548:	e92d4010 	stmdb	sp!, {r4, lr}
    254c:	e1a02003 	mov	r2, r3
    2550:	e1a04001 	mov	r4, r1
    2554:	05813004 	streq	r3, [r1, #4]
    2558:	1a000001 	bne	2564 <__sprint+0x24>
    255c:	e1a00002 	mov	r0, r2
    2560:	e8bd8010 	ldmia	sp!, {r4, pc}
    2564:	eb0010ed 	bl	6920 <__sfvwrite>
    2568:	e1a02000 	mov	r2, r0
    256c:	e3a03000 	mov	r3, #0	; 0x0
    2570:	e1a00002 	mov	r0, r2
    2574:	e5843004 	str	r3, [r4, #4]
    2578:	e5843008 	str	r3, [r4, #8]
    257c:	e8bd8010 	ldmia	sp!, {r4, pc}

00002580 <_vfprintf_r>:
    2580:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2584:	e24dde6b 	sub	sp, sp, #1712	; 0x6b0
    2588:	e1a0a001 	mov	sl, r1
    258c:	e58d0010 	str	r0, [sp, #16]
    2590:	e1a04002 	mov	r4, r2
    2594:	e1a09003 	mov	r9, r3
    2598:	eb001228 	bl	6e40 <localeconv>
    259c:	e59d1010 	ldr	r1, [sp, #16]
    25a0:	e5900000 	ldr	r0, [r0]
    25a4:	e3510000 	cmp	r1, #0	; 0x0
    25a8:	e58d0028 	str	r0, [sp, #40]
    25ac:	0a000002 	beq	25bc <_vfprintf_r+0x3c>
    25b0:	e5913038 	ldr	r3, [r1, #56]
    25b4:	e3530000 	cmp	r3, #0	; 0x0
    25b8:	0a0000cf 	beq	28fc <.text+0x28fc>
    25bc:	e1dac0bc 	ldrh	ip, [sl, #12]
    25c0:	e31c0008 	tst	ip, #8	; 0x8
    25c4:	0a0000cf 	beq	2908 <.text+0x2908>
    25c8:	e59a3010 	ldr	r3, [sl, #16]
    25cc:	e3530000 	cmp	r3, #0	; 0x0
    25d0:	0a0000cc 	beq	2908 <.text+0x2908>
    25d4:	e20c301a 	and	r3, ip, #26	; 0x1a
    25d8:	e353000a 	cmp	r3, #10	; 0xa
    25dc:	1a00002d 	bne	2698 <_vfprintf_r+0x118>
    25e0:	e1da30fe 	ldrsh	r3, [sl, #14]
    25e4:	e3530000 	cmp	r3, #0	; 0x0
    25e8:	ba00002a 	blt	2698 <_vfprintf_r+0x118>
    25ec:	e3ccc002 	bic	ip, ip, #2	; 0x2
    25f0:	e28d8c05 	add	r8, sp, #1280	; 0x500
    25f4:	e1c8ccb0 	strh	ip, [r8, #192]
    25f8:	e3a0c000 	mov	ip, #0	; 0x0
    25fc:	e58dc5cc 	str	ip, [sp, #1484]
    2600:	e28d7e5b 	add	r7, sp, #1456	; 0x5b0
    2604:	e1dac0be 	ldrh	ip, [sl, #14]
    2608:	e59a501c 	ldr	r5, [sl, #28]
    260c:	e59a6024 	ldr	r6, [sl, #36]
    2610:	e28de060 	add	lr, sp, #96	; 0x60
    2614:	e2877004 	add	r7, r7, #4	; 0x4
    2618:	e24ee008 	sub	lr, lr, #8	; 0x8
    261c:	e1a02004 	mov	r2, r4
    2620:	e59d0010 	ldr	r0, [sp, #16]
    2624:	e3a04b01 	mov	r4, #1024	; 0x400
    2628:	e1a03009 	mov	r3, r9
    262c:	e1a01007 	mov	r1, r7
    2630:	e1c8ccb2 	strh	ip, [r8, #194]
    2634:	e58d55d0 	str	r5, [sp, #1488]
    2638:	e58d65d8 	str	r6, [sp, #1496]
    263c:	e58de5c4 	str	lr, [sp, #1476]
    2640:	e58d45c8 	str	r4, [sp, #1480]
    2644:	e58de5b4 	str	lr, [sp, #1460]
    2648:	e58d45bc 	str	r4, [sp, #1468]
    264c:	ebffffcb 	bl	2580 <_vfprintf_r>
    2650:	e3500000 	cmp	r0, #0	; 0x0
    2654:	e58d0020 	str	r0, [sp, #32]
    2658:	ba000005 	blt	2674 <_vfprintf_r+0xf4>
    265c:	e1a00007 	mov	r0, r7
    2660:	eb000ef0 	bl	6228 <fflush>
    2664:	e59d1020 	ldr	r1, [sp, #32]
    2668:	e3500000 	cmp	r0, #0	; 0x0
    266c:	13e01000 	mvnne	r1, #0	; 0x0
    2670:	e58d1020 	str	r1, [sp, #32]
    2674:	e28d2c05 	add	r2, sp, #1280	; 0x500
    2678:	e1d23cb0 	ldrh	r3, [r2, #192]
    267c:	e3130040 	tst	r3, #64	; 0x40
    2680:	11da30bc 	ldrneh	r3, [sl, #12]
    2684:	13833040 	orrne	r3, r3, #64	; 0x40
    2688:	11ca30bc 	strneh	r3, [sl, #12]
    268c:	e59d0020 	ldr	r0, [sp, #32]
    2690:	e28dde6b 	add	sp, sp, #1712	; 0x6b0
    2694:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2698:	e58d4018 	str	r4, [sp, #24]
    269c:	e3a03000 	mov	r3, #0	; 0x0
    26a0:	e3a04000 	mov	r4, #0	; 0x0
    26a4:	e3a06000 	mov	r6, #0	; 0x0
    26a8:	e28d8e61 	add	r8, sp, #1552	; 0x610
    26ac:	e58d3048 	str	r3, [sp, #72]
    26b0:	e58d404c 	str	r4, [sp, #76]
    26b4:	e58d6020 	str	r6, [sp, #32]
    26b8:	e58d6030 	str	r6, [sp, #48]
    26bc:	e58d6040 	str	r6, [sp, #64]
    26c0:	e58d6044 	str	r6, [sp, #68]
    26c4:	e58d8678 	str	r8, [sp, #1656]
    26c8:	e58d6680 	str	r6, [sp, #1664]
    26cc:	e58d667c 	str	r6, [sp, #1660]
    26d0:	e1a05006 	mov	r5, r6
    26d4:	e59d4018 	ldr	r4, [sp, #24]
    26d8:	e5d43000 	ldrb	r3, [r4]
    26dc:	e3530000 	cmp	r3, #0	; 0x0
    26e0:	13530025 	cmpne	r3, #37	; 0x25
    26e4:	0a000017 	beq	2748 <_vfprintf_r+0x1c8>
    26e8:	e59d2018 	ldr	r2, [sp, #24]
    26ec:	e5f23001 	ldrb	r3, [r2, #1]!
    26f0:	e3530000 	cmp	r3, #0	; 0x0
    26f4:	13530025 	cmpne	r3, #37	; 0x25
    26f8:	1afffffb 	bne	26ec <_vfprintf_r+0x16c>
    26fc:	e59d5018 	ldr	r5, [sp, #24]
    2700:	e0527005 	subs	r7, r2, r5
    2704:	e1a04002 	mov	r4, r2
    2708:	0a00000e 	beq	2748 <_vfprintf_r+0x1c8>
    270c:	e59d567c 	ldr	r5, [sp, #1660]
    2710:	e59d6680 	ldr	r6, [sp, #1664]
    2714:	e2855001 	add	r5, r5, #1	; 0x1
    2718:	e59dc018 	ldr	ip, [sp, #24]
    271c:	e3550007 	cmp	r5, #7	; 0x7
    2720:	e0866007 	add	r6, r6, r7
    2724:	e588c000 	str	ip, [r8]
    2728:	e5887004 	str	r7, [r8, #4]
    272c:	e58d6680 	str	r6, [sp, #1664]
    2730:	e58d567c 	str	r5, [sp, #1660]
    2734:	d2888008 	addle	r8, r8, #8	; 0x8
    2738:	ca00041d 	bgt	37b4 <.text+0x37b4>
    273c:	e59d1020 	ldr	r1, [sp, #32]
    2740:	e0811007 	add	r1, r1, r7
    2744:	e58d1020 	str	r1, [sp, #32]
    2748:	e5d43000 	ldrb	r3, [r4]
    274c:	e3530000 	cmp	r3, #0	; 0x0
    2750:	0a0006ef 	beq	4314 <.text+0x4314>
    2754:	e3a03000 	mov	r3, #0	; 0x0
    2758:	e5cd36af 	strb	r3, [sp, #1711]
    275c:	e58d3024 	str	r3, [sp, #36]
    2760:	e3a02000 	mov	r2, #0	; 0x0
    2764:	e5d43001 	ldrb	r3, [r4, #1]
    2768:	e2844001 	add	r4, r4, #1	; 0x1
    276c:	e58d4018 	str	r4, [sp, #24]
    2770:	e58d2054 	str	r2, [sp, #84]
    2774:	e3e06000 	mvn	r6, #0	; 0x0
    2778:	e59dc018 	ldr	ip, [sp, #24]
    277c:	e28cc001 	add	ip, ip, #1	; 0x1
    2780:	e58dc018 	str	ip, [sp, #24]
    2784:	e1a07003 	mov	r7, r3
    2788:	e2473020 	sub	r3, r7, #32	; 0x20
    278c:	e3530058 	cmp	r3, #88	; 0x58
    2790:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    2794:	ea000198 	b	2dfc <.text+0x2dfc>
    2798:	00002c14 	andeq	r2, r0, r4, lsl ip
    279c:	00002dfc 	streqd	r2, [r0], -ip
    27a0:	00002dfc 	streqd	r2, [r0], -ip
    27a4:	00002c2c 	andeq	r2, r0, ip, lsr #24
    27a8:	00002dfc 	streqd	r2, [r0], -ip
    27ac:	00002dfc 	streqd	r2, [r0], -ip
    27b0:	00002dfc 	streqd	r2, [r0], -ip
    27b4:	00002dfc 	streqd	r2, [r0], -ip
    27b8:	00002dfc 	streqd	r2, [r0], -ip
    27bc:	00002dfc 	streqd	r2, [r0], -ip
    27c0:	00002c44 	andeq	r2, r0, r4, asr #24
    27c4:	00002c68 	andeq	r2, r0, r8, ror #24
    27c8:	00002dfc 	streqd	r2, [r0], -ip
    27cc:	00002bfc 	streqd	r2, [r0], -ip
    27d0:	00003328 	andeq	r3, r0, r8, lsr #6
    27d4:	00002dfc 	streqd	r2, [r0], -ip
    27d8:	000032e0 	andeq	r3, r0, r0, ror #5
    27dc:	000032f8 	streqd	r3, [r0], -r8
    27e0:	000032f8 	streqd	r3, [r0], -r8
    27e4:	000032f8 	streqd	r3, [r0], -r8
    27e8:	000032f8 	streqd	r3, [r0], -r8
    27ec:	000032f8 	streqd	r3, [r0], -r8
    27f0:	000032f8 	streqd	r3, [r0], -r8
    27f4:	000032f8 	streqd	r3, [r0], -r8
    27f8:	000032f8 	streqd	r3, [r0], -r8
    27fc:	000032f8 	streqd	r3, [r0], -r8
    2800:	00002dfc 	streqd	r2, [r0], -ip
    2804:	00002dfc 	streqd	r2, [r0], -ip
    2808:	00002dfc 	streqd	r2, [r0], -ip
    280c:	00002dfc 	streqd	r2, [r0], -ip
    2810:	00002dfc 	streqd	r2, [r0], -ip
    2814:	00002dfc 	streqd	r2, [r0], -ip
    2818:	00002dfc 	streqd	r2, [r0], -ip
    281c:	00002dfc 	streqd	r2, [r0], -ip
    2820:	00002dfc 	streqd	r2, [r0], -ip
    2824:	00002cd0 	ldreqd	r2, [r0], -r0
    2828:	00002968 	andeq	r2, r0, r8, ror #18
    282c:	00002d4c 	andeq	r2, r0, ip, asr #26
    2830:	00002d4c 	andeq	r2, r0, ip, asr #26
    2834:	00002d4c 	andeq	r2, r0, ip, asr #26
    2838:	00002dfc 	streqd	r2, [r0], -ip
    283c:	00002dfc 	streqd	r2, [r0], -ip
    2840:	00002dfc 	streqd	r2, [r0], -ip
    2844:	00002dfc 	streqd	r2, [r0], -ip
    2848:	000032c8 	andeq	r3, r0, r8, asr #5
    284c:	00002dfc 	streqd	r2, [r0], -ip
    2850:	00002dfc 	streqd	r2, [r0], -ip
    2854:	00002a00 	andeq	r2, r0, r0, lsl #20
    2858:	00002dfc 	streqd	r2, [r0], -ip
    285c:	00002dfc 	streqd	r2, [r0], -ip
    2860:	00002dfc 	streqd	r2, [r0], -ip
    2864:	00003120 	andeq	r3, r0, r0, lsr #2
    2868:	00002dfc 	streqd	r2, [r0], -ip
    286c:	00002bb8 	streqh	r2, [r0], -r8
    2870:	00002dfc 	streqd	r2, [r0], -ip
    2874:	00002dfc 	streqd	r2, [r0], -ip
    2878:	00002c7c 	andeq	r2, r0, ip, ror ip
    287c:	00002dfc 	streqd	r2, [r0], -ip
    2880:	00002dfc 	streqd	r2, [r0], -ip
    2884:	00002dfc 	streqd	r2, [r0], -ip
    2888:	00002dfc 	streqd	r2, [r0], -ip
    288c:	00002dfc 	streqd	r2, [r0], -ip
    2890:	00002dfc 	streqd	r2, [r0], -ip
    2894:	00002dfc 	streqd	r2, [r0], -ip
    2898:	00002dfc 	streqd	r2, [r0], -ip
    289c:	00002dfc 	streqd	r2, [r0], -ip
    28a0:	00002dfc 	streqd	r2, [r0], -ip
    28a4:	00002cd0 	ldreqd	r2, [r0], -r0
    28a8:	00002974 	andeq	r2, r0, r4, ror r9
    28ac:	00002d4c 	andeq	r2, r0, ip, asr #26
    28b0:	00002d4c 	andeq	r2, r0, ip, asr #26
    28b4:	00002d4c 	andeq	r2, r0, ip, asr #26
    28b8:	00002de4 	andeq	r2, r0, r4, ror #27
    28bc:	00002974 	andeq	r2, r0, r4, ror r9
    28c0:	00002dfc 	streqd	r2, [r0], -ip
    28c4:	00002dfc 	streqd	r2, [r0], -ip
    28c8:	00003254 	andeq	r3, r0, r4, asr r2
    28cc:	00002dfc 	streqd	r2, [r0], -ip
    28d0:	00003284 	andeq	r3, r0, r4, lsl #5
    28d4:	00002a0c 	andeq	r2, r0, ip, lsl #20
    28d8:	000030dc 	ldreqd	r3, [r0], -ip
    28dc:	00003108 	andeq	r3, r0, r8, lsl #2
    28e0:	00002dfc 	streqd	r2, [r0], -ip
    28e4:	00003120 	andeq	r3, r0, r0, lsr #2
    28e8:	00002dfc 	streqd	r2, [r0], -ip
    28ec:	00002bc4 	andeq	r2, r0, r4, asr #23
    28f0:	00002dfc 	streqd	r2, [r0], -ip
    28f4:	00002dfc 	streqd	r2, [r0], -ip
    28f8:	000030d0 	ldreqd	r3, [r0], -r0
    28fc:	e1a00001 	mov	r0, r1
    2900:	eb000e9b 	bl	6374 <__sinit>
    2904:	eaffff2c 	b	25bc <_vfprintf_r+0x3c>
    2908:	e1a0000a 	mov	r0, sl
    290c:	eb000873 	bl	4ae0 <__swsetup>
    2910:	e3500000 	cmp	r0, #0	; 0x0
    2914:	1a000010 	bne	295c <.text+0x295c>
    2918:	e1dac0bc 	ldrh	ip, [sl, #12]
    291c:	eaffff2c 	b	25d4 <_vfprintf_r+0x54>
    2920:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2924:	e1a0000a 	mov	r0, sl
    2928:	e2811008 	add	r1, r1, #8	; 0x8
    292c:	ebffff03 	bl	2540 <__sprint>
    2930:	e3500000 	cmp	r0, #0	; 0x0
    2934:	0a0001d8 	beq	309c <.text+0x309c>
    2938:	e59d1044 	ldr	r1, [sp, #68]
    293c:	e3510000 	cmp	r1, #0	; 0x0
    2940:	0a000002 	beq	2950 <.text+0x2950>
    2944:	e59d0010 	ldr	r0, [sp, #16]
    2948:	e59d1044 	ldr	r1, [sp, #68]
    294c:	eb000f4b 	bl	6680 <_free_r>
    2950:	e1da30bc 	ldrh	r3, [sl, #12]
    2954:	e3130040 	tst	r3, #64	; 0x40
    2958:	0affff4b 	beq	268c <_vfprintf_r+0x10c>
    295c:	e3e02000 	mvn	r2, #0	; 0x0
    2960:	e58d2020 	str	r2, [sp, #32]
    2964:	eaffff48 	b	268c <_vfprintf_r+0x10c>
    2968:	e59d3054 	ldr	r3, [sp, #84]
    296c:	e3833010 	orr	r3, r3, #16	; 0x10
    2970:	e58d3054 	str	r3, [sp, #84]
    2974:	e59d4054 	ldr	r4, [sp, #84]
    2978:	e3140010 	tst	r4, #16	; 0x10
    297c:	1a000002 	bne	298c <.text+0x298c>
    2980:	e59d5054 	ldr	r5, [sp, #84]
    2984:	e3150040 	tst	r5, #64	; 0x40
    2988:	1a000414 	bne	39e0 <.text+0x39e0>
    298c:	e5991000 	ldr	r1, [r9]
    2990:	e2899004 	add	r9, r9, #4	; 0x4
    2994:	e58d9050 	str	r9, [sp, #80]
    2998:	e3510000 	cmp	r1, #0	; 0x0
    299c:	b3a0302d 	movlt	r3, #45	; 0x2d
    29a0:	a3a02001 	movge	r2, #1	; 0x1
    29a4:	b2611000 	rsblt	r1, r1, #0	; 0x0
    29a8:	b3a02001 	movlt	r2, #1	; 0x1
    29ac:	b5cd36af 	strltb	r3, [sp, #1711]
    29b0:	e3560000 	cmp	r6, #0	; 0x0
    29b4:	aa00001f 	bge	2a38 <.text+0x2a38>
    29b8:	e3520001 	cmp	r2, #1	; 0x1
    29bc:	0a000384 	beq	37d4 <.text+0x37d4>
    29c0:	328d0e5b 	addcc	r0, sp, #1456	; 0x5b0
    29c4:	32800004 	addcc	r0, r0, #4	; 0x4
    29c8:	3a0002c1 	bcc	34d4 <.text+0x34d4>
    29cc:	e3520002 	cmp	r2, #2	; 0x2
    29d0:	0a00047e 	beq	3bd0 <.text+0x3bd0>
    29d4:	e59f0fcc 	ldr	r0, [pc, #4044]	; 39a8 <.text+0x39a8>
    29d8:	ebfffe00 	bl	21e0 <strlen>
    29dc:	e59fcfc4 	ldr	ip, [pc, #4036]	; 39a8 <.text+0x39a8>
    29e0:	e1560000 	cmp	r6, r0
    29e4:	a1a01006 	movge	r1, r6
    29e8:	b1a01000 	movlt	r1, r0
    29ec:	e1a0b000 	mov	fp, r0
    29f0:	e58dc01c 	str	ip, [sp, #28]
    29f4:	e58d103c 	str	r1, [sp, #60]
    29f8:	e58d6038 	str	r6, [sp, #56]
    29fc:	ea00002c 	b	2ab4 <.text+0x2ab4>
    2a00:	e59d2054 	ldr	r2, [sp, #84]
    2a04:	e3822010 	orr	r2, r2, #16	; 0x10
    2a08:	e58d2054 	str	r2, [sp, #84]
    2a0c:	e59d3054 	ldr	r3, [sp, #84]
    2a10:	e2132010 	ands	r2, r3, #16	; 0x10
    2a14:	0a0003a4 	beq	38ac <.text+0x38ac>
    2a18:	e5991000 	ldr	r1, [r9]
    2a1c:	e2899004 	add	r9, r9, #4	; 0x4
    2a20:	e58d9050 	str	r9, [sp, #80]
    2a24:	e3a02000 	mov	r2, #0	; 0x0
    2a28:	e3a03000 	mov	r3, #0	; 0x0
    2a2c:	e3560000 	cmp	r6, #0	; 0x0
    2a30:	e5cd36af 	strb	r3, [sp, #1711]
    2a34:	baffffdf 	blt	29b8 <.text+0x29b8>
    2a38:	e59d3054 	ldr	r3, [sp, #84]
    2a3c:	e3560000 	cmp	r6, #0	; 0x0
    2a40:	03510000 	cmpeq	r1, #0	; 0x0
    2a44:	e3c33080 	bic	r3, r3, #128	; 0x80
    2a48:	e58d3054 	str	r3, [sp, #84]
    2a4c:	1affffd9 	bne	29b8 <.text+0x29b8>
    2a50:	e3520000 	cmp	r2, #0	; 0x0
    2a54:	128d2e5b 	addne	r2, sp, #1456	; 0x5b0
    2a58:	12822004 	addne	r2, r2, #4	; 0x4
    2a5c:	158d201c 	strne	r2, [sp, #28]
    2a60:	1a000009 	bne	2a8c <.text+0x2a8c>
    2a64:	e59d3054 	ldr	r3, [sp, #84]
    2a68:	e3130001 	tst	r3, #1	; 0x1
    2a6c:	028d4e5b 	addeq	r4, sp, #1456	; 0x5b0
    2a70:	128d5e5b 	addne	r5, sp, #1456	; 0x5b0
    2a74:	02844004 	addeq	r4, r4, #4	; 0x4
    2a78:	13a03030 	movne	r3, #48	; 0x30
    2a7c:	12855003 	addne	r5, r5, #3	; 0x3
    2a80:	058d401c 	streq	r4, [sp, #28]
    2a84:	15cd35b3 	strneb	r3, [sp, #1459]
    2a88:	158d501c 	strne	r5, [sp, #28]
    2a8c:	e28d5e45 	add	r5, sp, #1104	; 0x450
    2a90:	e59dc01c 	ldr	ip, [sp, #28]
    2a94:	e2855008 	add	r5, r5, #8	; 0x8
    2a98:	e06c3005 	rsb	r3, ip, r5
    2a9c:	e283bf57 	add	fp, r3, #348	; 0x15c
    2aa0:	e156000b 	cmp	r6, fp
    2aa4:	a1a01006 	movge	r1, r6
    2aa8:	b1a0100b 	movlt	r1, fp
    2aac:	e58d103c 	str	r1, [sp, #60]
    2ab0:	e58d6038 	str	r6, [sp, #56]
    2ab4:	e5dd36af 	ldrb	r3, [sp, #1711]
    2ab8:	e3530000 	cmp	r3, #0	; 0x0
    2abc:	0a0000dc 	beq	2e34 <.text+0x2e34>
    2ac0:	e59d103c 	ldr	r1, [sp, #60]
    2ac4:	e59d4054 	ldr	r4, [sp, #84]
    2ac8:	e2811001 	add	r1, r1, #1	; 0x1
    2acc:	e2144084 	ands	r4, r4, #132	; 0x84
    2ad0:	e58d103c 	str	r1, [sp, #60]
    2ad4:	e58d4014 	str	r4, [sp, #20]
    2ad8:	1a0000de 	bne	2e58 <.text+0x2e58>
    2adc:	e59d5024 	ldr	r5, [sp, #36]
    2ae0:	e59dc03c 	ldr	ip, [sp, #60]
    2ae4:	e06c4005 	rsb	r4, ip, r5
    2ae8:	e3540000 	cmp	r4, #0	; 0x0
    2aec:	da0000d9 	ble	2e58 <.text+0x2e58>
    2af0:	e3540010 	cmp	r4, #16	; 0x10
    2af4:	da000484 	ble	3d0c <.text+0x3d0c>
    2af8:	e59d6680 	ldr	r6, [sp, #1664]
    2afc:	e59d567c 	ldr	r5, [sp, #1660]
    2b00:	e59f9ec8 	ldr	r9, [pc, #3784]	; 39d0 <.text+0x39d0>
    2b04:	ea000002 	b	2b14 <.text+0x2b14>
    2b08:	e2444010 	sub	r4, r4, #16	; 0x10
    2b0c:	e3540010 	cmp	r4, #16	; 0x10
    2b10:	da000015 	ble	2b6c <.text+0x2b6c>
    2b14:	e2855001 	add	r5, r5, #1	; 0x1
    2b18:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2b1c:	e2866010 	add	r6, r6, #16	; 0x10
    2b20:	e3a03010 	mov	r3, #16	; 0x10
    2b24:	e3550007 	cmp	r5, #7	; 0x7
    2b28:	e5883004 	str	r3, [r8, #4]
    2b2c:	e5889000 	str	r9, [r8]
    2b30:	e1a0000a 	mov	r0, sl
    2b34:	e2811008 	add	r1, r1, #8	; 0x8
    2b38:	e2888008 	add	r8, r8, #8	; 0x8
    2b3c:	e58d6680 	str	r6, [sp, #1664]
    2b40:	e58d567c 	str	r5, [sp, #1660]
    2b44:	daffffef 	ble	2b08 <.text+0x2b08>
    2b48:	ebfffe7c 	bl	2540 <__sprint>
    2b4c:	e3500000 	cmp	r0, #0	; 0x0
    2b50:	1affff78 	bne	2938 <.text+0x2938>
    2b54:	e2444010 	sub	r4, r4, #16	; 0x10
    2b58:	e3540010 	cmp	r4, #16	; 0x10
    2b5c:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2b60:	e59d6680 	ldr	r6, [sp, #1664]
    2b64:	e59d567c 	ldr	r5, [sp, #1660]
    2b68:	caffffe9 	bgt	2b14 <.text+0x2b14>
    2b6c:	e2855001 	add	r5, r5, #1	; 0x1
    2b70:	e0866004 	add	r6, r6, r4
    2b74:	e3550007 	cmp	r5, #7	; 0x7
    2b78:	e5889000 	str	r9, [r8]
    2b7c:	e5884004 	str	r4, [r8, #4]
    2b80:	e58d6680 	str	r6, [sp, #1664]
    2b84:	e58d567c 	str	r5, [sp, #1660]
    2b88:	d2888008 	addle	r8, r8, #8	; 0x8
    2b8c:	da0000b3 	ble	2e60 <.text+0x2e60>
    2b90:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2b94:	e1a0000a 	mov	r0, sl
    2b98:	e2811008 	add	r1, r1, #8	; 0x8
    2b9c:	ebfffe67 	bl	2540 <__sprint>
    2ba0:	e3500000 	cmp	r0, #0	; 0x0
    2ba4:	1affff63 	bne	2938 <.text+0x2938>
    2ba8:	e59d6680 	ldr	r6, [sp, #1664]
    2bac:	e59d567c 	ldr	r5, [sp, #1660]
    2bb0:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2bb4:	ea0000a9 	b	2e60 <.text+0x2e60>
    2bb8:	e59d1054 	ldr	r1, [sp, #84]
    2bbc:	e3811010 	orr	r1, r1, #16	; 0x10
    2bc0:	e58d1054 	str	r1, [sp, #84]
    2bc4:	e59d2054 	ldr	r2, [sp, #84]
    2bc8:	e3120010 	tst	r2, #16	; 0x10
    2bcc:	1a000002 	bne	2bdc <.text+0x2bdc>
    2bd0:	e59d3054 	ldr	r3, [sp, #84]
    2bd4:	e3130040 	tst	r3, #64	; 0x40
    2bd8:	1a00036b 	bne	398c <.text+0x398c>
    2bdc:	e5991000 	ldr	r1, [r9]
    2be0:	e3a02001 	mov	r2, #1	; 0x1
    2be4:	e2899004 	add	r9, r9, #4	; 0x4
    2be8:	e58d9050 	str	r9, [sp, #80]
    2bec:	eaffff8d 	b	2a28 <.text+0x2a28>
    2bf0:	e26cc000 	rsb	ip, ip, #0	; 0x0
    2bf4:	e58dc024 	str	ip, [sp, #36]
    2bf8:	e1a09002 	mov	r9, r2
    2bfc:	e59d1018 	ldr	r1, [sp, #24]
    2c00:	e59d2054 	ldr	r2, [sp, #84]
    2c04:	e5d13000 	ldrb	r3, [r1]
    2c08:	e3822004 	orr	r2, r2, #4	; 0x4
    2c0c:	e58d2054 	str	r2, [sp, #84]
    2c10:	eafffed8 	b	2778 <_vfprintf_r+0x1f8>
    2c14:	e5dd36af 	ldrb	r3, [sp, #1711]
    2c18:	e3530000 	cmp	r3, #0	; 0x0
    2c1c:	0a000355 	beq	3978 <.text+0x3978>
    2c20:	e59d5018 	ldr	r5, [sp, #24]
    2c24:	e5d53000 	ldrb	r3, [r5]
    2c28:	eafffed2 	b	2778 <_vfprintf_r+0x1f8>
    2c2c:	e59d4018 	ldr	r4, [sp, #24]
    2c30:	e59d5054 	ldr	r5, [sp, #84]
    2c34:	e5d43000 	ldrb	r3, [r4]
    2c38:	e3855001 	orr	r5, r5, #1	; 0x1
    2c3c:	e58d5054 	str	r5, [sp, #84]
    2c40:	eafffecc 	b	2778 <_vfprintf_r+0x1f8>
    2c44:	e599c000 	ldr	ip, [r9]
    2c48:	e35c0000 	cmp	ip, #0	; 0x0
    2c4c:	e58dc024 	str	ip, [sp, #36]
    2c50:	e2892004 	add	r2, r9, #4	; 0x4
    2c54:	baffffe5 	blt	2bf0 <.text+0x2bf0>
    2c58:	e59d4018 	ldr	r4, [sp, #24]
    2c5c:	e5d43000 	ldrb	r3, [r4]
    2c60:	e1a09002 	mov	r9, r2
    2c64:	eafffec3 	b	2778 <_vfprintf_r+0x1f8>
    2c68:	e3a0302b 	mov	r3, #43	; 0x2b
    2c6c:	e5cd36af 	strb	r3, [sp, #1711]
    2c70:	e59d4018 	ldr	r4, [sp, #24]
    2c74:	e5d43000 	ldrb	r3, [r4]
    2c78:	eafffebe 	b	2778 <_vfprintf_r+0x1f8>
    2c7c:	e59f4d28 	ldr	r4, [pc, #3368]	; 39ac <.text+0x39ac>
    2c80:	e58d4040 	str	r4, [sp, #64]
    2c84:	e59d5054 	ldr	r5, [sp, #84]
    2c88:	e3150010 	tst	r5, #16	; 0x10
    2c8c:	1a000002 	bne	2c9c <.text+0x2c9c>
    2c90:	e59dc054 	ldr	ip, [sp, #84]
    2c94:	e31c0040 	tst	ip, #64	; 0x40
    2c98:	1a000356 	bne	39f8 <.text+0x39f8>
    2c9c:	e5991000 	ldr	r1, [r9]
    2ca0:	e2899004 	add	r9, r9, #4	; 0x4
    2ca4:	e58d9050 	str	r9, [sp, #80]
    2ca8:	e59d3054 	ldr	r3, [sp, #84]
    2cac:	e3510000 	cmp	r1, #0	; 0x0
    2cb0:	03a03000 	moveq	r3, #0	; 0x0
    2cb4:	12033001 	andne	r3, r3, #1	; 0x1
    2cb8:	e3530000 	cmp	r3, #0	; 0x0
    2cbc:	159d2054 	ldrne	r2, [sp, #84]
    2cc0:	13822002 	orrne	r2, r2, #2	; 0x2
    2cc4:	158d2054 	strne	r2, [sp, #84]
    2cc8:	e3a02002 	mov	r2, #2	; 0x2
    2ccc:	eaffff55 	b	2a28 <.text+0x2a28>
    2cd0:	e3570043 	cmp	r7, #67	; 0x43
    2cd4:	0a000002 	beq	2ce4 <.text+0x2ce4>
    2cd8:	e59d1054 	ldr	r1, [sp, #84]
    2cdc:	e3110010 	tst	r1, #16	; 0x10
    2ce0:	0a00037a 	beq	3ad0 <.text+0x3ad0>
    2ce4:	e28d4d1a 	add	r4, sp, #1664	; 0x680
    2ce8:	e284400c 	add	r4, r4, #12	; 0xc
    2cec:	e28d5e45 	add	r5, sp, #1104	; 0x450
    2cf0:	e3a01000 	mov	r1, #0	; 0x0
    2cf4:	e3a02008 	mov	r2, #8	; 0x8
    2cf8:	e1a00004 	mov	r0, r4
    2cfc:	e2855008 	add	r5, r5, #8	; 0x8
    2d00:	eb001323 	bl	7994 <memset>
    2d04:	e1a03004 	mov	r3, r4
    2d08:	e59d0010 	ldr	r0, [sp, #16]
    2d0c:	e1a01005 	mov	r1, r5
    2d10:	e5992000 	ldr	r2, [r9]
    2d14:	eb0005eb 	bl	44c8 <_wcrtomb_r>
    2d18:	e3700001 	cmn	r0, #1	; 0x1
    2d1c:	e1a0b000 	mov	fp, r0
    2d20:	0a000565 	beq	42bc <.text+0x42bc>
    2d24:	e2899004 	add	r9, r9, #4	; 0x4
    2d28:	e58d9050 	str	r9, [sp, #80]
    2d2c:	e35b0000 	cmp	fp, #0	; 0x0
    2d30:	a1a0200b 	movge	r2, fp
    2d34:	b3a02000 	movlt	r2, #0	; 0x0
    2d38:	e3a03000 	mov	r3, #0	; 0x0
    2d3c:	e58d203c 	str	r2, [sp, #60]
    2d40:	e58d501c 	str	r5, [sp, #28]
    2d44:	e5cd36af 	strb	r3, [sp, #1711]
    2d48:	ea000037 	b	2e2c <.text+0x2e2c>
    2d4c:	e3760001 	cmn	r6, #1	; 0x1
    2d50:	02866007 	addeq	r6, r6, #7	; 0x7
    2d54:	0a000002 	beq	2d64 <.text+0x2d64>
    2d58:	e3570047 	cmp	r7, #71	; 0x47
    2d5c:	13570067 	cmpne	r7, #103	; 0x67
    2d60:	0a000362 	beq	3af0 <.text+0x3af0>
    2d64:	e59dc054 	ldr	ip, [sp, #84]
    2d68:	e31c0008 	tst	ip, #8	; 0x8
    2d6c:	0a0002fb 	beq	3960 <.text+0x3960>
    2d70:	e8990006 	ldmia	r9, {r1, r2}
    2d74:	e2899008 	add	r9, r9, #8	; 0x8
    2d78:	e58d1048 	str	r1, [sp, #72]
    2d7c:	e58d204c 	str	r2, [sp, #76]
    2d80:	e58d9050 	str	r9, [sp, #80]
    2d84:	e28d0048 	add	r0, sp, #72	; 0x48
    2d88:	e8900003 	ldmia	r0, {r0, r1}
    2d8c:	eb0017a2 	bl	8c1c <isinf>
    2d90:	e2504000 	subs	r4, r0, #0	; 0x0
    2d94:	0a0003c4 	beq	3cac <.text+0x3cac>
    2d98:	e3a03000 	mov	r3, #0	; 0x0
    2d9c:	e28d0048 	add	r0, sp, #72	; 0x48
    2da0:	e8900003 	ldmia	r0, {r0, r1}
    2da4:	e3a02000 	mov	r2, #0	; 0x0
    2da8:	eb001bf2 	bl	9d78 <__ltdf2>
    2dac:	e3500000 	cmp	r0, #0	; 0x0
    2db0:	b3a0302d 	movlt	r3, #45	; 0x2d
    2db4:	b5cd36af 	strltb	r3, [sp, #1711]
    2db8:	e2473045 	sub	r3, r7, #69	; 0x45
    2dbc:	e3530002 	cmp	r3, #2	; 0x2
    2dc0:	8a0003a8 	bhi	3c68 <.text+0x3c68>
    2dc4:	e3a03003 	mov	r3, #3	; 0x3
    2dc8:	e59f4be0 	ldr	r4, [pc, #3040]	; 39b0 <.text+0x39b0>
    2dcc:	e3a05000 	mov	r5, #0	; 0x0
    2dd0:	e1a0b003 	mov	fp, r3
    2dd4:	e58d303c 	str	r3, [sp, #60]
    2dd8:	e58d401c 	str	r4, [sp, #28]
    2ddc:	e58d5038 	str	r5, [sp, #56]
    2de0:	eaffff33 	b	2ab4 <.text+0x2ab4>
    2de4:	e59d5018 	ldr	r5, [sp, #24]
    2de8:	e59dc054 	ldr	ip, [sp, #84]
    2dec:	e5d53000 	ldrb	r3, [r5]
    2df0:	e38cc040 	orr	ip, ip, #64	; 0x40
    2df4:	e58dc054 	str	ip, [sp, #84]
    2df8:	eafffe5e 	b	2778 <_vfprintf_r+0x1f8>
    2dfc:	e3570000 	cmp	r7, #0	; 0x0
    2e00:	0a000543 	beq	4314 <.text+0x4314>
    2e04:	e28d3e45 	add	r3, sp, #1104	; 0x450
    2e08:	e2833008 	add	r3, r3, #8	; 0x8
    2e0c:	e3a02001 	mov	r2, #1	; 0x1
    2e10:	e58d301c 	str	r3, [sp, #28]
    2e14:	e3a03000 	mov	r3, #0	; 0x0
    2e18:	e58d203c 	str	r2, [sp, #60]
    2e1c:	e58d9050 	str	r9, [sp, #80]
    2e20:	e5cd36af 	strb	r3, [sp, #1711]
    2e24:	e5cd7458 	strb	r7, [sp, #1112]
    2e28:	e1a0b002 	mov	fp, r2
    2e2c:	e3a05000 	mov	r5, #0	; 0x0
    2e30:	e58d5038 	str	r5, [sp, #56]
    2e34:	e59d2054 	ldr	r2, [sp, #84]
    2e38:	e3120002 	tst	r2, #2	; 0x2
    2e3c:	159d303c 	ldrne	r3, [sp, #60]
    2e40:	e59d4054 	ldr	r4, [sp, #84]
    2e44:	12833002 	addne	r3, r3, #2	; 0x2
    2e48:	158d303c 	strne	r3, [sp, #60]
    2e4c:	e2144084 	ands	r4, r4, #132	; 0x84
    2e50:	e58d4014 	str	r4, [sp, #20]
    2e54:	0affff20 	beq	2adc <.text+0x2adc>
    2e58:	e59d6680 	ldr	r6, [sp, #1664]
    2e5c:	e59d567c 	ldr	r5, [sp, #1660]
    2e60:	e5dd36af 	ldrb	r3, [sp, #1711]
    2e64:	e3530000 	cmp	r3, #0	; 0x0
    2e68:	0a000147 	beq	338c <.text+0x338c>
    2e6c:	e2855001 	add	r5, r5, #1	; 0x1
    2e70:	e28d3e6a 	add	r3, sp, #1696	; 0x6a0
    2e74:	e2866001 	add	r6, r6, #1	; 0x1
    2e78:	e283300f 	add	r3, r3, #15	; 0xf
    2e7c:	e3a02001 	mov	r2, #1	; 0x1
    2e80:	e3550007 	cmp	r5, #7	; 0x7
    2e84:	e5883000 	str	r3, [r8]
    2e88:	e5882004 	str	r2, [r8, #4]
    2e8c:	e58d6680 	str	r6, [sp, #1664]
    2e90:	e58d567c 	str	r5, [sp, #1660]
    2e94:	ca00014d 	bgt	33d0 <.text+0x33d0>
    2e98:	e2888008 	add	r8, r8, #8	; 0x8
    2e9c:	e59d2014 	ldr	r2, [sp, #20]
    2ea0:	e3520080 	cmp	r2, #128	; 0x80
    2ea4:	0a000155 	beq	3400 <.text+0x3400>
    2ea8:	e59d1038 	ldr	r1, [sp, #56]
    2eac:	e06b4001 	rsb	r4, fp, r1
    2eb0:	e3540000 	cmp	r4, #0	; 0x0
    2eb4:	da00002e 	ble	2f74 <.text+0x2f74>
    2eb8:	e3540010 	cmp	r4, #16	; 0x10
    2ebc:	da000367 	ble	3c60 <.text+0x3c60>
    2ec0:	e59f9b0c 	ldr	r9, [pc, #2828]	; 39d4 <.text+0x39d4>
    2ec4:	ea000002 	b	2ed4 <.text+0x2ed4>
    2ec8:	e2444010 	sub	r4, r4, #16	; 0x10
    2ecc:	e3540010 	cmp	r4, #16	; 0x10
    2ed0:	da000015 	ble	2f2c <.text+0x2f2c>
    2ed4:	e2855001 	add	r5, r5, #1	; 0x1
    2ed8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2edc:	e2866010 	add	r6, r6, #16	; 0x10
    2ee0:	e3a03010 	mov	r3, #16	; 0x10
    2ee4:	e3550007 	cmp	r5, #7	; 0x7
    2ee8:	e5883004 	str	r3, [r8, #4]
    2eec:	e5889000 	str	r9, [r8]
    2ef0:	e1a0000a 	mov	r0, sl
    2ef4:	e2811008 	add	r1, r1, #8	; 0x8
    2ef8:	e2888008 	add	r8, r8, #8	; 0x8
    2efc:	e58d6680 	str	r6, [sp, #1664]
    2f00:	e58d567c 	str	r5, [sp, #1660]
    2f04:	daffffef 	ble	2ec8 <.text+0x2ec8>
    2f08:	ebfffd8c 	bl	2540 <__sprint>
    2f0c:	e3500000 	cmp	r0, #0	; 0x0
    2f10:	1afffe88 	bne	2938 <.text+0x2938>
    2f14:	e2444010 	sub	r4, r4, #16	; 0x10
    2f18:	e3540010 	cmp	r4, #16	; 0x10
    2f1c:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2f20:	e59d6680 	ldr	r6, [sp, #1664]
    2f24:	e59d567c 	ldr	r5, [sp, #1660]
    2f28:	caffffe9 	bgt	2ed4 <.text+0x2ed4>
    2f2c:	e2855001 	add	r5, r5, #1	; 0x1
    2f30:	e0866004 	add	r6, r6, r4
    2f34:	e3550007 	cmp	r5, #7	; 0x7
    2f38:	e5889000 	str	r9, [r8]
    2f3c:	e5884004 	str	r4, [r8, #4]
    2f40:	e58d6680 	str	r6, [sp, #1664]
    2f44:	e58d567c 	str	r5, [sp, #1660]
    2f48:	d2888008 	addle	r8, r8, #8	; 0x8
    2f4c:	da000008 	ble	2f74 <.text+0x2f74>
    2f50:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2f54:	e1a0000a 	mov	r0, sl
    2f58:	e2811008 	add	r1, r1, #8	; 0x8
    2f5c:	ebfffd77 	bl	2540 <__sprint>
    2f60:	e3500000 	cmp	r0, #0	; 0x0
    2f64:	1afffe73 	bne	2938 <.text+0x2938>
    2f68:	e59d6680 	ldr	r6, [sp, #1664]
    2f6c:	e59d567c 	ldr	r5, [sp, #1660]
    2f70:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2f74:	e59d2054 	ldr	r2, [sp, #84]
    2f78:	e3120c01 	tst	r2, #256	; 0x100
    2f7c:	1a000163 	bne	3510 <.text+0x3510>
    2f80:	e2855001 	add	r5, r5, #1	; 0x1
    2f84:	e59d301c 	ldr	r3, [sp, #28]
    2f88:	e086600b 	add	r6, r6, fp
    2f8c:	e3550007 	cmp	r5, #7	; 0x7
    2f90:	e8880808 	stmia	r8, {r3, fp}
    2f94:	e58d6680 	str	r6, [sp, #1664]
    2f98:	e58d567c 	str	r5, [sp, #1660]
    2f9c:	d288c008 	addle	ip, r8, #8	; 0x8
    2fa0:	ca0001c6 	bgt	36c0 <.text+0x36c0>
    2fa4:	e59d1054 	ldr	r1, [sp, #84]
    2fa8:	e3110004 	tst	r1, #4	; 0x4
    2fac:	0a000031 	beq	3078 <.text+0x3078>
    2fb0:	e59d2024 	ldr	r2, [sp, #36]
    2fb4:	e59d303c 	ldr	r3, [sp, #60]
    2fb8:	e0634002 	rsb	r4, r3, r2
    2fbc:	e3540000 	cmp	r4, #0	; 0x0
    2fc0:	da00002c 	ble	3078 <.text+0x3078>
    2fc4:	e3540010 	cmp	r4, #16	; 0x10
    2fc8:	da000393 	ble	3e1c <.text+0x3e1c>
    2fcc:	e59d567c 	ldr	r5, [sp, #1660]
    2fd0:	e59f99f8 	ldr	r9, [pc, #2552]	; 39d0 <.text+0x39d0>
    2fd4:	ea000002 	b	2fe4 <.text+0x2fe4>
    2fd8:	e2444010 	sub	r4, r4, #16	; 0x10
    2fdc:	e3540010 	cmp	r4, #16	; 0x10
    2fe0:	da000015 	ble	303c <.text+0x303c>
    2fe4:	e2855001 	add	r5, r5, #1	; 0x1
    2fe8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2fec:	e2866010 	add	r6, r6, #16	; 0x10
    2ff0:	e3a03010 	mov	r3, #16	; 0x10
    2ff4:	e3550007 	cmp	r5, #7	; 0x7
    2ff8:	e58c3004 	str	r3, [ip, #4]
    2ffc:	e58c9000 	str	r9, [ip]
    3000:	e1a0000a 	mov	r0, sl
    3004:	e2811008 	add	r1, r1, #8	; 0x8
    3008:	e28cc008 	add	ip, ip, #8	; 0x8
    300c:	e58d6680 	str	r6, [sp, #1664]
    3010:	e58d567c 	str	r5, [sp, #1660]
    3014:	daffffef 	ble	2fd8 <.text+0x2fd8>
    3018:	ebfffd48 	bl	2540 <__sprint>
    301c:	e3500000 	cmp	r0, #0	; 0x0
    3020:	1afffe44 	bne	2938 <.text+0x2938>
    3024:	e2444010 	sub	r4, r4, #16	; 0x10
    3028:	e3540010 	cmp	r4, #16	; 0x10
    302c:	e28dce61 	add	ip, sp, #1552	; 0x610
    3030:	e59d6680 	ldr	r6, [sp, #1664]
    3034:	e59d567c 	ldr	r5, [sp, #1660]
    3038:	caffffe9 	bgt	2fe4 <.text+0x2fe4>
    303c:	e2855001 	add	r5, r5, #1	; 0x1
    3040:	e0866004 	add	r6, r6, r4
    3044:	e3550007 	cmp	r5, #7	; 0x7
    3048:	e58c9000 	str	r9, [ip]
    304c:	e58c4004 	str	r4, [ip, #4]
    3050:	e58d6680 	str	r6, [sp, #1664]
    3054:	e58d567c 	str	r5, [sp, #1660]
    3058:	da000006 	ble	3078 <.text+0x3078>
    305c:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3060:	e1a0000a 	mov	r0, sl
    3064:	e2811008 	add	r1, r1, #8	; 0x8
    3068:	ebfffd34 	bl	2540 <__sprint>
    306c:	e3500000 	cmp	r0, #0	; 0x0
    3070:	1afffe30 	bne	2938 <.text+0x2938>
    3074:	e59d6680 	ldr	r6, [sp, #1664]
    3078:	e28d4020 	add	r4, sp, #32	; 0x20
    307c:	e8940030 	ldmia	r4, {r4, r5}
    3080:	e59d803c 	ldr	r8, [sp, #60]
    3084:	e1550008 	cmp	r5, r8
    3088:	a0844005 	addge	r4, r4, r5
    308c:	b0844008 	addlt	r4, r4, r8
    3090:	e3560000 	cmp	r6, #0	; 0x0
    3094:	e58d4020 	str	r4, [sp, #32]
    3098:	1afffe20 	bne	2920 <.text+0x2920>
    309c:	e59dc044 	ldr	ip, [sp, #68]
    30a0:	e3a05000 	mov	r5, #0	; 0x0
    30a4:	e35c0000 	cmp	ip, #0	; 0x0
    30a8:	e58d567c 	str	r5, [sp, #1660]
    30ac:	028d8e61 	addeq	r8, sp, #1552	; 0x610
    30b0:	0a000004 	beq	30c8 <.text+0x30c8>
    30b4:	e1a0100c 	mov	r1, ip
    30b8:	e59d0010 	ldr	r0, [sp, #16]
    30bc:	eb000d6f 	bl	6680 <_free_r>
    30c0:	e58d5044 	str	r5, [sp, #68]
    30c4:	e28d8e61 	add	r8, sp, #1552	; 0x610
    30c8:	e59d9050 	ldr	r9, [sp, #80]
    30cc:	eafffd80 	b	26d4 <_vfprintf_r+0x154>
    30d0:	e59f18dc 	ldr	r1, [pc, #2268]	; 39b4 <.text+0x39b4>
    30d4:	e58d1040 	str	r1, [sp, #64]
    30d8:	eafffee9 	b	2c84 <.text+0x2c84>
    30dc:	e59dc054 	ldr	ip, [sp, #84]
    30e0:	e5991000 	ldr	r1, [r9]
    30e4:	e59f58c8 	ldr	r5, [pc, #2248]	; 39b4 <.text+0x39b4>
    30e8:	e38cc002 	orr	ip, ip, #2	; 0x2
    30ec:	e2899004 	add	r9, r9, #4	; 0x4
    30f0:	e3a07078 	mov	r7, #120	; 0x78
    30f4:	e3a02002 	mov	r2, #2	; 0x2
    30f8:	e58d5040 	str	r5, [sp, #64]
    30fc:	e58dc054 	str	ip, [sp, #84]
    3100:	e58d9050 	str	r9, [sp, #80]
    3104:	eafffe47 	b	2a28 <.text+0x2a28>
    3108:	e59d5018 	ldr	r5, [sp, #24]
    310c:	e59dc054 	ldr	ip, [sp, #84]
    3110:	e5d53000 	ldrb	r3, [r5]
    3114:	e38cc010 	orr	ip, ip, #16	; 0x10
    3118:	e58dc054 	str	ip, [sp, #84]
    311c:	eafffd95 	b	2778 <_vfprintf_r+0x1f8>
    3120:	e3a04000 	mov	r4, #0	; 0x0
    3124:	e5cd46af 	strb	r4, [sp, #1711]
    3128:	e5991000 	ldr	r1, [r9]
    312c:	e2899004 	add	r9, r9, #4	; 0x4
    3130:	e1510004 	cmp	r1, r4
    3134:	e58d101c 	str	r1, [sp, #28]
    3138:	e58d9050 	str	r9, [sp, #80]
    313c:	0a000330 	beq	3e04 <.text+0x3e04>
    3140:	e3570053 	cmp	r7, #83	; 0x53
    3144:	0a000002 	beq	3154 <.text+0x3154>
    3148:	e59d2054 	ldr	r2, [sp, #84]
    314c:	e2125010 	ands	r5, r2, #16	; 0x10
    3150:	0a000269 	beq	3afc <.text+0x3afc>
    3154:	e28d9d1a 	add	r9, sp, #1664	; 0x680
    3158:	e59d301c 	ldr	r3, [sp, #28]
    315c:	e2899004 	add	r9, r9, #4	; 0x4
    3160:	e1a00009 	mov	r0, r9
    3164:	e1a01004 	mov	r1, r4
    3168:	e3a02008 	mov	r2, #8	; 0x8
    316c:	e58d36a4 	str	r3, [sp, #1700]
    3170:	eb001207 	bl	7994 <memset>
    3174:	e3560000 	cmp	r6, #0	; 0x0
    3178:	ba000443 	blt	428c <.text+0x428c>
    317c:	e28d5e45 	add	r5, sp, #1104	; 0x450
    3180:	e1a0b004 	mov	fp, r4
    3184:	e2855008 	add	r5, r5, #8	; 0x8
    3188:	e59d36a4 	ldr	r3, [sp, #1700]
    318c:	e793c004 	ldr	ip, [r3, r4]
    3190:	e35c0000 	cmp	ip, #0	; 0x0
    3194:	e1a0200c 	mov	r2, ip
    3198:	e59d0010 	ldr	r0, [sp, #16]
    319c:	e1a01005 	mov	r1, r5
    31a0:	e1a03009 	mov	r3, r9
    31a4:	0a000009 	beq	31d0 <.text+0x31d0>
    31a8:	eb0004c6 	bl	44c8 <_wcrtomb_r>
    31ac:	e3700001 	cmn	r0, #1	; 0x1
    31b0:	e08b3000 	add	r3, fp, r0
    31b4:	0a000440 	beq	42bc <.text+0x42bc>
    31b8:	e1560003 	cmp	r6, r3
    31bc:	ba000003 	blt	31d0 <.text+0x31d0>
    31c0:	e1a0b003 	mov	fp, r3
    31c4:	e2844004 	add	r4, r4, #4	; 0x4
    31c8:	1affffee 	bne	3188 <.text+0x3188>
    31cc:	e1a0b006 	mov	fp, r6
    31d0:	e35b0000 	cmp	fp, #0	; 0x0
    31d4:	058db038 	streq	fp, [sp, #56]
    31d8:	058db03c 	streq	fp, [sp, #60]
    31dc:	0afffe34 	beq	2ab4 <.text+0x2ab4>
    31e0:	e59d0010 	ldr	r0, [sp, #16]
    31e4:	e28b1001 	add	r1, fp, #1	; 0x1
    31e8:	eb000f8d 	bl	7024 <_malloc_r>
    31ec:	e3500000 	cmp	r0, #0	; 0x0
    31f0:	0a000431 	beq	42bc <.text+0x42bc>
    31f4:	e58d0044 	str	r0, [sp, #68]
    31f8:	e3a01000 	mov	r1, #0	; 0x0
    31fc:	e3a02008 	mov	r2, #8	; 0x8
    3200:	e1a00009 	mov	r0, r9
    3204:	eb0011e2 	bl	7994 <memset>
    3208:	e28d2e6a 	add	r2, sp, #1696	; 0x6a0
    320c:	e59d0010 	ldr	r0, [sp, #16]
    3210:	e59d1044 	ldr	r1, [sp, #68]
    3214:	e2822004 	add	r2, r2, #4	; 0x4
    3218:	e1a0300b 	mov	r3, fp
    321c:	e58d9000 	str	r9, [sp]
    3220:	eb0004c8 	bl	4548 <_wcsrtombs_r>
    3224:	e15b0000 	cmp	fp, r0
    3228:	1a000492 	bne	4478 <.text+0x4478>
    322c:	e3a03000 	mov	r3, #0	; 0x0
    3230:	e59dc044 	ldr	ip, [sp, #68]
    3234:	e15b0003 	cmp	fp, r3
    3238:	a1a0500b 	movge	r5, fp
    323c:	b1a05003 	movlt	r5, r3
    3240:	e58d503c 	str	r5, [sp, #60]
    3244:	e58d3038 	str	r3, [sp, #56]
    3248:	e58dc01c 	str	ip, [sp, #28]
    324c:	e7cc300b 	strb	r3, [ip, fp]
    3250:	eafffe17 	b	2ab4 <.text+0x2ab4>
    3254:	e59d1018 	ldr	r1, [sp, #24]
    3258:	e5d13000 	ldrb	r3, [r1]
    325c:	e353006c 	cmp	r3, #108	; 0x6c
    3260:	059d2054 	ldreq	r2, [sp, #84]
    3264:	159d4054 	ldrne	r4, [sp, #84]
    3268:	05f13001 	ldreqb	r3, [r1, #1]!
    326c:	03822010 	orreq	r2, r2, #16	; 0x10
    3270:	13844010 	orrne	r4, r4, #16	; 0x10
    3274:	058d1018 	streq	r1, [sp, #24]
    3278:	058d2054 	streq	r2, [sp, #84]
    327c:	158d4054 	strne	r4, [sp, #84]
    3280:	eafffd3c 	b	2778 <_vfprintf_r+0x1f8>
    3284:	e59d3054 	ldr	r3, [sp, #84]
    3288:	e3130010 	tst	r3, #16	; 0x10
    328c:	1a0001df 	bne	3a10 <.text+0x3a10>
    3290:	e59d5054 	ldr	r5, [sp, #84]
    3294:	e3150040 	tst	r5, #64	; 0x40
    3298:	15993000 	ldrne	r3, [r9]
    329c:	05993000 	ldreq	r3, [r9]
    32a0:	12899004 	addne	r9, r9, #4	; 0x4
    32a4:	02899004 	addeq	r9, r9, #4	; 0x4
    32a8:	158d9050 	strne	r9, [sp, #80]
    32ac:	058d9050 	streq	r9, [sp, #80]
    32b0:	159dc020 	ldrne	ip, [sp, #32]
    32b4:	059d1020 	ldreq	r1, [sp, #32]
    32b8:	e59d9050 	ldr	r9, [sp, #80]
    32bc:	11c3c0b0 	strneh	ip, [r3]
    32c0:	05831000 	streq	r1, [r3]
    32c4:	eafffd02 	b	26d4 <_vfprintf_r+0x154>
    32c8:	e59d2018 	ldr	r2, [sp, #24]
    32cc:	e59d4054 	ldr	r4, [sp, #84]
    32d0:	e5d23000 	ldrb	r3, [r2]
    32d4:	e3844008 	orr	r4, r4, #8	; 0x8
    32d8:	e58d4054 	str	r4, [sp, #84]
    32dc:	eafffd25 	b	2778 <_vfprintf_r+0x1f8>
    32e0:	e59d5018 	ldr	r5, [sp, #24]
    32e4:	e59dc054 	ldr	ip, [sp, #84]
    32e8:	e5d53000 	ldrb	r3, [r5]
    32ec:	e38cc080 	orr	ip, ip, #128	; 0x80
    32f0:	e58dc054 	str	ip, [sp, #84]
    32f4:	eafffd1f 	b	2778 <_vfprintf_r+0x1f8>
    32f8:	e3a03000 	mov	r3, #0	; 0x0
    32fc:	e59d1018 	ldr	r1, [sp, #24]
    3300:	e0832103 	add	r2, r3, r3, lsl #2
    3304:	e0872082 	add	r2, r7, r2, lsl #1
    3308:	e4d17001 	ldrb	r7, [r1], #1
    330c:	e2473030 	sub	r3, r7, #48	; 0x30
    3310:	e3530009 	cmp	r3, #9	; 0x9
    3314:	e58d1018 	str	r1, [sp, #24]
    3318:	e2423030 	sub	r3, r2, #48	; 0x30
    331c:	9afffff6 	bls	32fc <.text+0x32fc>
    3320:	e58d3024 	str	r3, [sp, #36]
    3324:	eafffd17 	b	2788 <_vfprintf_r+0x208>
    3328:	e59d2018 	ldr	r2, [sp, #24]
    332c:	e4d23001 	ldrb	r3, [r2], #1
    3330:	e353002a 	cmp	r3, #42	; 0x2a
    3334:	0a000439 	beq	4420 <.text+0x4420>
    3338:	e1a07003 	mov	r7, r3
    333c:	e2433030 	sub	r3, r3, #48	; 0x30
    3340:	e3530009 	cmp	r3, #9	; 0x9
    3344:	83a06000 	movhi	r6, #0	; 0x0
    3348:	8a00000d 	bhi	3384 <.text+0x3384>
    334c:	e59d1018 	ldr	r1, [sp, #24]
    3350:	e3a02000 	mov	r2, #0	; 0x0
    3354:	e0822102 	add	r2, r2, r2, lsl #2
    3358:	e0872082 	add	r2, r7, r2, lsl #1
    335c:	e5f17001 	ldrb	r7, [r1, #1]!
    3360:	e2473030 	sub	r3, r7, #48	; 0x30
    3364:	e3530009 	cmp	r3, #9	; 0x9
    3368:	e2422030 	sub	r2, r2, #48	; 0x30
    336c:	9afffff8 	bls	3354 <.text+0x3354>
    3370:	e3e03000 	mvn	r3, #0	; 0x0
    3374:	e1520003 	cmp	r2, r3
    3378:	a1a06002 	movge	r6, r2
    337c:	b1a06003 	movlt	r6, r3
    3380:	e2812001 	add	r2, r1, #1	; 0x1
    3384:	e58d2018 	str	r2, [sp, #24]
    3388:	eafffcfe 	b	2788 <_vfprintf_r+0x208>
    338c:	e59d1054 	ldr	r1, [sp, #84]
    3390:	e3110002 	tst	r1, #2	; 0x2
    3394:	0afffec0 	beq	2e9c <.text+0x2e9c>
    3398:	e3a03030 	mov	r3, #48	; 0x30
    339c:	e5cd36ad 	strb	r3, [sp, #1709]
    33a0:	e2855001 	add	r5, r5, #1	; 0x1
    33a4:	e28d3e6a 	add	r3, sp, #1696	; 0x6a0
    33a8:	e2866002 	add	r6, r6, #2	; 0x2
    33ac:	e283300d 	add	r3, r3, #13	; 0xd
    33b0:	e3a02002 	mov	r2, #2	; 0x2
    33b4:	e3550007 	cmp	r5, #7	; 0x7
    33b8:	e5cd76ae 	strb	r7, [sp, #1710]
    33bc:	e58d6680 	str	r6, [sp, #1664]
    33c0:	e5883000 	str	r3, [r8]
    33c4:	e5882004 	str	r2, [r8, #4]
    33c8:	e58d567c 	str	r5, [sp, #1660]
    33cc:	dafffeb1 	ble	2e98 <.text+0x2e98>
    33d0:	e28d1e67 	add	r1, sp, #1648	; 0x670
    33d4:	e1a0000a 	mov	r0, sl
    33d8:	e2811008 	add	r1, r1, #8	; 0x8
    33dc:	ebfffc57 	bl	2540 <__sprint>
    33e0:	e3500000 	cmp	r0, #0	; 0x0
    33e4:	1afffd53 	bne	2938 <.text+0x2938>
    33e8:	e59d2014 	ldr	r2, [sp, #20]
    33ec:	e3520080 	cmp	r2, #128	; 0x80
    33f0:	e59d6680 	ldr	r6, [sp, #1664]
    33f4:	e59d567c 	ldr	r5, [sp, #1660]
    33f8:	e28d8e61 	add	r8, sp, #1552	; 0x610
    33fc:	1afffea9 	bne	2ea8 <.text+0x2ea8>
    3400:	e59d3024 	ldr	r3, [sp, #36]
    3404:	e59dc03c 	ldr	ip, [sp, #60]
    3408:	e06c4003 	rsb	r4, ip, r3
    340c:	e3540000 	cmp	r4, #0	; 0x0
    3410:	dafffea4 	ble	2ea8 <.text+0x2ea8>
    3414:	e3540010 	cmp	r4, #16	; 0x10
    3418:	da00032e 	ble	40d8 <.text+0x40d8>
    341c:	e59f95b0 	ldr	r9, [pc, #1456]	; 39d4 <.text+0x39d4>
    3420:	ea000002 	b	3430 <.text+0x3430>
    3424:	e2444010 	sub	r4, r4, #16	; 0x10
    3428:	e3540010 	cmp	r4, #16	; 0x10
    342c:	da000015 	ble	3488 <.text+0x3488>
    3430:	e2855001 	add	r5, r5, #1	; 0x1
    3434:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3438:	e2866010 	add	r6, r6, #16	; 0x10
    343c:	e3a03010 	mov	r3, #16	; 0x10
    3440:	e3550007 	cmp	r5, #7	; 0x7
    3444:	e5883004 	str	r3, [r8, #4]
    3448:	e5889000 	str	r9, [r8]
    344c:	e1a0000a 	mov	r0, sl
    3450:	e2811008 	add	r1, r1, #8	; 0x8
    3454:	e2888008 	add	r8, r8, #8	; 0x8
    3458:	e58d6680 	str	r6, [sp, #1664]
    345c:	e58d567c 	str	r5, [sp, #1660]
    3460:	daffffef 	ble	3424 <.text+0x3424>
    3464:	ebfffc35 	bl	2540 <__sprint>
    3468:	e3500000 	cmp	r0, #0	; 0x0
    346c:	1afffd31 	bne	2938 <.text+0x2938>
    3470:	e2444010 	sub	r4, r4, #16	; 0x10
    3474:	e3540010 	cmp	r4, #16	; 0x10
    3478:	e28d8e61 	add	r8, sp, #1552	; 0x610
    347c:	e59d6680 	ldr	r6, [sp, #1664]
    3480:	e59d567c 	ldr	r5, [sp, #1660]
    3484:	caffffe9 	bgt	3430 <.text+0x3430>
    3488:	e2855001 	add	r5, r5, #1	; 0x1
    348c:	e0866004 	add	r6, r6, r4
    3490:	e3550007 	cmp	r5, #7	; 0x7
    3494:	e5889000 	str	r9, [r8]
    3498:	e5884004 	str	r4, [r8, #4]
    349c:	e58d6680 	str	r6, [sp, #1664]
    34a0:	e58d567c 	str	r5, [sp, #1660]
    34a4:	d2888008 	addle	r8, r8, #8	; 0x8
    34a8:	dafffe7e 	ble	2ea8 <.text+0x2ea8>
    34ac:	e28d1e67 	add	r1, sp, #1648	; 0x670
    34b0:	e1a0000a 	mov	r0, sl
    34b4:	e2811008 	add	r1, r1, #8	; 0x8
    34b8:	ebfffc20 	bl	2540 <__sprint>
    34bc:	e3500000 	cmp	r0, #0	; 0x0
    34c0:	1afffd1c 	bne	2938 <.text+0x2938>
    34c4:	e59d6680 	ldr	r6, [sp, #1664]
    34c8:	e59d567c 	ldr	r5, [sp, #1660]
    34cc:	e28d8e61 	add	r8, sp, #1552	; 0x610
    34d0:	eafffe74 	b	2ea8 <.text+0x2ea8>
    34d4:	e2013007 	and	r3, r1, #7	; 0x7
    34d8:	e2833030 	add	r3, r3, #48	; 0x30
    34dc:	e1b011a1 	movs	r1, r1, lsr #3
    34e0:	e5603001 	strb	r3, [r0, #-1]!
    34e4:	1afffffa 	bne	34d4 <.text+0x34d4>
    34e8:	e59d5054 	ldr	r5, [sp, #84]
    34ec:	e3150001 	tst	r5, #1	; 0x1
    34f0:	e58d001c 	str	r0, [sp, #28]
    34f4:	0afffd64 	beq	2a8c <.text+0x2a8c>
    34f8:	e3530030 	cmp	r3, #48	; 0x30
    34fc:	11a0c000 	movne	ip, r0
    3500:	13a03030 	movne	r3, #48	; 0x30
    3504:	156c3001 	strneb	r3, [ip, #-1]!
    3508:	158dc01c 	strne	ip, [sp, #28]
    350c:	eafffd5e 	b	2a8c <.text+0x2a8c>
    3510:	e3570065 	cmp	r7, #101	; 0x65
    3514:	da000072 	ble	36e4 <.text+0x36e4>
    3518:	e28d0048 	add	r0, sp, #72	; 0x48
    351c:	e8900003 	ldmia	r0, {r0, r1}
    3520:	e3a02000 	mov	r2, #0	; 0x0
    3524:	e3a03000 	mov	r3, #0	; 0x0
    3528:	eb00198a 	bl	9b58 <__eqdf2>
    352c:	e3500000 	cmp	r0, #0	; 0x0
    3530:	1a00003a 	bne	3620 <.text+0x3620>
    3534:	e2855001 	add	r5, r5, #1	; 0x1
    3538:	e59f3488 	ldr	r3, [pc, #1160]	; 39c8 <.text+0x39c8>
    353c:	e3550007 	cmp	r5, #7	; 0x7
    3540:	e2866001 	add	r6, r6, #1	; 0x1
    3544:	e3a02001 	mov	r2, #1	; 0x1
    3548:	e5883000 	str	r3, [r8]
    354c:	e5882004 	str	r2, [r8, #4]
    3550:	e58d6680 	str	r6, [sp, #1664]
    3554:	e58d567c 	str	r5, [sp, #1660]
    3558:	d288c008 	addle	ip, r8, #8	; 0x8
    355c:	ca0001c9 	bgt	3c88 <.text+0x3c88>
    3560:	e59d36a8 	ldr	r3, [sp, #1704]
    3564:	e59d4034 	ldr	r4, [sp, #52]
    3568:	e1530004 	cmp	r3, r4
    356c:	aa0000f7 	bge	3950 <.text+0x3950>
    3570:	e59d567c 	ldr	r5, [sp, #1660]
    3574:	e59d8028 	ldr	r8, [sp, #40]
    3578:	e2855001 	add	r5, r5, #1	; 0x1
    357c:	e3550007 	cmp	r5, #7	; 0x7
    3580:	e2866001 	add	r6, r6, #1	; 0x1
    3584:	e3a03001 	mov	r3, #1	; 0x1
    3588:	e58c3004 	str	r3, [ip, #4]
    358c:	e58c8000 	str	r8, [ip]
    3590:	e58d6680 	str	r6, [sp, #1664]
    3594:	e58d567c 	str	r5, [sp, #1660]
    3598:	d28cc008 	addle	ip, ip, #8	; 0x8
    359c:	ca0001d1 	bgt	3ce8 <.text+0x3ce8>
    35a0:	e59d1034 	ldr	r1, [sp, #52]
    35a4:	e2414001 	sub	r4, r1, #1	; 0x1
    35a8:	e3540000 	cmp	r4, #0	; 0x0
    35ac:	dafffe7c 	ble	2fa4 <.text+0x2fa4>
    35b0:	e3540010 	cmp	r4, #16	; 0x10
    35b4:	da00018f 	ble	3bf8 <.text+0x3bf8>
    35b8:	e59d567c 	ldr	r5, [sp, #1660]
    35bc:	e59f9410 	ldr	r9, [pc, #1040]	; 39d4 <.text+0x39d4>
    35c0:	ea000002 	b	35d0 <.text+0x35d0>
    35c4:	e2444010 	sub	r4, r4, #16	; 0x10
    35c8:	e3540010 	cmp	r4, #16	; 0x10
    35cc:	da00018b 	ble	3c00 <.text+0x3c00>
    35d0:	e2855001 	add	r5, r5, #1	; 0x1
    35d4:	e28d1e67 	add	r1, sp, #1648	; 0x670
    35d8:	e2866010 	add	r6, r6, #16	; 0x10
    35dc:	e3a03010 	mov	r3, #16	; 0x10
    35e0:	e3550007 	cmp	r5, #7	; 0x7
    35e4:	e58c3004 	str	r3, [ip, #4]
    35e8:	e58c9000 	str	r9, [ip]
    35ec:	e1a0000a 	mov	r0, sl
    35f0:	e2811008 	add	r1, r1, #8	; 0x8
    35f4:	e28cc008 	add	ip, ip, #8	; 0x8
    35f8:	e58d6680 	str	r6, [sp, #1664]
    35fc:	e58d567c 	str	r5, [sp, #1660]
    3600:	daffffef 	ble	35c4 <.text+0x35c4>
    3604:	ebfffbcd 	bl	2540 <__sprint>
    3608:	e3500000 	cmp	r0, #0	; 0x0
    360c:	1afffcc9 	bne	2938 <.text+0x2938>
    3610:	e59d6680 	ldr	r6, [sp, #1664]
    3614:	e59d567c 	ldr	r5, [sp, #1660]
    3618:	e28dce61 	add	ip, sp, #1552	; 0x610
    361c:	eaffffe8 	b	35c4 <.text+0x35c4>
    3620:	e59d06a8 	ldr	r0, [sp, #1704]
    3624:	e3500000 	cmp	r0, #0	; 0x0
    3628:	da0001bb 	ble	3d1c <.text+0x3d1c>
    362c:	e59dc034 	ldr	ip, [sp, #52]
    3630:	e150000c 	cmp	r0, ip
    3634:	aa0000fc 	bge	3a2c <.text+0x3a2c>
    3638:	e2855001 	add	r5, r5, #1	; 0x1
    363c:	e59d401c 	ldr	r4, [sp, #28]
    3640:	e0866000 	add	r6, r6, r0
    3644:	e3550007 	cmp	r5, #7	; 0x7
    3648:	e5884000 	str	r4, [r8]
    364c:	e5880004 	str	r0, [r8, #4]
    3650:	e58d6680 	str	r6, [sp, #1664]
    3654:	e58d567c 	str	r5, [sp, #1660]
    3658:	d2881008 	addle	r1, r8, #8	; 0x8
    365c:	ca000288 	bgt	4084 <.text+0x4084>
    3660:	e2855001 	add	r5, r5, #1	; 0x1
    3664:	e59f3350 	ldr	r3, [pc, #848]	; 39bc <.text+0x39bc>
    3668:	e2866001 	add	r6, r6, #1	; 0x1
    366c:	e3550007 	cmp	r5, #7	; 0x7
    3670:	e3a02001 	mov	r2, #1	; 0x1
    3674:	e5813000 	str	r3, [r1]
    3678:	e5812004 	str	r2, [r1, #4]
    367c:	e58d6680 	str	r6, [sp, #1664]
    3680:	e58d567c 	str	r5, [sp, #1660]
    3684:	e1a04000 	mov	r4, r0
    3688:	d281c008 	addle	ip, r1, #8	; 0x8
    368c:	ca000271 	bgt	4058 <.text+0x4058>
    3690:	e59d8034 	ldr	r8, [sp, #52]
    3694:	e59d101c 	ldr	r1, [sp, #28]
    3698:	e0602008 	rsb	r2, r0, r8
    369c:	e2855001 	add	r5, r5, #1	; 0x1
    36a0:	e0843001 	add	r3, r4, r1
    36a4:	e0866002 	add	r6, r6, r2
    36a8:	e3550007 	cmp	r5, #7	; 0x7
    36ac:	e58c3000 	str	r3, [ip]
    36b0:	e58c2004 	str	r2, [ip, #4]
    36b4:	e58d6680 	str	r6, [sp, #1664]
    36b8:	e58d567c 	str	r5, [sp, #1660]
    36bc:	da000141 	ble	3bc8 <.text+0x3bc8>
    36c0:	e28d1e67 	add	r1, sp, #1648	; 0x670
    36c4:	e1a0000a 	mov	r0, sl
    36c8:	e2811008 	add	r1, r1, #8	; 0x8
    36cc:	ebfffb9b 	bl	2540 <__sprint>
    36d0:	e3500000 	cmp	r0, #0	; 0x0
    36d4:	1afffc97 	bne	2938 <.text+0x2938>
    36d8:	e59d6680 	ldr	r6, [sp, #1664]
    36dc:	e28dce61 	add	ip, sp, #1552	; 0x610
    36e0:	eafffe2f 	b	2fa4 <.text+0x2fa4>
    36e4:	e59d2034 	ldr	r2, [sp, #52]
    36e8:	e3520001 	cmp	r2, #1	; 0x1
    36ec:	da00014d 	ble	3c28 <.text+0x3c28>
    36f0:	e59d401c 	ldr	r4, [sp, #28]
    36f4:	e5d42000 	ldrb	r2, [r4]
    36f8:	e2855001 	add	r5, r5, #1	; 0x1
    36fc:	e5cd26ad 	strb	r2, [sp, #1709]
    3700:	e3a0302e 	mov	r3, #46	; 0x2e
    3704:	e28d2e6a 	add	r2, sp, #1696	; 0x6a0
    3708:	e5cd36ae 	strb	r3, [sp, #1710]
    370c:	e2866002 	add	r6, r6, #2	; 0x2
    3710:	e3550007 	cmp	r5, #7	; 0x7
    3714:	e282200d 	add	r2, r2, #13	; 0xd
    3718:	e243302c 	sub	r3, r3, #44	; 0x2c
    371c:	e888000c 	stmia	r8, {r2, r3}
    3720:	e58d6680 	str	r6, [sp, #1664]
    3724:	e58d567c 	str	r5, [sp, #1660]
    3728:	d2884008 	addle	r4, r8, #8	; 0x8
    372c:	ca00007d 	bgt	3928 <.text+0x3928>
    3730:	e28d0048 	add	r0, sp, #72	; 0x48
    3734:	e8900003 	ldmia	r0, {r0, r1}
    3738:	e3a02000 	mov	r2, #0	; 0x0
    373c:	e3a03000 	mov	r3, #0	; 0x0
    3740:	eb001926 	bl	9be0 <__nedf2>
    3744:	e3500000 	cmp	r0, #0	; 0x0
    3748:	0a000038 	beq	3830 <.text+0x3830>
    374c:	e59d8034 	ldr	r8, [sp, #52]
    3750:	e59dc01c 	ldr	ip, [sp, #28]
    3754:	e2855001 	add	r5, r5, #1	; 0x1
    3758:	e0883006 	add	r3, r8, r6
    375c:	e2436001 	sub	r6, r3, #1	; 0x1
    3760:	e28c2001 	add	r2, ip, #1	; 0x1
    3764:	e2483001 	sub	r3, r8, #1	; 0x1
    3768:	e3550007 	cmp	r5, #7	; 0x7
    376c:	e884000c 	stmia	r4, {r2, r3}
    3770:	e58d6680 	str	r6, [sp, #1664]
    3774:	e58d567c 	str	r5, [sp, #1660]
    3778:	ca000060 	bgt	3900 <.text+0x3900>
    377c:	e2844008 	add	r4, r4, #8	; 0x8
    3780:	e59d3030 	ldr	r3, [sp, #48]
    3784:	e2855001 	add	r5, r5, #1	; 0x1
    3788:	e0866003 	add	r6, r6, r3
    378c:	e59d8030 	ldr	r8, [sp, #48]
    3790:	e28d3e69 	add	r3, sp, #1680	; 0x690
    3794:	e3550007 	cmp	r5, #7	; 0x7
    3798:	e2833005 	add	r3, r3, #5	; 0x5
    379c:	e8840108 	stmia	r4, {r3, r8}
    37a0:	e58d6680 	str	r6, [sp, #1664]
    37a4:	e58d567c 	str	r5, [sp, #1660]
    37a8:	d284c008 	addle	ip, r4, #8	; 0x8
    37ac:	dafffdfc 	ble	2fa4 <.text+0x2fa4>
    37b0:	eaffffc2 	b	36c0 <.text+0x36c0>
    37b4:	e28d1e67 	add	r1, sp, #1648	; 0x670
    37b8:	e1a0000a 	mov	r0, sl
    37bc:	e2811008 	add	r1, r1, #8	; 0x8
    37c0:	ebfffb5e 	bl	2540 <__sprint>
    37c4:	e3500000 	cmp	r0, #0	; 0x0
    37c8:	1afffc60 	bne	2950 <.text+0x2950>
    37cc:	e28d8e61 	add	r8, sp, #1552	; 0x610
    37d0:	eafffbd9 	b	273c <_vfprintf_r+0x1bc>
    37d4:	e3510009 	cmp	r1, #9	; 0x9
    37d8:	928d4e5b 	addls	r4, sp, #1456	; 0x5b0
    37dc:	92844003 	addls	r4, r4, #3	; 0x3
    37e0:	958d401c 	strls	r4, [sp, #28]
    37e4:	9a00000d 	bls	3820 <.text+0x3820>
    37e8:	e28d0e5b 	add	r0, sp, #1456	; 0x5b0
    37ec:	e59fc1c4 	ldr	ip, [pc, #452]	; 39b8 <.text+0x39b8>
    37f0:	e2800004 	add	r0, r0, #4	; 0x4
    37f4:	e083219c 	umull	r2, r3, ip, r1
    37f8:	e1a031a3 	mov	r3, r3, lsr #3
    37fc:	e0832103 	add	r2, r3, r3, lsl #2
    3800:	e0412082 	sub	r2, r1, r2, lsl #1
    3804:	e2822030 	add	r2, r2, #48	; 0x30
    3808:	e3530009 	cmp	r3, #9	; 0x9
    380c:	e1a01003 	mov	r1, r3
    3810:	e5602001 	strb	r2, [r0, #-1]!
    3814:	8afffff6 	bhi	37f4 <.text+0x37f4>
    3818:	e2400001 	sub	r0, r0, #1	; 0x1
    381c:	e58d001c 	str	r0, [sp, #28]
    3820:	e59d401c 	ldr	r4, [sp, #28]
    3824:	e2813030 	add	r3, r1, #48	; 0x30
    3828:	e5c43000 	strb	r3, [r4]
    382c:	eafffc96 	b	2a8c <.text+0x2a8c>
    3830:	e59d1034 	ldr	r1, [sp, #52]
    3834:	e2417001 	sub	r7, r1, #1	; 0x1
    3838:	e3570000 	cmp	r7, #0	; 0x0
    383c:	daffffcf 	ble	3780 <.text+0x3780>
    3840:	e3570010 	cmp	r7, #16	; 0x10
    3844:	da000024 	ble	38dc <.text+0x38dc>
    3848:	e59f9184 	ldr	r9, [pc, #388]	; 39d4 <.text+0x39d4>
    384c:	ea000002 	b	385c <.text+0x385c>
    3850:	e2477010 	sub	r7, r7, #16	; 0x10
    3854:	e3570010 	cmp	r7, #16	; 0x10
    3858:	da000020 	ble	38e0 <.text+0x38e0>
    385c:	e2855001 	add	r5, r5, #1	; 0x1
    3860:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3864:	e2866010 	add	r6, r6, #16	; 0x10
    3868:	e3a03010 	mov	r3, #16	; 0x10
    386c:	e3550007 	cmp	r5, #7	; 0x7
    3870:	e5843004 	str	r3, [r4, #4]
    3874:	e5849000 	str	r9, [r4]
    3878:	e1a0000a 	mov	r0, sl
    387c:	e2811008 	add	r1, r1, #8	; 0x8
    3880:	e2844008 	add	r4, r4, #8	; 0x8
    3884:	e58d6680 	str	r6, [sp, #1664]
    3888:	e58d567c 	str	r5, [sp, #1660]
    388c:	daffffef 	ble	3850 <.text+0x3850>
    3890:	ebfffb2a 	bl	2540 <__sprint>
    3894:	e3500000 	cmp	r0, #0	; 0x0
    3898:	1afffc26 	bne	2938 <.text+0x2938>
    389c:	e59d6680 	ldr	r6, [sp, #1664]
    38a0:	e59d567c 	ldr	r5, [sp, #1660]
    38a4:	e28d4e61 	add	r4, sp, #1552	; 0x610
    38a8:	eaffffe8 	b	3850 <.text+0x3850>
    38ac:	e59d4054 	ldr	r4, [sp, #84]
    38b0:	e2143040 	ands	r3, r4, #64	; 0x40
    38b4:	15993000 	ldrne	r3, [r9]
    38b8:	05991000 	ldreq	r1, [r9]
    38bc:	11a03803 	movne	r3, r3, lsl #16
    38c0:	12899004 	addne	r9, r9, #4	; 0x4
    38c4:	02899004 	addeq	r9, r9, #4	; 0x4
    38c8:	11a01823 	movne	r1, r3, lsr #16
    38cc:	01a02003 	moveq	r2, r3
    38d0:	158d9050 	strne	r9, [sp, #80]
    38d4:	058d9050 	streq	r9, [sp, #80]
    38d8:	eafffc52 	b	2a28 <.text+0x2a28>
    38dc:	e59f90f0 	ldr	r9, [pc, #240]	; 39d4 <.text+0x39d4>
    38e0:	e2855001 	add	r5, r5, #1	; 0x1
    38e4:	e0866007 	add	r6, r6, r7
    38e8:	e3550007 	cmp	r5, #7	; 0x7
    38ec:	e5849000 	str	r9, [r4]
    38f0:	e5847004 	str	r7, [r4, #4]
    38f4:	e58d6680 	str	r6, [sp, #1664]
    38f8:	e58d567c 	str	r5, [sp, #1660]
    38fc:	daffff9e 	ble	377c <.text+0x377c>
    3900:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3904:	e1a0000a 	mov	r0, sl
    3908:	e2811008 	add	r1, r1, #8	; 0x8
    390c:	ebfffb0b 	bl	2540 <__sprint>
    3910:	e3500000 	cmp	r0, #0	; 0x0
    3914:	1afffc07 	bne	2938 <.text+0x2938>
    3918:	e59d6680 	ldr	r6, [sp, #1664]
    391c:	e59d567c 	ldr	r5, [sp, #1660]
    3920:	e28d4e61 	add	r4, sp, #1552	; 0x610
    3924:	eaffff95 	b	3780 <.text+0x3780>
    3928:	e28d1e67 	add	r1, sp, #1648	; 0x670
    392c:	e1a0000a 	mov	r0, sl
    3930:	e2811008 	add	r1, r1, #8	; 0x8
    3934:	ebfffb01 	bl	2540 <__sprint>
    3938:	e3500000 	cmp	r0, #0	; 0x0
    393c:	1afffbfd 	bne	2938 <.text+0x2938>
    3940:	e59d6680 	ldr	r6, [sp, #1664]
    3944:	e59d567c 	ldr	r5, [sp, #1660]
    3948:	e28d4e61 	add	r4, sp, #1552	; 0x610
    394c:	eaffff77 	b	3730 <.text+0x3730>
    3950:	e59d5054 	ldr	r5, [sp, #84]
    3954:	e3150001 	tst	r5, #1	; 0x1
    3958:	0afffd91 	beq	2fa4 <.text+0x2fa4>
    395c:	eaffff03 	b	3570 <.text+0x3570>
    3960:	e899000c 	ldmia	r9, {r2, r3}
    3964:	e2899008 	add	r9, r9, #8	; 0x8
    3968:	e58d2048 	str	r2, [sp, #72]
    396c:	e58d304c 	str	r3, [sp, #76]
    3970:	e58d9050 	str	r9, [sp, #80]
    3974:	eafffd02 	b	2d84 <.text+0x2d84>
    3978:	e2833020 	add	r3, r3, #32	; 0x20
    397c:	e5cd36af 	strb	r3, [sp, #1711]
    3980:	e59d2018 	ldr	r2, [sp, #24]
    3984:	e5d23000 	ldrb	r3, [r2]
    3988:	eafffb7a 	b	2778 <_vfprintf_r+0x1f8>
    398c:	e5993000 	ldr	r3, [r9]
    3990:	e1a03803 	mov	r3, r3, lsl #16
    3994:	e2899004 	add	r9, r9, #4	; 0x4
    3998:	e1a01823 	mov	r1, r3, lsr #16
    399c:	e3a02001 	mov	r2, #1	; 0x1
    39a0:	e58d9050 	str	r9, [sp, #80]
    39a4:	eafffc1f 	b	2a28 <.text+0x2a28>
    39a8:	0000abd0 	ldreqd	sl, [r0], -r0
    39ac:	0000abbc 	streqh	sl, [r0], -ip
    39b0:	0000abb0 	streqh	sl, [r0], -r0
    39b4:	0000ab9c 	muleq	r0, ip, fp
    39b8:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    39bc:	0000abf4 	streqd	sl, [r0], -r4
    39c0:	0000abec 	andeq	sl, r0, ip, ror #23
    39c4:	0000abb4 	streqh	sl, [r0], -r4
    39c8:	0000abf0 	streqd	sl, [r0], -r0
    39cc:	0000abf8 	streqd	sl, [r0], -r8
    39d0:	0000a5d9 	ldreqd	sl, [r0], -r9
    39d4:	0000a5c9 	andeq	sl, r0, r9, asr #11
    39d8:	0000abb8 	streqh	sl, [r0], -r8
    39dc:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    39e0:	e5993000 	ldr	r3, [r9]
    39e4:	e1a03803 	mov	r3, r3, lsl #16
    39e8:	e2899004 	add	r9, r9, #4	; 0x4
    39ec:	e1a01843 	mov	r1, r3, asr #16
    39f0:	e58d9050 	str	r9, [sp, #80]
    39f4:	eafffbe7 	b	2998 <.text+0x2998>
    39f8:	e5993000 	ldr	r3, [r9]
    39fc:	e1a03803 	mov	r3, r3, lsl #16
    3a00:	e2899004 	add	r9, r9, #4	; 0x4
    3a04:	e1a01823 	mov	r1, r3, lsr #16
    3a08:	e58d9050 	str	r9, [sp, #80]
    3a0c:	eafffca5 	b	2ca8 <.text+0x2ca8>
    3a10:	e5993000 	ldr	r3, [r9]
    3a14:	e2899004 	add	r9, r9, #4	; 0x4
    3a18:	e58d9050 	str	r9, [sp, #80]
    3a1c:	e59d4020 	ldr	r4, [sp, #32]
    3a20:	e59d9050 	ldr	r9, [sp, #80]
    3a24:	e5834000 	str	r4, [r3]
    3a28:	eafffb29 	b	26d4 <_vfprintf_r+0x154>
    3a2c:	e2855001 	add	r5, r5, #1	; 0x1
    3a30:	e59d101c 	ldr	r1, [sp, #28]
    3a34:	e086600c 	add	r6, r6, ip
    3a38:	e3550007 	cmp	r5, #7	; 0x7
    3a3c:	e8881002 	stmia	r8, {r1, ip}
    3a40:	e58d6680 	str	r6, [sp, #1664]
    3a44:	e58d567c 	str	r5, [sp, #1660]
    3a48:	d288c008 	addle	ip, r8, #8	; 0x8
    3a4c:	ca000197 	bgt	40b0 <.text+0x40b0>
    3a50:	e59d2034 	ldr	r2, [sp, #52]
    3a54:	e0624000 	rsb	r4, r2, r0
    3a58:	e3540000 	cmp	r4, #0	; 0x0
    3a5c:	da00004b 	ble	3b90 <.text+0x3b90>
    3a60:	e3540010 	cmp	r4, #16	; 0x10
    3a64:	da000036 	ble	3b44 <.text+0x3b44>
    3a68:	e59d567c 	ldr	r5, [sp, #1660]
    3a6c:	e51f90a0 	ldr	r9, [pc, #-160]	; 39d4 <.text+0x39d4>
    3a70:	ea000002 	b	3a80 <.text+0x3a80>
    3a74:	e2444010 	sub	r4, r4, #16	; 0x10
    3a78:	e3540010 	cmp	r4, #16	; 0x10
    3a7c:	da000032 	ble	3b4c <.text+0x3b4c>
    3a80:	e2855001 	add	r5, r5, #1	; 0x1
    3a84:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3a88:	e2866010 	add	r6, r6, #16	; 0x10
    3a8c:	e3a03010 	mov	r3, #16	; 0x10
    3a90:	e3550007 	cmp	r5, #7	; 0x7
    3a94:	e58c3004 	str	r3, [ip, #4]
    3a98:	e58c9000 	str	r9, [ip]
    3a9c:	e1a0000a 	mov	r0, sl
    3aa0:	e2811008 	add	r1, r1, #8	; 0x8
    3aa4:	e28cc008 	add	ip, ip, #8	; 0x8
    3aa8:	e58d6680 	str	r6, [sp, #1664]
    3aac:	e58d567c 	str	r5, [sp, #1660]
    3ab0:	daffffef 	ble	3a74 <.text+0x3a74>
    3ab4:	ebfffaa1 	bl	2540 <__sprint>
    3ab8:	e3500000 	cmp	r0, #0	; 0x0
    3abc:	1afffb9d 	bne	2938 <.text+0x2938>
    3ac0:	e59d6680 	ldr	r6, [sp, #1664]
    3ac4:	e59d567c 	ldr	r5, [sp, #1660]
    3ac8:	e28dce61 	add	ip, sp, #1552	; 0x610
    3acc:	eaffffe8 	b	3a74 <.text+0x3a74>
    3ad0:	e5993000 	ldr	r3, [r9]
    3ad4:	e28d5e45 	add	r5, sp, #1104	; 0x450
    3ad8:	e2899004 	add	r9, r9, #4	; 0x4
    3adc:	e3a0b001 	mov	fp, #1	; 0x1
    3ae0:	e2855008 	add	r5, r5, #8	; 0x8
    3ae4:	e5cd3458 	strb	r3, [sp, #1112]
    3ae8:	e58d9050 	str	r9, [sp, #80]
    3aec:	eafffc8e 	b	2d2c <.text+0x2d2c>
    3af0:	e3560000 	cmp	r6, #0	; 0x0
    3af4:	03a06001 	moveq	r6, #1	; 0x1
    3af8:	eafffc99 	b	2d64 <.text+0x2d64>
    3afc:	e3560000 	cmp	r6, #0	; 0x0
    3b00:	ba000187 	blt	4124 <.text+0x4124>
    3b04:	e59d001c 	ldr	r0, [sp, #28]
    3b08:	e1a01005 	mov	r1, r5
    3b0c:	e1a02006 	mov	r2, r6
    3b10:	eb000f1f 	bl	7794 <memchr>
    3b14:	e3500000 	cmp	r0, #0	; 0x0
    3b18:	0a0001f6 	beq	42f8 <.text+0x42f8>
    3b1c:	e59d201c 	ldr	r2, [sp, #28]
    3b20:	e062b000 	rsb	fp, r2, r0
    3b24:	e156000b 	cmp	r6, fp
    3b28:	ba00016c 	blt	40e0 <.text+0x40e0>
    3b2c:	e35b0000 	cmp	fp, #0	; 0x0
    3b30:	a1a0300b 	movge	r3, fp
    3b34:	b3a03000 	movlt	r3, #0	; 0x0
    3b38:	e58d303c 	str	r3, [sp, #60]
    3b3c:	e58d5038 	str	r5, [sp, #56]
    3b40:	eafffbdb 	b	2ab4 <.text+0x2ab4>
    3b44:	e59d567c 	ldr	r5, [sp, #1660]
    3b48:	e51f917c 	ldr	r9, [pc, #-380]	; 39d4 <.text+0x39d4>
    3b4c:	e2855001 	add	r5, r5, #1	; 0x1
    3b50:	e0866004 	add	r6, r6, r4
    3b54:	e3550007 	cmp	r5, #7	; 0x7
    3b58:	e58c9000 	str	r9, [ip]
    3b5c:	e58c4004 	str	r4, [ip, #4]
    3b60:	e58d6680 	str	r6, [sp, #1664]
    3b64:	e58d567c 	str	r5, [sp, #1660]
    3b68:	d28cc008 	addle	ip, ip, #8	; 0x8
    3b6c:	da000007 	ble	3b90 <.text+0x3b90>
    3b70:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3b74:	e1a0000a 	mov	r0, sl
    3b78:	e2811008 	add	r1, r1, #8	; 0x8
    3b7c:	ebfffa6f 	bl	2540 <__sprint>
    3b80:	e3500000 	cmp	r0, #0	; 0x0
    3b84:	1afffb6b 	bne	2938 <.text+0x2938>
    3b88:	e59d6680 	ldr	r6, [sp, #1664]
    3b8c:	e28dce61 	add	ip, sp, #1552	; 0x610
    3b90:	e59d3054 	ldr	r3, [sp, #84]
    3b94:	e3130001 	tst	r3, #1	; 0x1
    3b98:	0afffd01 	beq	2fa4 <.text+0x2fa4>
    3b9c:	e59d567c 	ldr	r5, [sp, #1660]
    3ba0:	e51f31ec 	ldr	r3, [pc, #-492]	; 39bc <.text+0x39bc>
    3ba4:	e2855001 	add	r5, r5, #1	; 0x1
    3ba8:	e2866001 	add	r6, r6, #1	; 0x1
    3bac:	e3a02001 	mov	r2, #1	; 0x1
    3bb0:	e3550007 	cmp	r5, #7	; 0x7
    3bb4:	e58c3000 	str	r3, [ip]
    3bb8:	e58c2004 	str	r2, [ip, #4]
    3bbc:	e58d6680 	str	r6, [sp, #1664]
    3bc0:	e58d567c 	str	r5, [sp, #1660]
    3bc4:	cafffebd 	bgt	36c0 <.text+0x36c0>
    3bc8:	e28cc008 	add	ip, ip, #8	; 0x8
    3bcc:	eafffcf4 	b	2fa4 <.text+0x2fa4>
    3bd0:	e28d0e5b 	add	r0, sp, #1456	; 0x5b0
    3bd4:	e2800004 	add	r0, r0, #4	; 0x4
    3bd8:	e59d5040 	ldr	r5, [sp, #64]
    3bdc:	e201300f 	and	r3, r1, #15	; 0xf
    3be0:	e7d52003 	ldrb	r2, [r5, r3]
    3be4:	e1b01221 	movs	r1, r1, lsr #4
    3be8:	e5602001 	strb	r2, [r0, #-1]!
    3bec:	1afffff9 	bne	3bd8 <.text+0x3bd8>
    3bf0:	e58d001c 	str	r0, [sp, #28]
    3bf4:	eafffba4 	b	2a8c <.text+0x2a8c>
    3bf8:	e59d567c 	ldr	r5, [sp, #1660]
    3bfc:	e51f9230 	ldr	r9, [pc, #-560]	; 39d4 <.text+0x39d4>
    3c00:	e2855001 	add	r5, r5, #1	; 0x1
    3c04:	e0866004 	add	r6, r6, r4
    3c08:	e3550007 	cmp	r5, #7	; 0x7
    3c0c:	e58c9000 	str	r9, [ip]
    3c10:	e58c4004 	str	r4, [ip, #4]
    3c14:	e58d6680 	str	r6, [sp, #1664]
    3c18:	e58d567c 	str	r5, [sp, #1660]
    3c1c:	cafffea7 	bgt	36c0 <.text+0x36c0>
    3c20:	e28cc008 	add	ip, ip, #8	; 0x8
    3c24:	eafffcde 	b	2fa4 <.text+0x2fa4>
    3c28:	e59d3054 	ldr	r3, [sp, #84]
    3c2c:	e3130001 	tst	r3, #1	; 0x1
    3c30:	1afffeae 	bne	36f0 <.text+0x36f0>
    3c34:	e2855001 	add	r5, r5, #1	; 0x1
    3c38:	e59d201c 	ldr	r2, [sp, #28]
    3c3c:	e2866001 	add	r6, r6, #1	; 0x1
    3c40:	e3550007 	cmp	r5, #7	; 0x7
    3c44:	e3a03001 	mov	r3, #1	; 0x1
    3c48:	e888000c 	stmia	r8, {r2, r3}
    3c4c:	e58d6680 	str	r6, [sp, #1664]
    3c50:	e58d567c 	str	r5, [sp, #1660]
    3c54:	d2884008 	addle	r4, r8, #8	; 0x8
    3c58:	dafffec8 	ble	3780 <.text+0x3780>
    3c5c:	eaffff27 	b	3900 <.text+0x3900>
    3c60:	e51f9294 	ldr	r9, [pc, #-660]	; 39d4 <.text+0x39d4>
    3c64:	eafffcb0 	b	2f2c <.text+0x2f2c>
    3c68:	e3a04003 	mov	r4, #3	; 0x3
    3c6c:	e51f52b4 	ldr	r5, [pc, #-692]	; 39c0 <.text+0x39c0>
    3c70:	e3a0c000 	mov	ip, #0	; 0x0
    3c74:	e1a0b004 	mov	fp, r4
    3c78:	e58d403c 	str	r4, [sp, #60]
    3c7c:	e58d501c 	str	r5, [sp, #28]
    3c80:	e58dc038 	str	ip, [sp, #56]
    3c84:	eafffb8a 	b	2ab4 <.text+0x2ab4>
    3c88:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3c8c:	e1a0000a 	mov	r0, sl
    3c90:	e2811008 	add	r1, r1, #8	; 0x8
    3c94:	ebfffa29 	bl	2540 <__sprint>
    3c98:	e3500000 	cmp	r0, #0	; 0x0
    3c9c:	1afffb25 	bne	2938 <.text+0x2938>
    3ca0:	e59d6680 	ldr	r6, [sp, #1664]
    3ca4:	e28dce61 	add	ip, sp, #1552	; 0x610
    3ca8:	eafffe2c 	b	3560 <.text+0x3560>
    3cac:	e28d0048 	add	r0, sp, #72	; 0x48
    3cb0:	e8900003 	ldmia	r0, {r0, r1}
    3cb4:	eb0013e7 	bl	8c58 <isnan>
    3cb8:	e3500000 	cmp	r0, #0	; 0x0
    3cbc:	0a000059 	beq	3e28 <.text+0x3e28>
    3cc0:	e2473045 	sub	r3, r7, #69	; 0x45
    3cc4:	e3530002 	cmp	r3, #2	; 0x2
    3cc8:	8a00011e 	bhi	4148 <.text+0x4148>
    3ccc:	e3a0c003 	mov	ip, #3	; 0x3
    3cd0:	e51f1314 	ldr	r1, [pc, #-788]	; 39c4 <.text+0x39c4>
    3cd4:	e1a0b00c 	mov	fp, ip
    3cd8:	e58dc03c 	str	ip, [sp, #60]
    3cdc:	e58d101c 	str	r1, [sp, #28]
    3ce0:	e58d4038 	str	r4, [sp, #56]
    3ce4:	eafffb72 	b	2ab4 <.text+0x2ab4>
    3ce8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3cec:	e1a0000a 	mov	r0, sl
    3cf0:	e2811008 	add	r1, r1, #8	; 0x8
    3cf4:	ebfffa11 	bl	2540 <__sprint>
    3cf8:	e3500000 	cmp	r0, #0	; 0x0
    3cfc:	1afffb0d 	bne	2938 <.text+0x2938>
    3d00:	e59d6680 	ldr	r6, [sp, #1664]
    3d04:	e28dce61 	add	ip, sp, #1552	; 0x610
    3d08:	eafffe24 	b	35a0 <.text+0x35a0>
    3d0c:	e59d6680 	ldr	r6, [sp, #1664]
    3d10:	e59d567c 	ldr	r5, [sp, #1660]
    3d14:	e51f934c 	ldr	r9, [pc, #-844]	; 39d0 <.text+0x39d0>
    3d18:	eafffb93 	b	2b6c <.text+0x2b6c>
    3d1c:	e2855001 	add	r5, r5, #1	; 0x1
    3d20:	e51f3360 	ldr	r3, [pc, #-864]	; 39c8 <.text+0x39c8>
    3d24:	e3550007 	cmp	r5, #7	; 0x7
    3d28:	e2866001 	add	r6, r6, #1	; 0x1
    3d2c:	e3a02001 	mov	r2, #1	; 0x1
    3d30:	e5883000 	str	r3, [r8]
    3d34:	e5882004 	str	r2, [r8, #4]
    3d38:	e58d6680 	str	r6, [sp, #1664]
    3d3c:	e58d567c 	str	r5, [sp, #1660]
    3d40:	d288c008 	addle	ip, r8, #8	; 0x8
    3d44:	ca0000ec 	bgt	40fc <.text+0x40fc>
    3d48:	e3500000 	cmp	r0, #0	; 0x0
    3d4c:	1a000002 	bne	3d5c <.text+0x3d5c>
    3d50:	e59d2034 	ldr	r2, [sp, #52]
    3d54:	e3520000 	cmp	r2, #0	; 0x0
    3d58:	0afffc91 	beq	2fa4 <.text+0x2fa4>
    3d5c:	e59d567c 	ldr	r5, [sp, #1660]
    3d60:	e3a03001 	mov	r3, #1	; 0x1
    3d64:	e2855001 	add	r5, r5, #1	; 0x1
    3d68:	e58c3004 	str	r3, [ip, #4]
    3d6c:	e59d3028 	ldr	r3, [sp, #40]
    3d70:	e2866001 	add	r6, r6, #1	; 0x1
    3d74:	e3550007 	cmp	r5, #7	; 0x7
    3d78:	e58c3000 	str	r3, [ip]
    3d7c:	e58d6680 	str	r6, [sp, #1664]
    3d80:	e58d567c 	str	r5, [sp, #1660]
    3d84:	d28c2008 	addle	r2, ip, #8	; 0x8
    3d88:	ca00014f 	bgt	42cc <.text+0x42cc>
    3d8c:	e2604000 	rsb	r4, r0, #0	; 0x0
    3d90:	e3540000 	cmp	r4, #0	; 0x0
    3d94:	da0000a3 	ble	4028 <.text+0x4028>
    3d98:	e3540010 	cmp	r4, #16	; 0x10
    3d9c:	da00008e 	ble	3fdc <.text+0x3fdc>
    3da0:	e51f93d4 	ldr	r9, [pc, #-980]	; 39d4 <.text+0x39d4>
    3da4:	ea000002 	b	3db4 <.text+0x3db4>
    3da8:	e2444010 	sub	r4, r4, #16	; 0x10
    3dac:	e3540010 	cmp	r4, #16	; 0x10
    3db0:	da00008a 	ble	3fe0 <.text+0x3fe0>
    3db4:	e2855001 	add	r5, r5, #1	; 0x1
    3db8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3dbc:	e2866010 	add	r6, r6, #16	; 0x10
    3dc0:	e3a03010 	mov	r3, #16	; 0x10
    3dc4:	e3550007 	cmp	r5, #7	; 0x7
    3dc8:	e5823004 	str	r3, [r2, #4]
    3dcc:	e5829000 	str	r9, [r2]
    3dd0:	e1a0000a 	mov	r0, sl
    3dd4:	e2811008 	add	r1, r1, #8	; 0x8
    3dd8:	e2822008 	add	r2, r2, #8	; 0x8
    3ddc:	e58d6680 	str	r6, [sp, #1664]
    3de0:	e58d567c 	str	r5, [sp, #1660]
    3de4:	daffffef 	ble	3da8 <.text+0x3da8>
    3de8:	ebfff9d4 	bl	2540 <__sprint>
    3dec:	e3500000 	cmp	r0, #0	; 0x0
    3df0:	1afffad0 	bne	2938 <.text+0x2938>
    3df4:	e59d6680 	ldr	r6, [sp, #1664]
    3df8:	e59d567c 	ldr	r5, [sp, #1660]
    3dfc:	e28d2e61 	add	r2, sp, #1552	; 0x610
    3e00:	eaffffe8 	b	3da8 <.text+0x3da8>
    3e04:	e3a03006 	mov	r3, #6	; 0x6
    3e08:	e51f4444 	ldr	r4, [pc, #-1092]	; 39cc <.text+0x39cc>
    3e0c:	e1a0b003 	mov	fp, r3
    3e10:	e58d303c 	str	r3, [sp, #60]
    3e14:	e58d401c 	str	r4, [sp, #28]
    3e18:	eafffc03 	b	2e2c <.text+0x2e2c>
    3e1c:	e59d567c 	ldr	r5, [sp, #1660]
    3e20:	e51f9458 	ldr	r9, [pc, #-1112]	; 39d0 <.text+0x39d0>
    3e24:	eafffc84 	b	303c <.text+0x303c>
    3e28:	e59d4054 	ldr	r4, [sp, #84]
    3e2c:	e3570066 	cmp	r7, #102	; 0x66
    3e30:	e3844c01 	orr	r4, r4, #256	; 0x100
    3e34:	e58d4054 	str	r4, [sp, #84]
    3e38:	01a0b006 	moveq	fp, r6
    3e3c:	03a02003 	moveq	r2, #3	; 0x3
    3e40:	0a000005 	beq	3e5c <.text+0x3e5c>
    3e44:	e3570045 	cmp	r7, #69	; 0x45
    3e48:	13570065 	cmpne	r7, #101	; 0x65
    3e4c:	11a0b006 	movne	fp, r6
    3e50:	13a02002 	movne	r2, #2	; 0x2
    3e54:	0286b001 	addeq	fp, r6, #1	; 0x1
    3e58:	03a02002 	moveq	r2, #2	; 0x2
    3e5c:	e28d3048 	add	r3, sp, #72	; 0x48
    3e60:	e8930018 	ldmia	r3, {r3, r4}
    3e64:	e3530000 	cmp	r3, #0	; 0x0
    3e68:	a3a0c000 	movge	ip, #0	; 0x0
    3e6c:	b3a0c02d 	movlt	ip, #45	; 0x2d
    3e70:	b59d1048 	ldrlt	r1, [sp, #72]
    3e74:	b59d304c 	ldrlt	r3, [sp, #76]
    3e78:	a58dc02c 	strge	ip, [sp, #44]
    3e7c:	b58dc02c 	strlt	ip, [sp, #44]
    3e80:	e28dce6a 	add	ip, sp, #1696	; 0x6a0
    3e84:	e28cc008 	add	ip, ip, #8	; 0x8
    3e88:	a1a05004 	movge	r5, r4
    3e8c:	b1a05003 	movlt	r5, r3
    3e90:	a1a04003 	movge	r4, r3
    3e94:	b2814102 	addlt	r4, r1, #-2147483648	; 0x80000000
    3e98:	e58dc004 	str	ip, [sp, #4]
    3e9c:	e28dce69 	add	ip, sp, #1680	; 0x690
    3ea0:	e1a03002 	mov	r3, r2
    3ea4:	e28dee6a 	add	lr, sp, #1696	; 0x6a0
    3ea8:	e28cc00c 	add	ip, ip, #12	; 0xc
    3eac:	e59d0010 	ldr	r0, [sp, #16]
    3eb0:	e1a01004 	mov	r1, r4
    3eb4:	e1a02005 	mov	r2, r5
    3eb8:	e58de008 	str	lr, [sp, #8]
    3ebc:	e58dc00c 	str	ip, [sp, #12]
    3ec0:	e58db000 	str	fp, [sp]
    3ec4:	eb0003c5 	bl	4de0 <_dtoa_r>
    3ec8:	e3570067 	cmp	r7, #103	; 0x67
    3ecc:	13570047 	cmpne	r7, #71	; 0x47
    3ed0:	e58d001c 	str	r0, [sp, #28]
    3ed4:	1a000003 	bne	3ee8 <.text+0x3ee8>
    3ed8:	e59d1054 	ldr	r1, [sp, #84]
    3edc:	e3110001 	tst	r1, #1	; 0x1
    3ee0:	059d269c 	ldreq	r2, [sp, #1692]
    3ee4:	0a000019 	beq	3f50 <.text+0x3f50>
    3ee8:	e59d201c 	ldr	r2, [sp, #28]
    3eec:	e3570066 	cmp	r7, #102	; 0x66
    3ef0:	e082900b 	add	r9, r2, fp
    3ef4:	0a00012d 	beq	43b0 <.text+0x43b0>
    3ef8:	e3a02000 	mov	r2, #0	; 0x0
    3efc:	e1a00004 	mov	r0, r4
    3f00:	e1a01005 	mov	r1, r5
    3f04:	e3a03000 	mov	r3, #0	; 0x0
    3f08:	eb001712 	bl	9b58 <__eqdf2>
    3f0c:	e3500000 	cmp	r0, #0	; 0x0
    3f10:	01a02009 	moveq	r2, r9
    3f14:	058d269c 	streq	r2, [sp, #1692]
    3f18:	0a00000c 	beq	3f50 <.text+0x3f50>
    3f1c:	e59d269c 	ldr	r2, [sp, #1692]
    3f20:	e1590002 	cmp	r9, r2
    3f24:	9a000009 	bls	3f50 <.text+0x3f50>
    3f28:	e0623009 	rsb	r3, r2, r9
    3f2c:	e0833002 	add	r3, r3, r2
    3f30:	e2821001 	add	r1, r2, #1	; 0x1
    3f34:	e3a00030 	mov	r0, #48	; 0x30
    3f38:	e1510003 	cmp	r1, r3
    3f3c:	e5410001 	strb	r0, [r1, #-1]
    3f40:	e1a02001 	mov	r2, r1
    3f44:	e58d169c 	str	r1, [sp, #1692]
    3f48:	e2811001 	add	r1, r1, #1	; 0x1
    3f4c:	1afffff9 	bne	3f38 <.text+0x3f38>
    3f50:	e59d401c 	ldr	r4, [sp, #28]
    3f54:	e3570067 	cmp	r7, #103	; 0x67
    3f58:	13a03000 	movne	r3, #0	; 0x0
    3f5c:	03a03001 	moveq	r3, #1	; 0x1
    3f60:	e3570067 	cmp	r7, #103	; 0x67
    3f64:	13570047 	cmpne	r7, #71	; 0x47
    3f68:	e0645002 	rsb	r5, r4, r2
    3f6c:	1a000082 	bne	417c <.text+0x417c>
    3f70:	e59d06a8 	ldr	r0, [sp, #1704]
    3f74:	e3700004 	cmn	r0, #4	; 0x4
    3f78:	da0000bd 	ble	4274 <.text+0x4274>
    3f7c:	e1560000 	cmp	r6, r0
    3f80:	a3a07067 	movge	r7, #103	; 0x67
    3f84:	ba0000ba 	blt	4274 <.text+0x4274>
    3f88:	e1550000 	cmp	r5, r0
    3f8c:	e1a0b000 	mov	fp, r0
    3f90:	ca0000fd 	bgt	438c <.text+0x438c>
    3f94:	e59d1054 	ldr	r1, [sp, #84]
    3f98:	e3110001 	tst	r1, #1	; 0x1
    3f9c:	1280b001 	addne	fp, r0, #1	; 0x1
    3fa0:	1a0000f4 	bne	4378 <.text+0x4378>
    3fa4:	e35b0000 	cmp	fp, #0	; 0x0
    3fa8:	a1a0200b 	movge	r2, fp
    3fac:	b3a02000 	movlt	r2, #0	; 0x0
    3fb0:	e58d203c 	str	r2, [sp, #60]
    3fb4:	e59dc02c 	ldr	ip, [sp, #44]
    3fb8:	e35c0000 	cmp	ip, #0	; 0x0
    3fbc:	1a000068 	bne	4164 <.text+0x4164>
    3fc0:	e35b0000 	cmp	fp, #0	; 0x0
    3fc4:	a1a0100b 	movge	r1, fp
    3fc8:	b3a01000 	movlt	r1, #0	; 0x0
    3fcc:	e58d103c 	str	r1, [sp, #60]
    3fd0:	e58d5034 	str	r5, [sp, #52]
    3fd4:	e58dc038 	str	ip, [sp, #56]
    3fd8:	eafffab5 	b	2ab4 <.text+0x2ab4>
    3fdc:	e51f9610 	ldr	r9, [pc, #-1552]	; 39d4 <.text+0x39d4>
    3fe0:	e2855001 	add	r5, r5, #1	; 0x1
    3fe4:	e0866004 	add	r6, r6, r4
    3fe8:	e3550007 	cmp	r5, #7	; 0x7
    3fec:	e5829000 	str	r9, [r2]
    3ff0:	e5824004 	str	r4, [r2, #4]
    3ff4:	e58d6680 	str	r6, [sp, #1664]
    3ff8:	e58d567c 	str	r5, [sp, #1660]
    3ffc:	d2822008 	addle	r2, r2, #8	; 0x8
    4000:	da000008 	ble	4028 <.text+0x4028>
    4004:	e28d1e67 	add	r1, sp, #1648	; 0x670
    4008:	e1a0000a 	mov	r0, sl
    400c:	e2811008 	add	r1, r1, #8	; 0x8
    4010:	ebfff94a 	bl	2540 <__sprint>
    4014:	e3500000 	cmp	r0, #0	; 0x0
    4018:	1afffa46 	bne	2938 <.text+0x2938>
    401c:	e59d6680 	ldr	r6, [sp, #1664]
    4020:	e59d567c 	ldr	r5, [sp, #1660]
    4024:	e28d2e61 	add	r2, sp, #1552	; 0x610
    4028:	e59d4034 	ldr	r4, [sp, #52]
    402c:	e2855001 	add	r5, r5, #1	; 0x1
    4030:	e59d801c 	ldr	r8, [sp, #28]
    4034:	e3550007 	cmp	r5, #7	; 0x7
    4038:	e0866004 	add	r6, r6, r4
    403c:	e5828000 	str	r8, [r2]
    4040:	e5824004 	str	r4, [r2, #4]
    4044:	e58d6680 	str	r6, [sp, #1664]
    4048:	e58d567c 	str	r5, [sp, #1660]
    404c:	d282c008 	addle	ip, r2, #8	; 0x8
    4050:	dafffbd3 	ble	2fa4 <.text+0x2fa4>
    4054:	eafffd99 	b	36c0 <.text+0x36c0>
    4058:	e28d1e67 	add	r1, sp, #1648	; 0x670
    405c:	e1a0000a 	mov	r0, sl
    4060:	e2811008 	add	r1, r1, #8	; 0x8
    4064:	ebfff935 	bl	2540 <__sprint>
    4068:	e3500000 	cmp	r0, #0	; 0x0
    406c:	1afffa31 	bne	2938 <.text+0x2938>
    4070:	e59d6680 	ldr	r6, [sp, #1664]
    4074:	e59d567c 	ldr	r5, [sp, #1660]
    4078:	e59d06a8 	ldr	r0, [sp, #1704]
    407c:	e28dce61 	add	ip, sp, #1552	; 0x610
    4080:	eafffd82 	b	3690 <.text+0x3690>
    4084:	e28d1e67 	add	r1, sp, #1648	; 0x670
    4088:	e1a0000a 	mov	r0, sl
    408c:	e2811008 	add	r1, r1, #8	; 0x8
    4090:	ebfff92a 	bl	2540 <__sprint>
    4094:	e3500000 	cmp	r0, #0	; 0x0
    4098:	1afffa26 	bne	2938 <.text+0x2938>
    409c:	e59d6680 	ldr	r6, [sp, #1664]
    40a0:	e59d567c 	ldr	r5, [sp, #1660]
    40a4:	e59d06a8 	ldr	r0, [sp, #1704]
    40a8:	e28d1e61 	add	r1, sp, #1552	; 0x610
    40ac:	eafffd6b 	b	3660 <.text+0x3660>
    40b0:	e28d1e67 	add	r1, sp, #1648	; 0x670
    40b4:	e1a0000a 	mov	r0, sl
    40b8:	e2811008 	add	r1, r1, #8	; 0x8
    40bc:	ebfff91f 	bl	2540 <__sprint>
    40c0:	e3500000 	cmp	r0, #0	; 0x0
    40c4:	1afffa1b 	bne	2938 <.text+0x2938>
    40c8:	e59d6680 	ldr	r6, [sp, #1664]
    40cc:	e59d06a8 	ldr	r0, [sp, #1704]
    40d0:	e28dce61 	add	ip, sp, #1552	; 0x610
    40d4:	eafffe5d 	b	3a50 <.text+0x3a50>
    40d8:	e51f970c 	ldr	r9, [pc, #-1804]	; 39d4 <.text+0x39d4>
    40dc:	eafffce9 	b	3488 <.text+0x3488>
    40e0:	e3560000 	cmp	r6, #0	; 0x0
    40e4:	a1a04006 	movge	r4, r6
    40e8:	b3a04000 	movlt	r4, #0	; 0x0
    40ec:	e1a0b006 	mov	fp, r6
    40f0:	e58d403c 	str	r4, [sp, #60]
    40f4:	e58d5038 	str	r5, [sp, #56]
    40f8:	eafffa6d 	b	2ab4 <.text+0x2ab4>
    40fc:	e28d1e67 	add	r1, sp, #1648	; 0x670
    4100:	e1a0000a 	mov	r0, sl
    4104:	e2811008 	add	r1, r1, #8	; 0x8
    4108:	ebfff90c 	bl	2540 <__sprint>
    410c:	e3500000 	cmp	r0, #0	; 0x0
    4110:	1afffa08 	bne	2938 <.text+0x2938>
    4114:	e59d6680 	ldr	r6, [sp, #1664]
    4118:	e59d06a8 	ldr	r0, [sp, #1704]
    411c:	e28dce61 	add	ip, sp, #1552	; 0x610
    4120:	eaffff08 	b	3d48 <.text+0x3d48>
    4124:	e59d001c 	ldr	r0, [sp, #28]
    4128:	ebfff82c 	bl	21e0 <strlen>
    412c:	e3500000 	cmp	r0, #0	; 0x0
    4130:	a1a0c000 	movge	ip, r0
    4134:	b3a0c000 	movlt	ip, #0	; 0x0
    4138:	e1a0b000 	mov	fp, r0
    413c:	e58dc03c 	str	ip, [sp, #60]
    4140:	e58d5038 	str	r5, [sp, #56]
    4144:	eafffa5a 	b	2ab4 <.text+0x2ab4>
    4148:	e3a02003 	mov	r2, #3	; 0x3
    414c:	e51f377c 	ldr	r3, [pc, #-1916]	; 39d8 <.text+0x39d8>
    4150:	e1a0b002 	mov	fp, r2
    4154:	e58d203c 	str	r2, [sp, #60]
    4158:	e58d301c 	str	r3, [sp, #28]
    415c:	e58d4038 	str	r4, [sp, #56]
    4160:	eafffa53 	b	2ab4 <.text+0x2ab4>
    4164:	e3a02000 	mov	r2, #0	; 0x0
    4168:	e3a0302d 	mov	r3, #45	; 0x2d
    416c:	e58d5034 	str	r5, [sp, #52]
    4170:	e58d2038 	str	r2, [sp, #56]
    4174:	e5cd36af 	strb	r3, [sp, #1711]
    4178:	eafffa50 	b	2ac0 <.text+0x2ac0>
    417c:	e3570065 	cmp	r7, #101	; 0x65
    4180:	ca000069 	bgt	432c <.text+0x432c>
    4184:	e59d06a8 	ldr	r0, [sp, #1704]
    4188:	e20730ff 	and	r3, r7, #255	; 0xff
    418c:	e2400001 	sub	r0, r0, #1	; 0x1
    4190:	e3500000 	cmp	r0, #0	; 0x0
    4194:	e5cd3695 	strb	r3, [sp, #1685]
    4198:	e1a0c000 	mov	ip, r0
    419c:	b3a0302d 	movlt	r3, #45	; 0x2d
    41a0:	a3a0302b 	movge	r3, #43	; 0x2b
    41a4:	b260c000 	rsblt	ip, r0, #0	; 0x0
    41a8:	b5cd3696 	strltb	r3, [sp, #1686]
    41ac:	a5cd3696 	strgeb	r3, [sp, #1686]
    41b0:	e35c0009 	cmp	ip, #9	; 0x9
    41b4:	d28c2030 	addle	r2, ip, #48	; 0x30
    41b8:	d5cd2698 	strleb	r2, [sp, #1688]
    41bc:	d3a03030 	movle	r3, #48	; 0x30
    41c0:	d28d2e69 	addle	r2, sp, #1680	; 0x690
    41c4:	e58d06a8 	str	r0, [sp, #1704]
    41c8:	d5cd3697 	strleb	r3, [sp, #1687]
    41cc:	d2822009 	addle	r2, r2, #9	; 0x9
    41d0:	da00001a 	ble	4240 <.text+0x4240>
    41d4:	e28d4e67 	add	r4, sp, #1648	; 0x670
    41d8:	e2844008 	add	r4, r4, #8	; 0x8
    41dc:	e51f0808 	ldr	r0, [pc, #-2056]	; 39dc <.text+0x39dc>
    41e0:	e1a0e004 	mov	lr, r4
    41e4:	e0c31c90 	smull	r1, r3, r0, ip
    41e8:	e1a02fcc 	mov	r2, ip, asr #31
    41ec:	e0622143 	rsb	r2, r2, r3, asr #2
    41f0:	e0821102 	add	r1, r2, r2, lsl #2
    41f4:	e04c1081 	sub	r1, ip, r1, lsl #1
    41f8:	e2811030 	add	r1, r1, #48	; 0x30
    41fc:	e3520009 	cmp	r2, #9	; 0x9
    4200:	e1a0c002 	mov	ip, r2
    4204:	e56e1001 	strb	r1, [lr, #-1]!
    4208:	cafffff5 	bgt	41e4 <.text+0x41e4>
    420c:	e24e0001 	sub	r0, lr, #1	; 0x1
    4210:	e1500004 	cmp	r0, r4
    4214:	e2823030 	add	r3, r2, #48	; 0x30
    4218:	228d2e69 	addcs	r2, sp, #1680	; 0x690
    421c:	e54e3001 	strb	r3, [lr, #-1]
    4220:	22822007 	addcs	r2, r2, #7	; 0x7
    4224:	2a000005 	bcs	4240 <.text+0x4240>
    4228:	e28d2e69 	add	r2, sp, #1680	; 0x690
    422c:	e2822007 	add	r2, r2, #7	; 0x7
    4230:	e4d03001 	ldrb	r3, [r0], #1
    4234:	e1500004 	cmp	r0, r4
    4238:	e4c23001 	strb	r3, [r2], #1
    423c:	3afffffb 	bcc	4230 <.text+0x4230>
    4240:	e28d3e69 	add	r3, sp, #1680	; 0x690
    4244:	e2833005 	add	r3, r3, #5	; 0x5
    4248:	e0632002 	rsb	r2, r3, r2
    424c:	e3550001 	cmp	r5, #1	; 0x1
    4250:	e58d2030 	str	r2, [sp, #48]
    4254:	e085b002 	add	fp, r5, r2
    4258:	da000043 	ble	436c <.text+0x436c>
    425c:	e28bb001 	add	fp, fp, #1	; 0x1
    4260:	e35b0000 	cmp	fp, #0	; 0x0
    4264:	a1a0400b 	movge	r4, fp
    4268:	b3a04000 	movlt	r4, #0	; 0x0
    426c:	e58d403c 	str	r4, [sp, #60]
    4270:	eaffff4f 	b	3fb4 <.text+0x3fb4>
    4274:	e3530000 	cmp	r3, #0	; 0x0
    4278:	13a03065 	movne	r3, #101	; 0x65
    427c:	11a07003 	movne	r7, r3
    4280:	03a03045 	moveq	r3, #69	; 0x45
    4284:	01a07003 	moveq	r7, r3
    4288:	eaffffbf 	b	418c <.text+0x418c>
    428c:	e3a01000 	mov	r1, #0	; 0x0
    4290:	e28d2e6a 	add	r2, sp, #1696	; 0x6a0
    4294:	e59d0010 	ldr	r0, [sp, #16]
    4298:	e2822004 	add	r2, r2, #4	; 0x4
    429c:	e1a03001 	mov	r3, r1
    42a0:	e58d9000 	str	r9, [sp]
    42a4:	eb0000a7 	bl	4548 <_wcsrtombs_r>
    42a8:	e3700001 	cmn	r0, #1	; 0x1
    42ac:	e1a0b000 	mov	fp, r0
    42b0:	159d401c 	ldrne	r4, [sp, #28]
    42b4:	158d46a4 	strne	r4, [sp, #1700]
    42b8:	1afffbc4 	bne	31d0 <.text+0x31d0>
    42bc:	e1da30bc 	ldrh	r3, [sl, #12]
    42c0:	e3833040 	orr	r3, r3, #64	; 0x40
    42c4:	e1ca30bc 	strh	r3, [sl, #12]
    42c8:	eafff9a0 	b	2950 <.text+0x2950>
    42cc:	e28d1e67 	add	r1, sp, #1648	; 0x670
    42d0:	e1a0000a 	mov	r0, sl
    42d4:	e2811008 	add	r1, r1, #8	; 0x8
    42d8:	ebfff898 	bl	2540 <__sprint>
    42dc:	e3500000 	cmp	r0, #0	; 0x0
    42e0:	1afff994 	bne	2938 <.text+0x2938>
    42e4:	e59d6680 	ldr	r6, [sp, #1664]
    42e8:	e59d567c 	ldr	r5, [sp, #1660]
    42ec:	e59d06a8 	ldr	r0, [sp, #1704]
    42f0:	e28d2e61 	add	r2, sp, #1552	; 0x610
    42f4:	eafffea4 	b	3d8c <.text+0x3d8c>
    42f8:	e3560000 	cmp	r6, #0	; 0x0
    42fc:	a1a01006 	movge	r1, r6
    4300:	b3a01000 	movlt	r1, #0	; 0x0
    4304:	e1a0b006 	mov	fp, r6
    4308:	e58d103c 	str	r1, [sp, #60]
    430c:	e58d0038 	str	r0, [sp, #56]
    4310:	eafff9e7 	b	2ab4 <.text+0x2ab4>
    4314:	e59d3680 	ldr	r3, [sp, #1664]
    4318:	e3530000 	cmp	r3, #0	; 0x0
    431c:	1a000031 	bne	43e8 <.text+0x43e8>
    4320:	e3a03000 	mov	r3, #0	; 0x0
    4324:	e58d367c 	str	r3, [sp, #1660]
    4328:	eafff988 	b	2950 <.text+0x2950>
    432c:	e3570066 	cmp	r7, #102	; 0x66
    4330:	159d06a8 	ldrne	r0, [sp, #1704]
    4334:	1affff13 	bne	3f88 <.text+0x3f88>
    4338:	e59db6a8 	ldr	fp, [sp, #1704]
    433c:	e35b0000 	cmp	fp, #0	; 0x0
    4340:	da00003e 	ble	4440 <.text+0x4440>
    4344:	e3560000 	cmp	r6, #0	; 0x0
    4348:	1a00002d 	bne	4404 <.text+0x4404>
    434c:	e59dc054 	ldr	ip, [sp, #84]
    4350:	e31c0001 	tst	ip, #1	; 0x1
    4354:	1a00002a 	bne	4404 <.text+0x4404>
    4358:	e35b0000 	cmp	fp, #0	; 0x0
    435c:	a1a0100b 	movge	r1, fp
    4360:	b3a01000 	movlt	r1, #0	; 0x0
    4364:	e58d103c 	str	r1, [sp, #60]
    4368:	eaffff11 	b	3fb4 <.text+0x3fb4>
    436c:	e59d2054 	ldr	r2, [sp, #84]
    4370:	e3120001 	tst	r2, #1	; 0x1
    4374:	1affffb8 	bne	425c <.text+0x425c>
    4378:	e35b0000 	cmp	fp, #0	; 0x0
    437c:	a1a0300b 	movge	r3, fp
    4380:	b3a03000 	movlt	r3, #0	; 0x0
    4384:	e58d303c 	str	r3, [sp, #60]
    4388:	eaffff09 	b	3fb4 <.text+0x3fb4>
    438c:	e3500000 	cmp	r0, #0	; 0x0
    4390:	c3a00001 	movgt	r0, #1	; 0x1
    4394:	d26b0002 	rsble	r0, fp, #2	; 0x2
    4398:	e080b005 	add	fp, r0, r5
    439c:	e35b0000 	cmp	fp, #0	; 0x0
    43a0:	a1a0400b 	movge	r4, fp
    43a4:	b3a04000 	movlt	r4, #0	; 0x0
    43a8:	e58d403c 	str	r4, [sp, #60]
    43ac:	eaffff00 	b	3fb4 <.text+0x3fb4>
    43b0:	e5d23000 	ldrb	r3, [r2]
    43b4:	e3530030 	cmp	r3, #48	; 0x30
    43b8:	1a000007 	bne	43dc <.text+0x43dc>
    43bc:	e1a00004 	mov	r0, r4
    43c0:	e1a01005 	mov	r1, r5
    43c4:	e3a02000 	mov	r2, #0	; 0x0
    43c8:	e3a03000 	mov	r3, #0	; 0x0
    43cc:	eb001603 	bl	9be0 <__nedf2>
    43d0:	e3500000 	cmp	r0, #0	; 0x0
    43d4:	126b0001 	rsbne	r0, fp, #1	; 0x1
    43d8:	158d06a8 	strne	r0, [sp, #1704]
    43dc:	e59d06a8 	ldr	r0, [sp, #1704]
    43e0:	e0899000 	add	r9, r9, r0
    43e4:	eafffec3 	b	3ef8 <.text+0x3ef8>
    43e8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    43ec:	e1a0000a 	mov	r0, sl
    43f0:	e2811008 	add	r1, r1, #8	; 0x8
    43f4:	ebfff851 	bl	2540 <__sprint>
    43f8:	e3500000 	cmp	r0, #0	; 0x0
    43fc:	1afff953 	bne	2950 <.text+0x2950>
    4400:	eaffffc6 	b	4320 <.text+0x4320>
    4404:	e28b3001 	add	r3, fp, #1	; 0x1
    4408:	e086b003 	add	fp, r6, r3
    440c:	e35b0000 	cmp	fp, #0	; 0x0
    4410:	a1a0200b 	movge	r2, fp
    4414:	b3a02000 	movlt	r2, #0	; 0x0
    4418:	e58d203c 	str	r2, [sp, #60]
    441c:	eafffee4 	b	3fb4 <.text+0x3fb4>
    4420:	e5996000 	ldr	r6, [r9]
    4424:	e3560000 	cmp	r6, #0	; 0x0
    4428:	e2891004 	add	r1, r9, #4	; 0x4
    442c:	ba000015 	blt	4488 <.text+0x4488>
    4430:	e58d2018 	str	r2, [sp, #24]
    4434:	e5d23000 	ldrb	r3, [r2]
    4438:	e1a09001 	mov	r9, r1
    443c:	eafff8cd 	b	2778 <_vfprintf_r+0x1f8>
    4440:	e3560000 	cmp	r6, #0	; 0x0
    4444:	1a000005 	bne	4460 <.text+0x4460>
    4448:	e59d3054 	ldr	r3, [sp, #84]
    444c:	e3130001 	tst	r3, #1	; 0x1
    4450:	03a04001 	moveq	r4, #1	; 0x1
    4454:	058d403c 	streq	r4, [sp, #60]
    4458:	01a0b004 	moveq	fp, r4
    445c:	0afffed4 	beq	3fb4 <.text+0x3fb4>
    4460:	e286b002 	add	fp, r6, #2	; 0x2
    4464:	e35b0000 	cmp	fp, #0	; 0x0
    4468:	a1a0c00b 	movge	ip, fp
    446c:	b3a0c000 	movlt	ip, #0	; 0x0
    4470:	e58dc03c 	str	ip, [sp, #60]
    4474:	eafffece 	b	3fb4 <.text+0x3fb4>
    4478:	e1da30bc 	ldrh	r3, [sl, #12]
    447c:	e3833040 	orr	r3, r3, #64	; 0x40
    4480:	e1ca30bc 	strh	r3, [sl, #12]
    4484:	eafff92e 	b	2944 <.text+0x2944>
    4488:	e58d2018 	str	r2, [sp, #24]
    448c:	e5d23000 	ldrb	r3, [r2]
    4490:	e1a09001 	mov	r9, r1
    4494:	e3e06000 	mvn	r6, #0	; 0x0
    4498:	eafff8b6 	b	2778 <_vfprintf_r+0x1f8>

0000449c <vfprintf>:
    449c:	e52de004 	str	lr, [sp, #-4]!
    44a0:	e1a03002 	mov	r3, r2
    44a4:	e59f2018 	ldr	r2, [pc, #24]	; 44c4 <.text+0x44c4>
    44a8:	e1a0c000 	mov	ip, r0
    44ac:	e1a0e001 	mov	lr, r1
    44b0:	e5920000 	ldr	r0, [r2]
    44b4:	e1a0100c 	mov	r1, ip
    44b8:	e1a0200e 	mov	r2, lr
    44bc:	e49de004 	ldr	lr, [sp], #4
    44c0:	eafff82e 	b	2580 <_vfprintf_r>
    44c4:	0020003c 	eoreq	r0, r0, ip, lsr r0

000044c8 <_wcrtomb_r>:
    44c8:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    44cc:	e251c000 	subs	ip, r1, #0	; 0x0
    44d0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    44d4:	e1a05000 	mov	r5, r0
    44d8:	e1a04003 	mov	r4, r3
    44dc:	0a00000a 	beq	450c <_wcrtomb_r+0x44>
    44e0:	eb000076 	bl	46c0 <_wctomb_r>
    44e4:	e3700001 	cmn	r0, #1	; 0x1
    44e8:	e1a01000 	mov	r1, r0
    44ec:	11a01000 	movne	r1, r0
    44f0:	03a03000 	moveq	r3, #0	; 0x0
    44f4:	03a0208a 	moveq	r2, #138	; 0x8a
    44f8:	e1a00001 	mov	r0, r1
    44fc:	05843000 	streq	r3, [r4]
    4500:	05852000 	streq	r2, [r5]
    4504:	e28dd00c 	add	sp, sp, #12	; 0xc
    4508:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    450c:	e1a0200c 	mov	r2, ip
    4510:	e28d1002 	add	r1, sp, #2	; 0x2
    4514:	eb000069 	bl	46c0 <_wctomb_r>
    4518:	eafffff1 	b	44e4 <_wcrtomb_r+0x1c>

0000451c <wcrtomb>:
    451c:	e52de004 	str	lr, [sp, #-4]!
    4520:	e1a03002 	mov	r3, r2
    4524:	e59f2018 	ldr	r2, [pc, #24]	; 4544 <.text+0x4544>
    4528:	e1a0c000 	mov	ip, r0
    452c:	e1a0e001 	mov	lr, r1
    4530:	e5920000 	ldr	r0, [r2]
    4534:	e1a0100c 	mov	r1, ip
    4538:	e1a0200e 	mov	r2, lr
    453c:	e49de004 	ldr	lr, [sp], #4
    4540:	eaffffe0 	b	44c8 <_wcrtomb_r>
    4544:	0020003c 	eoreq	r0, r0, ip, lsr r0

00004548 <_wcsrtombs_r>:
    4548:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    454c:	e3510000 	cmp	r1, #0	; 0x0
    4550:	e24dd014 	sub	sp, sp, #20	; 0x14
    4554:	e58d1000 	str	r1, [sp]
    4558:	e58d0004 	str	r0, [sp, #4]
    455c:	e1a0b002 	mov	fp, r2
    4560:	e1a06003 	mov	r6, r3
    4564:	e59d9038 	ldr	r9, [sp, #56]
    4568:	0a000039 	beq	4654 <_wcsrtombs_r+0x10c>
    456c:	e3530000 	cmp	r3, #0	; 0x0
    4570:	e5928000 	ldr	r8, [r2]
    4574:	0a000039 	beq	4660 <_wcsrtombs_r+0x118>
    4578:	e59d4000 	ldr	r4, [sp]
    457c:	e3a05000 	mov	r5, #0	; 0x0
    4580:	e59d0004 	ldr	r0, [sp, #4]
    4584:	e28d100a 	add	r1, sp, #10	; 0xa
    4588:	e5982000 	ldr	r2, [r8]
    458c:	e1a03009 	mov	r3, r9
    4590:	e599a000 	ldr	sl, [r9]
    4594:	e5997004 	ldr	r7, [r9, #4]
    4598:	ebffffca 	bl	44c8 <_wcrtomb_r>
    459c:	e3700001 	cmn	r0, #1	; 0x1
    45a0:	0a00001f 	beq	4624 <_wcsrtombs_r+0xdc>
    45a4:	e0603006 	rsb	r3, r0, r6
    45a8:	e1530005 	cmp	r3, r5
    45ac:	33a02000 	movcc	r2, #0	; 0x0
    45b0:	23a02001 	movcs	r2, #1	; 0x1
    45b4:	e1500006 	cmp	r0, r6
    45b8:	23a02000 	movcs	r2, #0	; 0x0
    45bc:	e3520000 	cmp	r2, #0	; 0x0
    45c0:	0a000020 	beq	4648 <_wcsrtombs_r+0x100>
    45c4:	e59d1000 	ldr	r1, [sp]
    45c8:	e3510000 	cmp	r1, #0	; 0x0
    45cc:	e0855000 	add	r5, r5, r0
    45d0:	0a00000c 	beq	4608 <_wcsrtombs_r+0xc0>
    45d4:	e3500000 	cmp	r0, #0	; 0x0
    45d8:	da000007 	ble	45fc <_wcsrtombs_r+0xb4>
    45dc:	e3a02000 	mov	r2, #0	; 0x0
    45e0:	e282100a 	add	r1, r2, #10	; 0xa
    45e4:	e7d1300d 	ldrb	r3, [r1, sp]
    45e8:	e7c23004 	strb	r3, [r2, r4]
    45ec:	e2822001 	add	r2, r2, #1	; 0x1
    45f0:	e1500002 	cmp	r0, r2
    45f4:	1afffff9 	bne	45e0 <_wcsrtombs_r+0x98>
    45f8:	e0844000 	add	r4, r4, r0
    45fc:	e59b3000 	ldr	r3, [fp]
    4600:	e2833004 	add	r3, r3, #4	; 0x4
    4604:	e58b3000 	str	r3, [fp]
    4608:	e5983000 	ldr	r3, [r8]
    460c:	e3530000 	cmp	r3, #0	; 0x0
    4610:	0a000014 	beq	4668 <_wcsrtombs_r+0x120>
    4614:	e1550006 	cmp	r5, r6
    4618:	2a000007 	bcs	463c <_wcsrtombs_r+0xf4>
    461c:	e2888004 	add	r8, r8, #4	; 0x4
    4620:	eaffffd6 	b	4580 <_wcsrtombs_r+0x38>
    4624:	e59d1004 	ldr	r1, [sp, #4]
    4628:	e3a0308a 	mov	r3, #138	; 0x8a
    462c:	e3a02000 	mov	r2, #0	; 0x0
    4630:	e5813000 	str	r3, [r1]
    4634:	e5892000 	str	r2, [r9]
    4638:	e1a05000 	mov	r5, r0
    463c:	e1a00005 	mov	r0, r5
    4640:	e28dd014 	add	sp, sp, #20	; 0x14
    4644:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4648:	e5897004 	str	r7, [r9, #4]
    464c:	e589a000 	str	sl, [r9]
    4650:	eafffff9 	b	463c <_wcsrtombs_r+0xf4>
    4654:	e5928000 	ldr	r8, [r2]
    4658:	e3e06000 	mvn	r6, #0	; 0x0
    465c:	eaffffc5 	b	4578 <_wcsrtombs_r+0x30>
    4660:	e3a05000 	mov	r5, #0	; 0x0
    4664:	eafffff4 	b	463c <_wcsrtombs_r+0xf4>
    4668:	e59d2000 	ldr	r2, [sp]
    466c:	e2455001 	sub	r5, r5, #1	; 0x1
    4670:	e3520000 	cmp	r2, #0	; 0x0
    4674:	158b3000 	strne	r3, [fp]
    4678:	e5893000 	str	r3, [r9]
    467c:	eaffffee 	b	463c <_wcsrtombs_r+0xf4>

00004680 <wcsrtombs>:
    4680:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    4684:	e59fc030 	ldr	ip, [pc, #48]	; 46bc <.text+0x46bc>
    4688:	e59ce000 	ldr	lr, [ip]
    468c:	e1a04000 	mov	r4, r0
    4690:	e1a0c001 	mov	ip, r1
    4694:	e1a05002 	mov	r5, r2
    4698:	e24dd004 	sub	sp, sp, #4	; 0x4
    469c:	e58d3000 	str	r3, [sp]
    46a0:	e1a0000e 	mov	r0, lr
    46a4:	e1a01004 	mov	r1, r4
    46a8:	e1a0200c 	mov	r2, ip
    46ac:	e1a03005 	mov	r3, r5
    46b0:	ebffffa4 	bl	4548 <_wcsrtombs_r>
    46b4:	e28dd004 	add	sp, sp, #4	; 0x4
    46b8:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    46bc:	0020003c 	eoreq	r0, r0, ip, lsr r0

000046c0 <_wctomb_r>:
    46c0:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    46c4:	e59f0400 	ldr	r0, [pc, #1024]	; 4acc <.text+0x4acc>
    46c8:	e1a07001 	mov	r7, r1
    46cc:	e1a04002 	mov	r4, r2
    46d0:	e1a05003 	mov	r5, r3
    46d4:	ebfff6c1 	bl	21e0 <strlen>
    46d8:	e3500001 	cmp	r0, #1	; 0x1
    46dc:	9a000025 	bls	4778 <_wctomb_r+0xb8>
    46e0:	e59f03e4 	ldr	r0, [pc, #996]	; 4acc <.text+0x4acc>
    46e4:	e59f13e4 	ldr	r1, [pc, #996]	; 4ad0 <.text+0x4ad0>
    46e8:	ebfff688 	bl	2110 <strcmp>
    46ec:	e3500000 	cmp	r0, #0	; 0x0
    46f0:	1a000012 	bne	4740 <_wctomb_r+0x80>
    46f4:	e3570000 	cmp	r7, #0	; 0x0
    46f8:	0a000020 	beq	4780 <_wctomb_r+0xc0>
    46fc:	e354007f 	cmp	r4, #127	; 0x7f
    4700:	da000018 	ble	4768 <_wctomb_r+0xa8>
    4704:	e2443080 	sub	r3, r4, #128	; 0x80
    4708:	e3530d1e 	cmp	r3, #1920	; 0x780
    470c:	2a000063 	bcs	48a0 <_wctomb_r+0x1e0>
    4710:	e2043d1f 	and	r3, r4, #1984	; 0x7c0
    4714:	e204203f 	and	r2, r4, #63	; 0x3f
    4718:	e1a03343 	mov	r3, r3, asr #6
    471c:	e3a06002 	mov	r6, #2	; 0x2
    4720:	e1e03d03 	mvn	r3, r3, lsl #26
    4724:	e1e02c82 	mvn	r2, r2, lsl #25
    4728:	e1e03d23 	mvn	r3, r3, lsr #26
    472c:	e1e02ca2 	mvn	r2, r2, lsr #25
    4730:	e1a00006 	mov	r0, r6
    4734:	e5c72001 	strb	r2, [r7, #1]
    4738:	e5c73000 	strb	r3, [r7]
    473c:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    4740:	e59f0384 	ldr	r0, [pc, #900]	; 4acc <.text+0x4acc>
    4744:	e59f1388 	ldr	r1, [pc, #904]	; 4ad4 <.text+0x4ad4>
    4748:	ebfff670 	bl	2110 <strcmp>
    474c:	e3500000 	cmp	r0, #0	; 0x0
    4750:	1a00000d 	bne	478c <_wctomb_r+0xcc>
    4754:	e3570000 	cmp	r7, #0	; 0x0
    4758:	0a000008 	beq	4780 <_wctomb_r+0xc0>
    475c:	e1a03444 	mov	r3, r4, asr #8
    4760:	e213e0ff 	ands	lr, r3, #255	; 0xff
    4764:	1a000034 	bne	483c <_wctomb_r+0x17c>
    4768:	e5c74000 	strb	r4, [r7]
    476c:	e3a06001 	mov	r6, #1	; 0x1
    4770:	e1a00006 	mov	r0, r6
    4774:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    4778:	e3570000 	cmp	r7, #0	; 0x0
    477c:	1afffff9 	bne	4768 <_wctomb_r+0xa8>
    4780:	e3a06000 	mov	r6, #0	; 0x0
    4784:	e1a00006 	mov	r0, r6
    4788:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    478c:	e59f0338 	ldr	r0, [pc, #824]	; 4acc <.text+0x4acc>
    4790:	e59f1340 	ldr	r1, [pc, #832]	; 4ad8 <.text+0x4ad8>
    4794:	ebfff65d 	bl	2110 <strcmp>
    4798:	e3500000 	cmp	r0, #0	; 0x0
    479c:	1a00000a 	bne	47cc <_wctomb_r+0x10c>
    47a0:	e3570000 	cmp	r7, #0	; 0x0
    47a4:	0afffff5 	beq	4780 <_wctomb_r+0xc0>
    47a8:	e1a03444 	mov	r3, r4, asr #8
    47ac:	e213e0ff 	ands	lr, r3, #255	; 0xff
    47b0:	0affffec 	beq	4768 <_wctomb_r+0xa8>
    47b4:	e28e305f 	add	r3, lr, #95	; 0x5f
    47b8:	e20330ff 	and	r3, r3, #255	; 0xff
    47bc:	e353005d 	cmp	r3, #93	; 0x5d
    47c0:	9a00002f 	bls	4884 <_wctomb_r+0x1c4>
    47c4:	e3e06000 	mvn	r6, #0	; 0x0
    47c8:	eaffffe8 	b	4770 <_wctomb_r+0xb0>
    47cc:	e59f02f8 	ldr	r0, [pc, #760]	; 4acc <.text+0x4acc>
    47d0:	e59f1304 	ldr	r1, [pc, #772]	; 4adc <.text+0x4adc>
    47d4:	ebfff64d 	bl	2110 <strcmp>
    47d8:	e3500000 	cmp	r0, #0	; 0x0
    47dc:	1affffe5 	bne	4778 <_wctomb_r+0xb8>
    47e0:	e3570000 	cmp	r7, #0	; 0x0
    47e4:	03a06001 	moveq	r6, #1	; 0x1
    47e8:	0affffe0 	beq	4770 <_wctomb_r+0xb0>
    47ec:	e1a03444 	mov	r3, r4, asr #8
    47f0:	e213e0ff 	ands	lr, r3, #255	; 0xff
    47f4:	e20400ff 	and	r0, r4, #255	; 0xff
    47f8:	1a000044 	bne	4910 <_wctomb_r+0x250>
    47fc:	e5953000 	ldr	r3, [r5]
    4800:	e3530000 	cmp	r3, #0	; 0x0
    4804:	03a06001 	moveq	r6, #1	; 0x1
    4808:	0a000009 	beq	4834 <_wctomb_r+0x174>
    480c:	e1a01007 	mov	r1, r7
    4810:	e3a0301b 	mov	r3, #27	; 0x1b
    4814:	e585e000 	str	lr, [r5]
    4818:	e4c13001 	strb	r3, [r1], #1
    481c:	e3a02028 	mov	r2, #40	; 0x28
    4820:	e2833027 	add	r3, r3, #39	; 0x27
    4824:	e5c72001 	strb	r2, [r7, #1]
    4828:	e5c13001 	strb	r3, [r1, #1]
    482c:	e2817002 	add	r7, r1, #2	; 0x2
    4830:	e3a06004 	mov	r6, #4	; 0x4
    4834:	e5c70000 	strb	r0, [r7]
    4838:	eaffffcc 	b	4770 <_wctomb_r+0xb0>
    483c:	e28e207f 	add	r2, lr, #127	; 0x7f
    4840:	e28e3020 	add	r3, lr, #32	; 0x20
    4844:	e20220ff 	and	r2, r2, #255	; 0xff
    4848:	e20330ff 	and	r3, r3, #255	; 0xff
    484c:	e353000f 	cmp	r3, #15	; 0xf
    4850:	8352001e 	cmphi	r2, #30	; 0x1e
    4854:	8affffda 	bhi	47c4 <_wctomb_r+0x104>
    4858:	e20400ff 	and	r0, r4, #255	; 0xff
    485c:	e2403080 	sub	r3, r0, #128	; 0x80
    4860:	e20330ff 	and	r3, r3, #255	; 0xff
    4864:	e2402040 	sub	r2, r0, #64	; 0x40
    4868:	e353007c 	cmp	r3, #124	; 0x7c
    486c:	8352003e 	cmphi	r2, #62	; 0x3e
    4870:	8affffd3 	bhi	47c4 <_wctomb_r+0x104>
    4874:	e3a06002 	mov	r6, #2	; 0x2
    4878:	e5c70001 	strb	r0, [r7, #1]
    487c:	e5c7e000 	strb	lr, [r7]
    4880:	eaffffba 	b	4770 <_wctomb_r+0xb0>
    4884:	e20400ff 	and	r0, r4, #255	; 0xff
    4888:	e280305f 	add	r3, r0, #95	; 0x5f
    488c:	e20330ff 	and	r3, r3, #255	; 0xff
    4890:	e353005d 	cmp	r3, #93	; 0x5d
    4894:	9afffff6 	bls	4874 <_wctomb_r+0x1b4>
    4898:	e3e06000 	mvn	r6, #0	; 0x0
    489c:	eaffffb3 	b	4770 <_wctomb_r+0xb0>
    48a0:	e2443b02 	sub	r3, r4, #2048	; 0x800
    48a4:	e3530b3e 	cmp	r3, #63488	; 0xf800
    48a8:	3a00004f 	bcc	49ec <_wctomb_r+0x32c>
    48ac:	e2443801 	sub	r3, r4, #65536	; 0x10000
    48b0:	e353081f 	cmp	r3, #2031616	; 0x1f0000
    48b4:	2a00002d 	bcs	4970 <_wctomb_r+0x2b0>
    48b8:	e2043707 	and	r3, r4, #1835008	; 0x1c0000
    48bc:	e1a03943 	mov	r3, r3, asr #18
    48c0:	e1e03e03 	mvn	r3, r3, lsl #28
    48c4:	e2042a3f 	and	r2, r4, #258048	; 0x3f000
    48c8:	e2041d3f 	and	r1, r4, #4032	; 0xfc0
    48cc:	e1a0c007 	mov	ip, r7
    48d0:	e1e03e23 	mvn	r3, r3, lsr #28
    48d4:	e1a02642 	mov	r2, r2, asr #12
    48d8:	e1a01341 	mov	r1, r1, asr #6
    48dc:	e204003f 	and	r0, r4, #63	; 0x3f
    48e0:	e4cc3001 	strb	r3, [ip], #1
    48e4:	e1e02c82 	mvn	r2, r2, lsl #25
    48e8:	e1e01c81 	mvn	r1, r1, lsl #25
    48ec:	e1e00c80 	mvn	r0, r0, lsl #25
    48f0:	e1e02ca2 	mvn	r2, r2, lsr #25
    48f4:	e1e01ca1 	mvn	r1, r1, lsr #25
    48f8:	e1e00ca0 	mvn	r0, r0, lsr #25
    48fc:	e3a06004 	mov	r6, #4	; 0x4
    4900:	e5c72001 	strb	r2, [r7, #1]
    4904:	e5cc0002 	strb	r0, [ip, #2]
    4908:	e5cc1001 	strb	r1, [ip, #1]
    490c:	eaffff97 	b	4770 <_wctomb_r+0xb0>
    4910:	e24e3021 	sub	r3, lr, #33	; 0x21
    4914:	e353005d 	cmp	r3, #93	; 0x5d
    4918:	8affffa9 	bhi	47c4 <_wctomb_r+0x104>
    491c:	e2403021 	sub	r3, r0, #33	; 0x21
    4920:	e353005d 	cmp	r3, #93	; 0x5d
    4924:	8affffa6 	bhi	47c4 <_wctomb_r+0x104>
    4928:	e5953000 	ldr	r3, [r5]
    492c:	e3530000 	cmp	r3, #0	; 0x0
    4930:	13a06002 	movne	r6, #2	; 0x2
    4934:	1a00000a 	bne	4964 <_wctomb_r+0x2a4>
    4938:	e1a01007 	mov	r1, r7
    493c:	e3a03001 	mov	r3, #1	; 0x1
    4940:	e3a0201b 	mov	r2, #27	; 0x1b
    4944:	e5853000 	str	r3, [r5]
    4948:	e4c12001 	strb	r2, [r1], #1
    494c:	e2833023 	add	r3, r3, #35	; 0x23
    4950:	e2822027 	add	r2, r2, #39	; 0x27
    4954:	e5c73001 	strb	r3, [r7, #1]
    4958:	e5c12001 	strb	r2, [r1, #1]
    495c:	e2817002 	add	r7, r1, #2	; 0x2
    4960:	e3a06005 	mov	r6, #5	; 0x5
    4964:	e5c70001 	strb	r0, [r7, #1]
    4968:	e5c7e000 	strb	lr, [r7]
    496c:	eaffff7f 	b	4770 <_wctomb_r+0xb0>
    4970:	e2443602 	sub	r3, r4, #2097152	; 0x200000
    4974:	e353063e 	cmp	r3, #65011712	; 0x3e00000
    4978:	2a00002f 	bcs	4a3c <_wctomb_r+0x37c>
    497c:	e2043403 	and	r3, r4, #50331648	; 0x3000000
    4980:	e1a03c43 	mov	r3, r3, asr #24
    4984:	e1e03e83 	mvn	r3, r3, lsl #29
    4988:	e1a0e007 	mov	lr, r7
    498c:	e1e03ea3 	mvn	r3, r3, lsr #29
    4990:	e204273f 	and	r2, r4, #16515072	; 0xfc0000
    4994:	e2041a3f 	and	r1, r4, #258048	; 0x3f000
    4998:	e2040d3f 	and	r0, r4, #4032	; 0xfc0
    499c:	e4ce3001 	strb	r3, [lr], #1
    49a0:	e1a02942 	mov	r2, r2, asr #18
    49a4:	e1a01641 	mov	r1, r1, asr #12
    49a8:	e1a00340 	mov	r0, r0, asr #6
    49ac:	e204303f 	and	r3, r4, #63	; 0x3f
    49b0:	e1e02c82 	mvn	r2, r2, lsl #25
    49b4:	e1e01c81 	mvn	r1, r1, lsl #25
    49b8:	e1e00c80 	mvn	r0, r0, lsl #25
    49bc:	e1e03c83 	mvn	r3, r3, lsl #25
    49c0:	e28ec001 	add	ip, lr, #1	; 0x1
    49c4:	e1e02ca2 	mvn	r2, r2, lsr #25
    49c8:	e1e01ca1 	mvn	r1, r1, lsr #25
    49cc:	e1e00ca0 	mvn	r0, r0, lsr #25
    49d0:	e1e03ca3 	mvn	r3, r3, lsr #25
    49d4:	e3a06005 	mov	r6, #5	; 0x5
    49d8:	e5c72001 	strb	r2, [r7, #1]
    49dc:	e5ce1001 	strb	r1, [lr, #1]
    49e0:	e5cc3002 	strb	r3, [ip, #2]
    49e4:	e5cc0001 	strb	r0, [ip, #1]
    49e8:	eaffff60 	b	4770 <_wctomb_r+0xb0>
    49ec:	e2443b36 	sub	r3, r4, #55296	; 0xd800
    49f0:	e3530b02 	cmp	r3, #2048	; 0x800
    49f4:	3affff72 	bcc	47c4 <_wctomb_r+0x104>
    49f8:	e2043a0f 	and	r3, r4, #61440	; 0xf000
    49fc:	e1a03643 	mov	r3, r3, asr #12
    4a00:	e1e03d83 	mvn	r3, r3, lsl #27
    4a04:	e2042d3f 	and	r2, r4, #4032	; 0xfc0
    4a08:	e1a00007 	mov	r0, r7
    4a0c:	e1e03da3 	mvn	r3, r3, lsr #27
    4a10:	e1a02342 	mov	r2, r2, asr #6
    4a14:	e204103f 	and	r1, r4, #63	; 0x3f
    4a18:	e4c03001 	strb	r3, [r0], #1
    4a1c:	e1e02c82 	mvn	r2, r2, lsl #25
    4a20:	e1e01c81 	mvn	r1, r1, lsl #25
    4a24:	e1e02ca2 	mvn	r2, r2, lsr #25
    4a28:	e1e01ca1 	mvn	r1, r1, lsr #25
    4a2c:	e3a06003 	mov	r6, #3	; 0x3
    4a30:	e5c72001 	strb	r2, [r7, #1]
    4a34:	e5c01001 	strb	r1, [r0, #1]
    4a38:	eaffff4c 	b	4770 <_wctomb_r+0xb0>
    4a3c:	e374037f 	cmn	r4, #-67108863	; 0xfc000001
    4a40:	daffff5f 	ble	47c4 <_wctomb_r+0x104>
    4a44:	e2043101 	and	r3, r4, #1073741824	; 0x40000000
    4a48:	e1a03f43 	mov	r3, r3, asr #30
    4a4c:	e1e03f03 	mvn	r3, r3, lsl #30
    4a50:	e1a0e007 	mov	lr, r7
    4a54:	e1e03f23 	mvn	r3, r3, lsr #30
    4a58:	e4ce3001 	strb	r3, [lr], #1
    4a5c:	e204243f 	and	r2, r4, #1056964608	; 0x3f000000
    4a60:	e204373f 	and	r3, r4, #16515072	; 0xfc0000
    4a64:	e2041a3f 	and	r1, r4, #258048	; 0x3f000
    4a68:	e2040d3f 	and	r0, r4, #4032	; 0xfc0
    4a6c:	e204c03f 	and	ip, r4, #63	; 0x3f
    4a70:	e1a02c42 	mov	r2, r2, asr #24
    4a74:	e1a03943 	mov	r3, r3, asr #18
    4a78:	e1a01641 	mov	r1, r1, asr #12
    4a7c:	e1a00340 	mov	r0, r0, asr #6
    4a80:	e28e5001 	add	r5, lr, #1	; 0x1
    4a84:	e1e02c82 	mvn	r2, r2, lsl #25
    4a88:	e1e03c83 	mvn	r3, r3, lsl #25
    4a8c:	e1e01c81 	mvn	r1, r1, lsl #25
    4a90:	e1e00c80 	mvn	r0, r0, lsl #25
    4a94:	e1e0cc8c 	mvn	ip, ip, lsl #25
    4a98:	e2854001 	add	r4, r5, #1	; 0x1
    4a9c:	e1e02ca2 	mvn	r2, r2, lsr #25
    4aa0:	e1e03ca3 	mvn	r3, r3, lsr #25
    4aa4:	e1e01ca1 	mvn	r1, r1, lsr #25
    4aa8:	e1e00ca0 	mvn	r0, r0, lsr #25
    4aac:	e1e0ccac 	mvn	ip, ip, lsr #25
    4ab0:	e3a06006 	mov	r6, #6	; 0x6
    4ab4:	e5c72001 	strb	r2, [r7, #1]
    4ab8:	e5ce3001 	strb	r3, [lr, #1]
    4abc:	e5c51001 	strb	r1, [r5, #1]
    4ac0:	e5c4c002 	strb	ip, [r4, #2]
    4ac4:	e5c40001 	strb	r0, [r4, #1]
    4ac8:	eaffff28 	b	4770 <_wctomb_r+0xb0>
    4acc:	00200444 	eoreq	r0, r0, r4, asr #8
    4ad0:	0000ac00 	andeq	sl, r0, r0, lsl #24
    4ad4:	0000ac08 	andeq	sl, r0, r8, lsl #24
    4ad8:	0000ac10 	andeq	sl, r0, r0, lsl ip
    4adc:	0000ac18 	andeq	sl, r0, r8, lsl ip

00004ae0 <__swsetup>:
    4ae0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    4ae4:	e59f60ec 	ldr	r6, [pc, #236]	; 4bd8 <.text+0x4bd8>
    4ae8:	e5962000 	ldr	r2, [r6]
    4aec:	e3520000 	cmp	r2, #0	; 0x0
    4af0:	e1a04000 	mov	r4, r0
    4af4:	0a000002 	beq	4b04 <__swsetup+0x24>
    4af8:	e5923038 	ldr	r3, [r2, #56]
    4afc:	e3530000 	cmp	r3, #0	; 0x0
    4b00:	0a000015 	beq	4b5c <__swsetup+0x7c>
    4b04:	e1d420bc 	ldrh	r2, [r4, #12]
    4b08:	e2125008 	ands	r5, r2, #8	; 0x8
    4b0c:	15941010 	ldrne	r1, [r4, #16]
    4b10:	0a000017 	beq	4b74 <__swsetup+0x94>
    4b14:	e3510000 	cmp	r1, #0	; 0x0
    4b18:	0a000012 	beq	4b68 <__swsetup+0x88>
    4b1c:	e1d430bc 	ldrh	r3, [r4, #12]
    4b20:	e2132001 	ands	r2, r3, #1	; 0x1
    4b24:	1a000005 	bne	4b40 <__swsetup+0x60>
    4b28:	e3130002 	tst	r3, #2	; 0x2
    4b2c:	05943014 	ldreq	r3, [r4, #20]
    4b30:	11a03002 	movne	r3, r2
    4b34:	e3a00000 	mov	r0, #0	; 0x0
    4b38:	e5843008 	str	r3, [r4, #8]
    4b3c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    4b40:	e5943014 	ldr	r3, [r4, #20]
    4b44:	e3a02000 	mov	r2, #0	; 0x0
    4b48:	e2633000 	rsb	r3, r3, #0	; 0x0
    4b4c:	e1a00002 	mov	r0, r2
    4b50:	e5843018 	str	r3, [r4, #24]
    4b54:	e5842008 	str	r2, [r4, #8]
    4b58:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    4b5c:	e1a00002 	mov	r0, r2
    4b60:	eb000603 	bl	6374 <__sinit>
    4b64:	eaffffe6 	b	4b04 <__swsetup+0x24>
    4b68:	e1a00004 	mov	r0, r4
    4b6c:	eb0008d7 	bl	6ed0 <__smakebuf>
    4b70:	eaffffe9 	b	4b1c <__swsetup+0x3c>
    4b74:	e3120010 	tst	r2, #16	; 0x10
    4b78:	03e00000 	mvneq	r0, #0	; 0x0
    4b7c:	08bd8070 	ldmeqia	sp!, {r4, r5, r6, pc}
    4b80:	e3120004 	tst	r2, #4	; 0x4
    4b84:	05941010 	ldreq	r1, [r4, #16]
    4b88:	0a00000f 	beq	4bcc <__swsetup+0xec>
    4b8c:	e5941030 	ldr	r1, [r4, #48]
    4b90:	e3510000 	cmp	r1, #0	; 0x0
    4b94:	0a000006 	beq	4bb4 <__swsetup+0xd4>
    4b98:	e2843040 	add	r3, r4, #64	; 0x40
    4b9c:	e1510003 	cmp	r1, r3
    4ba0:	0a000002 	beq	4bb0 <__swsetup+0xd0>
    4ba4:	e5960000 	ldr	r0, [r6]
    4ba8:	eb0006b4 	bl	6680 <_free_r>
    4bac:	e1d420bc 	ldrh	r2, [r4, #12]
    4bb0:	e5845030 	str	r5, [r4, #48]
    4bb4:	e3c23024 	bic	r3, r2, #36	; 0x24
    4bb8:	e1c430bc 	strh	r3, [r4, #12]
    4bbc:	e5941010 	ldr	r1, [r4, #16]
    4bc0:	e3a03000 	mov	r3, #0	; 0x0
    4bc4:	e1d420bc 	ldrh	r2, [r4, #12]
    4bc8:	e884000a 	stmia	r4, {r1, r3}
    4bcc:	e3823008 	orr	r3, r2, #8	; 0x8
    4bd0:	e1c430bc 	strh	r3, [r4, #12]
    4bd4:	eaffffce 	b	4b14 <__swsetup+0x34>
    4bd8:	0020003c 	eoreq	r0, r0, ip, lsr r0

00004bdc <quorem>:
    4bdc:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4be0:	e5903010 	ldr	r3, [r0, #16]
    4be4:	e5912010 	ldr	r2, [r1, #16]
    4be8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    4bec:	e1520003 	cmp	r2, r3
    4bf0:	e58d0000 	str	r0, [sp]
    4bf4:	e1a09001 	mov	r9, r1
    4bf8:	c3a00000 	movgt	r0, #0	; 0x0
    4bfc:	ca000044 	bgt	4d14 <quorem+0x138>
    4c00:	e2815014 	add	r5, r1, #20	; 0x14
    4c04:	e59d1000 	ldr	r1, [sp]
    4c08:	e2427001 	sub	r7, r2, #1	; 0x1
    4c0c:	e1a03107 	mov	r3, r7, lsl #2
    4c10:	e2818014 	add	r8, r1, #20	; 0x14
    4c14:	e7932008 	ldr	r2, [r3, r8]
    4c18:	e7951003 	ldr	r1, [r5, r3]
    4c1c:	e1a00002 	mov	r0, r2
    4c20:	e2811001 	add	r1, r1, #1	; 0x1
    4c24:	e085b003 	add	fp, r5, r3
    4c28:	e0833008 	add	r3, r3, r8
    4c2c:	e98d000c 	stmib	sp, {r2, r3}
    4c30:	eb0010c6 	bl	8f50 <__aeabi_uidiv>
    4c34:	e250a000 	subs	sl, r0, #0	; 0x0
    4c38:	1a000037 	bne	4d1c <quorem+0x140>
    4c3c:	e1a01009 	mov	r1, r9
    4c40:	e59d0000 	ldr	r0, [sp]
    4c44:	eb000bbc 	bl	7b3c <__mcmp>
    4c48:	e3500000 	cmp	r0, #0	; 0x0
    4c4c:	ba00002f 	blt	4d10 <quorem+0x134>
    4c50:	e3a04000 	mov	r4, #0	; 0x0
    4c54:	e28aa001 	add	sl, sl, #1	; 0x1
    4c58:	e1a0e008 	mov	lr, r8
    4c5c:	e1a00004 	mov	r0, r4
    4c60:	e4952004 	ldr	r2, [r5], #4
    4c64:	e1a03802 	mov	r3, r2, lsl #16
    4c68:	e1a03823 	mov	r3, r3, lsr #16
    4c6c:	e59ec000 	ldr	ip, [lr]
    4c70:	e0803003 	add	r3, r0, r3
    4c74:	e1a00823 	mov	r0, r3, lsr #16
    4c78:	e0800822 	add	r0, r0, r2, lsr #16
    4c7c:	e1a03803 	mov	r3, r3, lsl #16
    4c80:	e1a0180c 	mov	r1, ip, lsl #16
    4c84:	e1a02800 	mov	r2, r0, lsl #16
    4c88:	e1a01821 	mov	r1, r1, lsr #16
    4c8c:	e1a03823 	mov	r3, r3, lsr #16
    4c90:	e0631001 	rsb	r1, r3, r1
    4c94:	e1a02822 	mov	r2, r2, lsr #16
    4c98:	e0811004 	add	r1, r1, r4
    4c9c:	e062282c 	rsb	r2, r2, ip, lsr #16
    4ca0:	e0822841 	add	r2, r2, r1, asr #16
    4ca4:	e15b0005 	cmp	fp, r5
    4ca8:	e1ce20b2 	strh	r2, [lr, #2]
    4cac:	e1a00820 	mov	r0, r0, lsr #16
    4cb0:	e0ce10b4 	strh	r1, [lr], #4
    4cb4:	e1a04842 	mov	r4, r2, asr #16
    4cb8:	2affffe8 	bcs	4c60 <quorem+0x84>
    4cbc:	e1a02107 	mov	r2, r7, lsl #2
    4cc0:	e7983002 	ldr	r3, [r8, r2]
    4cc4:	e3530000 	cmp	r3, #0	; 0x0
    4cc8:	e0883002 	add	r3, r8, r2
    4ccc:	1a00000f 	bne	4d10 <quorem+0x134>
    4cd0:	e2432004 	sub	r2, r3, #4	; 0x4
    4cd4:	e1580002 	cmp	r8, r2
    4cd8:	2a00000a 	bcs	4d08 <quorem+0x12c>
    4cdc:	e5133004 	ldr	r3, [r3, #-4]
    4ce0:	e3530000 	cmp	r3, #0	; 0x0
    4ce4:	0a000003 	beq	4cf8 <quorem+0x11c>
    4ce8:	ea000006 	b	4d08 <quorem+0x12c>
    4cec:	e5923000 	ldr	r3, [r2]
    4cf0:	e3530000 	cmp	r3, #0	; 0x0
    4cf4:	1a000003 	bne	4d08 <quorem+0x12c>
    4cf8:	e2422004 	sub	r2, r2, #4	; 0x4
    4cfc:	e1580002 	cmp	r8, r2
    4d00:	e2477001 	sub	r7, r7, #1	; 0x1
    4d04:	3afffff8 	bcc	4cec <quorem+0x110>
    4d08:	e59d3000 	ldr	r3, [sp]
    4d0c:	e5837010 	str	r7, [r3, #16]
    4d10:	e1a0000a 	mov	r0, sl
    4d14:	e28dd00c 	add	sp, sp, #12	; 0xc
    4d18:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4d1c:	e3a06000 	mov	r6, #0	; 0x0
    4d20:	e1a0e008 	mov	lr, r8
    4d24:	e1a04005 	mov	r4, r5
    4d28:	e1a0c006 	mov	ip, r6
    4d2c:	e4942004 	ldr	r2, [r4], #4
    4d30:	e1a03802 	mov	r3, r2, lsl #16
    4d34:	e1a03823 	mov	r3, r3, lsr #16
    4d38:	e021ca93 	mla	r1, r3, sl, ip
    4d3c:	e1a02822 	mov	r2, r2, lsr #16
    4d40:	e1a03821 	mov	r3, r1, lsr #16
    4d44:	e02c3a92 	mla	ip, r2, sl, r3
    4d48:	e59e0000 	ldr	r0, [lr]
    4d4c:	e1a01801 	mov	r1, r1, lsl #16
    4d50:	e1a02800 	mov	r2, r0, lsl #16
    4d54:	e1a0380c 	mov	r3, ip, lsl #16
    4d58:	e1a02822 	mov	r2, r2, lsr #16
    4d5c:	e1a01821 	mov	r1, r1, lsr #16
    4d60:	e0612002 	rsb	r2, r1, r2
    4d64:	e1a03823 	mov	r3, r3, lsr #16
    4d68:	e0822006 	add	r2, r2, r6
    4d6c:	e0633820 	rsb	r3, r3, r0, lsr #16
    4d70:	e0833842 	add	r3, r3, r2, asr #16
    4d74:	e15b0004 	cmp	fp, r4
    4d78:	e1ce30b2 	strh	r3, [lr, #2]
    4d7c:	e1a0c82c 	mov	ip, ip, lsr #16
    4d80:	e0ce20b4 	strh	r2, [lr], #4
    4d84:	e1a06843 	mov	r6, r3, asr #16
    4d88:	2affffe7 	bcs	4d2c <quorem+0x150>
    4d8c:	e59d3004 	ldr	r3, [sp, #4]
    4d90:	e3530000 	cmp	r3, #0	; 0x0
    4d94:	1affffa8 	bne	4c3c <quorem+0x60>
    4d98:	e59d1008 	ldr	r1, [sp, #8]
    4d9c:	e2412004 	sub	r2, r1, #4	; 0x4
    4da0:	e1580002 	cmp	r8, r2
    4da4:	2a00000a 	bcs	4dd4 <quorem+0x1f8>
    4da8:	e5113004 	ldr	r3, [r1, #-4]
    4dac:	e3530000 	cmp	r3, #0	; 0x0
    4db0:	0a000003 	beq	4dc4 <quorem+0x1e8>
    4db4:	ea000006 	b	4dd4 <quorem+0x1f8>
    4db8:	e5923000 	ldr	r3, [r2]
    4dbc:	e3530000 	cmp	r3, #0	; 0x0
    4dc0:	1a000003 	bne	4dd4 <quorem+0x1f8>
    4dc4:	e2422004 	sub	r2, r2, #4	; 0x4
    4dc8:	e1580002 	cmp	r8, r2
    4dcc:	e2477001 	sub	r7, r7, #1	; 0x1
    4dd0:	3afffff8 	bcc	4db8 <quorem+0x1dc>
    4dd4:	e59d2000 	ldr	r2, [sp]
    4dd8:	e5827010 	str	r7, [r2, #16]
    4ddc:	eaffff96 	b	4c3c <quorem+0x60>

00004de0 <_dtoa_r>:
    4de0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4de4:	e590c040 	ldr	ip, [r0, #64]
    4de8:	e24dd050 	sub	sp, sp, #80	; 0x50
    4dec:	e35c0000 	cmp	ip, #0	; 0x0
    4df0:	e58d0008 	str	r0, [sp, #8]
    4df4:	e58d3004 	str	r3, [sp, #4]
    4df8:	e1a08001 	mov	r8, r1
    4dfc:	e1a09002 	mov	r9, r2
    4e00:	e59d407c 	ldr	r4, [sp, #124]
    4e04:	0a00000a 	beq	4e34 <_dtoa_r+0x54>
    4e08:	e5903044 	ldr	r3, [r0, #68]
    4e0c:	e58c3004 	str	r3, [ip, #4]
    4e10:	e5902044 	ldr	r2, [r0, #68]
    4e14:	e3a03001 	mov	r3, #1	; 0x1
    4e18:	e1a03213 	mov	r3, r3, lsl r2
    4e1c:	e1a0100c 	mov	r1, ip
    4e20:	e58c3008 	str	r3, [ip, #8]
    4e24:	eb000b02 	bl	7a34 <_Bfree>
    4e28:	e59d2008 	ldr	r2, [sp, #8]
    4e2c:	e3a03000 	mov	r3, #0	; 0x0
    4e30:	e5823040 	str	r3, [r2, #64]
    4e34:	e2583000 	subs	r3, r8, #0	; 0x0
    4e38:	b3c38102 	biclt	r8, r3, #-2147483648	; 0x80000000
    4e3c:	a3a03000 	movge	r3, #0	; 0x0
    4e40:	b3a03001 	movlt	r3, #1	; 0x1
    4e44:	e3c82102 	bic	r2, r8, #-2147483648	; 0x80000000
    4e48:	b5843000 	strlt	r3, [r4]
    4e4c:	a5843000 	strge	r3, [r4]
    4e50:	e1a02a22 	mov	r2, r2, lsr #20
    4e54:	e3a0347f 	mov	r3, #2130706432	; 0x7f000000
    4e58:	e283360f 	add	r3, r3, #15728640	; 0xf00000
    4e5c:	e1a02a02 	mov	r2, r2, lsl #20
    4e60:	e1520003 	cmp	r2, r3
    4e64:	e1a04008 	mov	r4, r8
    4e68:	0a000087 	beq	508c <.text+0x508c>
    4e6c:	e1a00008 	mov	r0, r8
    4e70:	e1a01009 	mov	r1, r9
    4e74:	e3a02000 	mov	r2, #0	; 0x0
    4e78:	e3a03000 	mov	r3, #0	; 0x0
    4e7c:	e58d800c 	str	r8, [sp, #12]
    4e80:	e58d9010 	str	r9, [sp, #16]
    4e84:	eb001355 	bl	9be0 <__nedf2>
    4e88:	e3500000 	cmp	r0, #0	; 0x0
    4e8c:	1a00000b 	bne	4ec0 <_dtoa_r+0xe0>
    4e90:	e59d2080 	ldr	r2, [sp, #128]
    4e94:	e59dc078 	ldr	ip, [sp, #120]
    4e98:	e3520000 	cmp	r2, #0	; 0x0
    4e9c:	e3a03001 	mov	r3, #1	; 0x1
    4ea0:	e58c3000 	str	r3, [ip]
    4ea4:	159de080 	ldrne	lr, [sp, #128]
    4ea8:	159f3448 	ldrne	r3, [pc, #1096]	; 52f8 <.text+0x52f8>
    4eac:	059f0448 	ldreq	r0, [pc, #1096]	; 52fc <.text+0x52fc>
    4eb0:	158e3000 	strne	r3, [lr]
    4eb4:	12430001 	subne	r0, r3, #1	; 0x1
    4eb8:	e28dd050 	add	sp, sp, #80	; 0x50
    4ebc:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4ec0:	e28d100c 	add	r1, sp, #12	; 0xc
    4ec4:	e8910006 	ldmia	r1, {r1, r2}
    4ec8:	e28d3048 	add	r3, sp, #72	; 0x48
    4ecc:	e28dc04c 	add	ip, sp, #76	; 0x4c
    4ed0:	e59d0008 	ldr	r0, [sp, #8]
    4ed4:	e58dc000 	str	ip, [sp]
    4ed8:	eb000bcb 	bl	7e0c <_d2b>
    4edc:	e1a03a28 	mov	r3, r8, lsr #20
    4ee0:	e1a02a83 	mov	r2, r3, lsl #21
    4ee4:	e1a02aa2 	mov	r2, r2, lsr #21
    4ee8:	e3520000 	cmp	r2, #0	; 0x0
    4eec:	e58d0038 	str	r0, [sp, #56]
    4ef0:	0a00007c 	beq	50e8 <.text+0x50e8>
    4ef4:	e28d000c 	add	r0, sp, #12	; 0xc
    4ef8:	e8900003 	ldmia	r0, {r0, r1}
    4efc:	e3c034ff 	bic	r3, r0, #-16777216	; 0xff000000
    4f00:	e2426fff 	sub	r6, r2, #1020	; 0x3fc
    4f04:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    4f08:	e3a02000 	mov	r2, #0	; 0x0
    4f0c:	e38305ff 	orr	r0, r3, #1069547520	; 0x3fc00000
    4f10:	e59d704c 	ldr	r7, [sp, #76]
    4f14:	e58d2034 	str	r2, [sp, #52]
    4f18:	e2466003 	sub	r6, r6, #3	; 0x3
    4f1c:	e3800603 	orr	r0, r0, #3145728	; 0x300000
    4f20:	e3a025ff 	mov	r2, #1069547520	; 0x3fc00000
    4f24:	e282270e 	add	r2, r2, #3670016	; 0x380000
    4f28:	e3a03000 	mov	r3, #0	; 0x0
    4f2c:	eb00115d 	bl	94a8 <__subdf3>
    4f30:	e28f2fea 	add	r2, pc, #936	; 0x3a8
    4f34:	e892000c 	ldmia	r2, {r2, r3}
    4f38:	eb001199 	bl	95a4 <__muldf3>
    4f3c:	e28f2fe9 	add	r2, pc, #932	; 0x3a4
    4f40:	e892000c 	ldmia	r2, {r2, r3}
    4f44:	eb00116f 	bl	9508 <__adddf3>
    4f48:	e1a04000 	mov	r4, r0
    4f4c:	e1a00006 	mov	r0, r6
    4f50:	e1a05001 	mov	r5, r1
    4f54:	eb0013a4 	bl	9dec <__floatsidf>
    4f58:	e28f2e39 	add	r2, pc, #912	; 0x390
    4f5c:	e892000c 	ldmia	r2, {r2, r3}
    4f60:	eb00118f 	bl	95a4 <__muldf3>
    4f64:	e1a02000 	mov	r2, r0
    4f68:	e1a03001 	mov	r3, r1
    4f6c:	e1a00004 	mov	r0, r4
    4f70:	e1a01005 	mov	r1, r5
    4f74:	eb001163 	bl	9508 <__adddf3>
    4f78:	e1a04000 	mov	r4, r0
    4f7c:	e1a05001 	mov	r5, r1
    4f80:	eb0013d7 	bl	9ee4 <__fixdfsi>
    4f84:	e1a01005 	mov	r1, r5
    4f88:	e58d0024 	str	r0, [sp, #36]
    4f8c:	e3a02000 	mov	r2, #0	; 0x0
    4f90:	e1a00004 	mov	r0, r4
    4f94:	e3a03000 	mov	r3, #0	; 0x0
    4f98:	eb001376 	bl	9d78 <__ltdf2>
    4f9c:	e3500000 	cmp	r0, #0	; 0x0
    4fa0:	ba0002fd 	blt	5b9c <.text+0x5b9c>
    4fa4:	e59de024 	ldr	lr, [sp, #36]
    4fa8:	e35e0016 	cmp	lr, #22	; 0x16
    4fac:	83a00001 	movhi	r0, #1	; 0x1
    4fb0:	858d0028 	strhi	r0, [sp, #40]
    4fb4:	8a00000e 	bhi	4ff4 <_dtoa_r+0x214>
    4fb8:	e59d2024 	ldr	r2, [sp, #36]
    4fbc:	e59f1344 	ldr	r1, [pc, #836]	; 5308 <.text+0x5308>
    4fc0:	e0811182 	add	r1, r1, r2, lsl #3
    4fc4:	e891000c 	ldmia	r1, {r2, r3}
    4fc8:	e28d000c 	add	r0, sp, #12	; 0xc
    4fcc:	e8900003 	ldmia	r0, {r0, r1}
    4fd0:	eb001368 	bl	9d78 <__ltdf2>
    4fd4:	e3500000 	cmp	r0, #0	; 0x0
    4fd8:	b59dc024 	ldrlt	ip, [sp, #36]
    4fdc:	a3a03000 	movge	r3, #0	; 0x0
    4fe0:	b24cc001 	sublt	ip, ip, #1	; 0x1
    4fe4:	b3a0e000 	movlt	lr, #0	; 0x0
    4fe8:	a58d3028 	strge	r3, [sp, #40]
    4fec:	b58dc024 	strlt	ip, [sp, #36]
    4ff0:	b58de028 	strlt	lr, [sp, #40]
    4ff4:	e0663007 	rsb	r3, r6, r7
    4ff8:	e2532001 	subs	r2, r3, #1	; 0x1
    4ffc:	e59d1024 	ldr	r1, [sp, #36]
    5000:	42622000 	rsbmi	r2, r2, #0	; 0x0
    5004:	53a00000 	movpl	r0, #0	; 0x0
    5008:	51a0b002 	movpl	fp, r2
    500c:	458d2014 	strmi	r2, [sp, #20]
    5010:	43a0b000 	movmi	fp, #0	; 0x0
    5014:	558d0014 	strpl	r0, [sp, #20]
    5018:	e3510000 	cmp	r1, #0	; 0x0
    501c:	a3a02000 	movge	r2, #0	; 0x0
    5020:	a08bb001 	addge	fp, fp, r1
    5024:	a58d1030 	strge	r1, [sp, #48]
    5028:	a58d2018 	strge	r2, [sp, #24]
    502c:	ba0002e6 	blt	5bcc <.text+0x5bcc>
    5030:	e59d1004 	ldr	r1, [sp, #4]
    5034:	e3510009 	cmp	r1, #9	; 0x9
    5038:	83a02000 	movhi	r2, #0	; 0x0
    503c:	858d2004 	strhi	r2, [sp, #4]
    5040:	83a05001 	movhi	r5, #1	; 0x1
    5044:	8a00003e 	bhi	5144 <.text+0x5144>
    5048:	e59d3004 	ldr	r3, [sp, #4]
    504c:	e3530005 	cmp	r3, #5	; 0x5
    5050:	c59dc004 	ldrgt	ip, [sp, #4]
    5054:	c24cc004 	subgt	ip, ip, #4	; 0x4
    5058:	c58dc004 	strgt	ip, [sp, #4]
    505c:	e59de004 	ldr	lr, [sp, #4]
    5060:	d3a00001 	movle	r0, #1	; 0x1
    5064:	c3a00000 	movgt	r0, #0	; 0x0
    5068:	e35e0005 	cmp	lr, #5	; 0x5
    506c:	979ff10e 	ldrls	pc, [pc, lr, lsl #2]
    5070:	ea000279 	b	5a5c <.text+0x5a5c>
    5074:	00005140 	andeq	r5, r0, r0, asr #2
    5078:	00005140 	andeq	r5, r0, r0, asr #2
    507c:	00005b4c 	andeq	r5, r0, ip, asr #22
    5080:	00005ac0 	andeq	r5, r0, r0, asr #21
    5084:	00005b04 	andeq	r5, r0, r4, lsl #22
    5088:	00005b40 	andeq	r5, r0, r0, asr #22
    508c:	e3a03c27 	mov	r3, #9984	; 0x2700
    5090:	e59dc078 	ldr	ip, [sp, #120]
    5094:	e283300f 	add	r3, r3, #15	; 0xf
    5098:	e3590000 	cmp	r9, #0	; 0x0
    509c:	e58c3000 	str	r3, [ip]
    50a0:	0a00000a 	beq	50d0 <.text+0x50d0>
    50a4:	e59f0254 	ldr	r0, [pc, #596]	; 5300 <.text+0x5300>
    50a8:	e59de080 	ldr	lr, [sp, #128]
    50ac:	e35e0000 	cmp	lr, #0	; 0x0
    50b0:	0affff80 	beq	4eb8 <_dtoa_r+0xd8>
    50b4:	e5d03003 	ldrb	r3, [r0, #3]
    50b8:	e59d1080 	ldr	r1, [sp, #128]
    50bc:	e3530000 	cmp	r3, #0	; 0x0
    50c0:	e2803003 	add	r3, r0, #3	; 0x3
    50c4:	12803008 	addne	r3, r0, #8	; 0x8
    50c8:	e5813000 	str	r3, [r1]
    50cc:	eaffff79 	b	4eb8 <_dtoa_r+0xd8>
    50d0:	e3c834ff 	bic	r3, r8, #-16777216	; 0xff000000
    50d4:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    50d8:	e3530000 	cmp	r3, #0	; 0x0
    50dc:	059f0220 	ldreq	r0, [pc, #544]	; 5304 <.text+0x5304>
    50e0:	0afffff0 	beq	50a8 <.text+0x50a8>
    50e4:	eaffffee 	b	50a4 <.text+0x50a4>
    50e8:	e28d2048 	add	r2, sp, #72	; 0x48
    50ec:	e8920084 	ldmia	r2, {r2, r7}
    50f0:	e2873e43 	add	r3, r7, #1072	; 0x430
    50f4:	e2833002 	add	r3, r3, #2	; 0x2
    50f8:	e0835002 	add	r5, r3, r2
    50fc:	e3550020 	cmp	r5, #32	; 0x20
    5100:	c2453020 	subgt	r3, r5, #32	; 0x20
    5104:	c1a03339 	movgt	r3, r9, lsr r3
    5108:	c2652040 	rsbgt	r2, r5, #64	; 0x40
    510c:	d2653020 	rsble	r3, r5, #32	; 0x20
    5110:	c1834218 	orrgt	r4, r3, r8, lsl r2
    5114:	d1a04319 	movle	r4, r9, lsl r3
    5118:	e1a00004 	mov	r0, r4
    511c:	eb001332 	bl	9dec <__floatsidf>
    5120:	e3540000 	cmp	r4, #0	; 0x0
    5124:	ba0003c4 	blt	603c <.text+0x603c>
    5128:	e2456e43 	sub	r6, r5, #1072	; 0x430
    512c:	e3a03001 	mov	r3, #1	; 0x1
    5130:	e2466003 	sub	r6, r6, #3	; 0x3
    5134:	e240061f 	sub	r0, r0, #32505856	; 0x1f00000
    5138:	e58d3034 	str	r3, [sp, #52]
    513c:	eaffff77 	b	4f20 <_dtoa_r+0x140>
    5140:	e1a05000 	mov	r5, r0
    5144:	e3a03000 	mov	r3, #0	; 0x0
    5148:	e3e0c000 	mvn	ip, #0	; 0x0
    514c:	e3a0e001 	mov	lr, #1	; 0x1
    5150:	e58d3074 	str	r3, [sp, #116]
    5154:	e58dc020 	str	ip, [sp, #32]
    5158:	e58dc01c 	str	ip, [sp, #28]
    515c:	e58de02c 	str	lr, [sp, #44]
    5160:	e1a04003 	mov	r4, r3
    5164:	e59dc008 	ldr	ip, [sp, #8]
    5168:	e3a03000 	mov	r3, #0	; 0x0
    516c:	e58c3044 	str	r3, [ip, #68]
    5170:	e59d0008 	ldr	r0, [sp, #8]
    5174:	e5901044 	ldr	r1, [r0, #68]
    5178:	eb000afd 	bl	7d74 <_Balloc>
    517c:	e59dc008 	ldr	ip, [sp, #8]
    5180:	e1150004 	tst	r5, r4
    5184:	e58d0040 	str	r0, [sp, #64]
    5188:	e58c0040 	str	r0, [ip, #64]
    518c:	0a0000d8 	beq	54f4 <.text+0x54f4>
    5190:	e59de024 	ldr	lr, [sp, #36]
    5194:	e35e0000 	cmp	lr, #0	; 0x0
    5198:	da000385 	ble	5fb4 <.text+0x5fb4>
    519c:	e59f3164 	ldr	r3, [pc, #356]	; 5308 <.text+0x5308>
    51a0:	e20e200f 	and	r2, lr, #15	; 0xf
    51a4:	e1a0424e 	mov	r4, lr, asr #4
    51a8:	e0833182 	add	r3, r3, r2, lsl #3
    51ac:	e3140010 	tst	r4, #16	; 0x10
    51b0:	e8930060 	ldmia	r3, {r5, r6}
    51b4:	03a0a002 	moveq	sl, #2	; 0x2
    51b8:	1a0001b0 	bne	5880 <.text+0x5880>
    51bc:	e3540000 	cmp	r4, #0	; 0x0
    51c0:	0a00000c 	beq	51f8 <.text+0x51f8>
    51c4:	e59f7140 	ldr	r7, [pc, #320]	; 530c <.text+0x530c>
    51c8:	e3140001 	tst	r4, #1	; 0x1
    51cc:	e1a00005 	mov	r0, r5
    51d0:	e1a01006 	mov	r1, r6
    51d4:	0a000004 	beq	51ec <.text+0x51ec>
    51d8:	e897000c 	ldmia	r7, {r2, r3}
    51dc:	eb0010f0 	bl	95a4 <__muldf3>
    51e0:	e28aa001 	add	sl, sl, #1	; 0x1
    51e4:	e1a05000 	mov	r5, r0
    51e8:	e1a06001 	mov	r6, r1
    51ec:	e1b040c4 	movs	r4, r4, asr #1
    51f0:	e2877008 	add	r7, r7, #8	; 0x8
    51f4:	1afffff3 	bne	51c8 <.text+0x51c8>
    51f8:	e1a00008 	mov	r0, r8
    51fc:	e1a01009 	mov	r1, r9
    5200:	e1a02005 	mov	r2, r5
    5204:	e1a03006 	mov	r3, r6
    5208:	eb0011c9 	bl	9934 <__divdf3>
    520c:	e1a08000 	mov	r8, r0
    5210:	e1a09001 	mov	r9, r1
    5214:	e59d1028 	ldr	r1, [sp, #40]
    5218:	e3510000 	cmp	r1, #0	; 0x0
    521c:	0a00003b 	beq	5310 <.text+0x5310>
    5220:	e3a025ff 	mov	r2, #1069547520	; 0x3fc00000
    5224:	e2822603 	add	r2, r2, #3145728	; 0x300000
    5228:	e3a03000 	mov	r3, #0	; 0x0
    522c:	e1a00008 	mov	r0, r8
    5230:	e1a01009 	mov	r1, r9
    5234:	eb0012cf 	bl	9d78 <__ltdf2>
    5238:	e59d201c 	ldr	r2, [sp, #28]
    523c:	e3500000 	cmp	r0, #0	; 0x0
    5240:	e3a03000 	mov	r3, #0	; 0x0
    5244:	b3a03001 	movlt	r3, #1	; 0x1
    5248:	e3520000 	cmp	r2, #0	; 0x0
    524c:	d3a03000 	movle	r3, #0	; 0x0
    5250:	c2033001 	andgt	r3, r3, #1	; 0x1
    5254:	e3530000 	cmp	r3, #0	; 0x0
    5258:	e1a04008 	mov	r4, r8
    525c:	e1a05009 	mov	r5, r9
    5260:	0a00002a 	beq	5310 <.text+0x5310>
    5264:	e59d3020 	ldr	r3, [sp, #32]
    5268:	e3530000 	cmp	r3, #0	; 0x0
    526c:	da00009e 	ble	54ec <.text+0x54ec>
    5270:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5274:	e2822709 	add	r2, r2, #2359296	; 0x240000
    5278:	e3a03000 	mov	r3, #0	; 0x0
    527c:	e1a00008 	mov	r0, r8
    5280:	e1a01009 	mov	r1, r9
    5284:	eb0010c6 	bl	95a4 <__muldf3>
    5288:	e1a04000 	mov	r4, r0
    528c:	e28a0001 	add	r0, sl, #1	; 0x1
    5290:	e1a05001 	mov	r5, r1
    5294:	eb0012d4 	bl	9dec <__floatsidf>
    5298:	e1a02000 	mov	r2, r0
    529c:	e1a03001 	mov	r3, r1
    52a0:	e1a00004 	mov	r0, r4
    52a4:	e1a01005 	mov	r1, r5
    52a8:	eb0010bd 	bl	95a4 <__muldf3>
    52ac:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    52b0:	e2822707 	add	r2, r2, #1835008	; 0x1c0000
    52b4:	e3a03000 	mov	r3, #0	; 0x0
    52b8:	eb001092 	bl	9508 <__adddf3>
    52bc:	e28da020 	add	sl, sp, #32	; 0x20
    52c0:	e89a1400 	ldmia	sl, {sl, ip}
    52c4:	e24cc001 	sub	ip, ip, #1	; 0x1
    52c8:	e1a07001 	mov	r7, r1
    52cc:	e1a08004 	mov	r8, r4
    52d0:	e1a09005 	mov	r9, r5
    52d4:	e240650d 	sub	r6, r0, #54525952	; 0x3400000
    52d8:	e58dc044 	str	ip, [sp, #68]
    52dc:	ea00001c 	b	5354 <.text+0x5354>
    52e0:	3fd287a7 	swicc	0x00d287a7
    52e4:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
    52e8:	3fc68a28 	swicc	0x00c68a28
    52ec:	8b60c8b3 	blhi	18375c0 <Top_Stack+0x16335c0>
    52f0:	3fd34413 	swicc	0x00d34413
    52f4:	509f79fb 	ldrplsh	r7, [pc], fp
    52f8:	0000abf1 	streqd	sl, [r0], -r1
    52fc:	0000abf0 	streqd	sl, [r0], -r0
    5300:	0000ac2c 	andeq	sl, r0, ip, lsr #24
    5304:	0000ac20 	andeq	sl, r0, r0, lsr #24
    5308:	0000a724 	andeq	sl, r0, r4, lsr #14
    530c:	0000a7ec 	andeq	sl, r0, ip, ror #15
    5310:	e1a0000a 	mov	r0, sl
    5314:	eb0012b4 	bl	9dec <__floatsidf>
    5318:	e1a02008 	mov	r2, r8
    531c:	e1a03009 	mov	r3, r9
    5320:	eb00109f 	bl	95a4 <__muldf3>
    5324:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5328:	e2822707 	add	r2, r2, #1835008	; 0x1c0000
    532c:	e3a03000 	mov	r3, #0	; 0x0
    5330:	eb001074 	bl	9508 <__adddf3>
    5334:	e59de01c 	ldr	lr, [sp, #28]
    5338:	e35e0000 	cmp	lr, #0	; 0x0
    533c:	e1a07001 	mov	r7, r1
    5340:	e240650d 	sub	r6, r0, #54525952	; 0x3400000
    5344:	0a000158 	beq	58ac <.text+0x58ac>
    5348:	e59d0024 	ldr	r0, [sp, #36]
    534c:	e59da01c 	ldr	sl, [sp, #28]
    5350:	e58d0044 	str	r0, [sp, #68]
    5354:	e59d102c 	ldr	r1, [sp, #44]
    5358:	e3510000 	cmp	r1, #0	; 0x0
    535c:	0a0002c1 	beq	5e68 <.text+0x5e68>
    5360:	e51f1060 	ldr	r1, [pc, #-96]	; 5308 <.text+0x5308>
    5364:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    5368:	e081118a 	add	r1, r1, sl, lsl #3
    536c:	e911000c 	ldmdb	r1, {r2, r3}
    5370:	e2800602 	add	r0, r0, #2097152	; 0x200000
    5374:	e3a01000 	mov	r1, #0	; 0x0
    5378:	eb00116d 	bl	9934 <__divdf3>
    537c:	e1a02006 	mov	r2, r6
    5380:	e1a03007 	mov	r3, r7
    5384:	eb001047 	bl	94a8 <__subdf3>
    5388:	e1a06008 	mov	r6, r8
    538c:	e1a07009 	mov	r7, r9
    5390:	e1a08000 	mov	r8, r0
    5394:	e1a09001 	mov	r9, r1
    5398:	e1a00006 	mov	r0, r6
    539c:	e1a01007 	mov	r1, r7
    53a0:	eb0012cf 	bl	9ee4 <__fixdfsi>
    53a4:	e1a04000 	mov	r4, r0
    53a8:	eb00128f 	bl	9dec <__floatsidf>
    53ac:	e1a02000 	mov	r2, r0
    53b0:	e1a03001 	mov	r3, r1
    53b4:	e1a00006 	mov	r0, r6
    53b8:	e1a01007 	mov	r1, r7
    53bc:	eb001039 	bl	94a8 <__subdf3>
    53c0:	e59d7040 	ldr	r7, [sp, #64]
    53c4:	e2844030 	add	r4, r4, #48	; 0x30
    53c8:	e4c74001 	strb	r4, [r7], #1
    53cc:	e1a02008 	mov	r2, r8
    53d0:	e1a03009 	mov	r3, r9
    53d4:	e1a05000 	mov	r5, r0
    53d8:	e1a06001 	mov	r6, r1
    53dc:	eb001265 	bl	9d78 <__ltdf2>
    53e0:	e3500000 	cmp	r0, #0	; 0x0
    53e4:	ba00003d 	blt	54e0 <.text+0x54e0>
    53e8:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    53ec:	e1a02005 	mov	r2, r5
    53f0:	e1a03006 	mov	r3, r6
    53f4:	e2800603 	add	r0, r0, #3145728	; 0x300000
    53f8:	e3a01000 	mov	r1, #0	; 0x0
    53fc:	eb001029 	bl	94a8 <__subdf3>
    5400:	e1a02008 	mov	r2, r8
    5404:	e1a03009 	mov	r3, r9
    5408:	eb00125a 	bl	9d78 <__ltdf2>
    540c:	e3500000 	cmp	r0, #0	; 0x0
    5410:	ba000088 	blt	5638 <.text+0x5638>
    5414:	e35a0001 	cmp	sl, #1	; 0x1
    5418:	ca00000a 	bgt	5448 <.text+0x5448>
    541c:	ea000032 	b	54ec <.text+0x54ec>
    5420:	eb001020 	bl	94a8 <__subdf3>
    5424:	e1a02008 	mov	r2, r8
    5428:	e1a03009 	mov	r3, r9
    542c:	eb001251 	bl	9d78 <__ltdf2>
    5430:	e59d2040 	ldr	r2, [sp, #64]
    5434:	e3500000 	cmp	r0, #0	; 0x0
    5438:	e08a3002 	add	r3, sl, r2
    543c:	ba00007d 	blt	5638 <.text+0x5638>
    5440:	e1570003 	cmp	r7, r3
    5444:	0a000028 	beq	54ec <.text+0x54ec>
    5448:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    544c:	e1a00008 	mov	r0, r8
    5450:	e1a01009 	mov	r1, r9
    5454:	e2822709 	add	r2, r2, #2359296	; 0x240000
    5458:	e3a03000 	mov	r3, #0	; 0x0
    545c:	eb001050 	bl	95a4 <__muldf3>
    5460:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5464:	e2822709 	add	r2, r2, #2359296	; 0x240000
    5468:	e3a03000 	mov	r3, #0	; 0x0
    546c:	e1a08000 	mov	r8, r0
    5470:	e1a09001 	mov	r9, r1
    5474:	e1a00005 	mov	r0, r5
    5478:	e1a01006 	mov	r1, r6
    547c:	eb001048 	bl	95a4 <__muldf3>
    5480:	e1a06001 	mov	r6, r1
    5484:	e1a05000 	mov	r5, r0
    5488:	eb001295 	bl	9ee4 <__fixdfsi>
    548c:	e1a04000 	mov	r4, r0
    5490:	eb001255 	bl	9dec <__floatsidf>
    5494:	e1a02000 	mov	r2, r0
    5498:	e1a03001 	mov	r3, r1
    549c:	e1a00005 	mov	r0, r5
    54a0:	e1a01006 	mov	r1, r6
    54a4:	eb000fff 	bl	94a8 <__subdf3>
    54a8:	e2844030 	add	r4, r4, #48	; 0x30
    54ac:	e1a02008 	mov	r2, r8
    54b0:	e1a03009 	mov	r3, r9
    54b4:	e4c74001 	strb	r4, [r7], #1
    54b8:	e1a06001 	mov	r6, r1
    54bc:	e1a05000 	mov	r5, r0
    54c0:	eb00122c 	bl	9d78 <__ltdf2>
    54c4:	e3500000 	cmp	r0, #0	; 0x0
    54c8:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    54cc:	e1a02005 	mov	r2, r5
    54d0:	e1a03006 	mov	r3, r6
    54d4:	e2800603 	add	r0, r0, #3145728	; 0x300000
    54d8:	e3a01000 	mov	r1, #0	; 0x0
    54dc:	aaffffcf 	bge	5420 <.text+0x5420>
    54e0:	e59d3044 	ldr	r3, [sp, #68]
    54e4:	e58d3024 	str	r3, [sp, #36]
    54e8:	ea00011a 	b	5958 <.text+0x5958>
    54ec:	e28d800c 	add	r8, sp, #12	; 0xc
    54f0:	e8980300 	ldmia	r8, {r8, r9}
    54f4:	e59d2048 	ldr	r2, [sp, #72]
    54f8:	e59de024 	ldr	lr, [sp, #36]
    54fc:	e1e03002 	mvn	r3, r2
    5500:	e1a03fa3 	mov	r3, r3, lsr #31
    5504:	e35e000e 	cmp	lr, #14	; 0xe
    5508:	c3a03000 	movgt	r3, #0	; 0x0
    550c:	e3530000 	cmp	r3, #0	; 0x0
    5510:	0a00005d 	beq	568c <.text+0x568c>
    5514:	e59d001c 	ldr	r0, [sp, #28]
    5518:	e59d1074 	ldr	r1, [sp, #116]
    551c:	e51f321c 	ldr	r3, [pc, #-540]	; 5308 <.text+0x5308>
    5520:	e3500000 	cmp	r0, #0	; 0x0
    5524:	c3a02000 	movgt	r2, #0	; 0x0
    5528:	d3a02001 	movle	r2, #1	; 0x1
    552c:	e083318e 	add	r3, r3, lr, lsl #3
    5530:	e0121fa1 	ands	r1, r2, r1, lsr #31
    5534:	e8930c00 	ldmia	r3, {sl, fp}
    5538:	1a000137 	bne	5a1c <.text+0x5a1c>
    553c:	e59d3040 	ldr	r3, [sp, #64]
    5540:	e59d201c 	ldr	r2, [sp, #28]
    5544:	e1a04008 	mov	r4, r8
    5548:	e1a05009 	mov	r5, r9
    554c:	e0828003 	add	r8, r2, r3
    5550:	e1a07003 	mov	r7, r3
    5554:	ea000007 	b	5578 <.text+0x5578>
    5558:	eb001011 	bl	95a4 <__muldf3>
    555c:	e3a02000 	mov	r2, #0	; 0x0
    5560:	e3a03000 	mov	r3, #0	; 0x0
    5564:	e1a04000 	mov	r4, r0
    5568:	e1a05001 	mov	r5, r1
    556c:	eb00119b 	bl	9be0 <__nedf2>
    5570:	e3500000 	cmp	r0, #0	; 0x0
    5574:	0a0000f7 	beq	5958 <.text+0x5958>
    5578:	e1a0200a 	mov	r2, sl
    557c:	e1a0300b 	mov	r3, fp
    5580:	e1a00004 	mov	r0, r4
    5584:	e1a01005 	mov	r1, r5
    5588:	eb0010e9 	bl	9934 <__divdf3>
    558c:	eb001254 	bl	9ee4 <__fixdfsi>
    5590:	e1a06000 	mov	r6, r0
    5594:	eb001214 	bl	9dec <__floatsidf>
    5598:	e1a02000 	mov	r2, r0
    559c:	e1a03001 	mov	r3, r1
    55a0:	e1a0000a 	mov	r0, sl
    55a4:	e1a0100b 	mov	r1, fp
    55a8:	eb000ffd 	bl	95a4 <__muldf3>
    55ac:	e1a02000 	mov	r2, r0
    55b0:	e1a03001 	mov	r3, r1
    55b4:	e1a00004 	mov	r0, r4
    55b8:	e1a01005 	mov	r1, r5
    55bc:	eb000fb9 	bl	94a8 <__subdf3>
    55c0:	e286c030 	add	ip, r6, #48	; 0x30
    55c4:	e4c7c001 	strb	ip, [r7], #1
    55c8:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    55cc:	e1580007 	cmp	r8, r7
    55d0:	e2822709 	add	r2, r2, #2359296	; 0x240000
    55d4:	e3a03000 	mov	r3, #0	; 0x0
    55d8:	1affffde 	bne	5558 <.text+0x5558>
    55dc:	e1a02000 	mov	r2, r0
    55e0:	e1a03001 	mov	r3, r1
    55e4:	eb000fc7 	bl	9508 <__adddf3>
    55e8:	e1a04000 	mov	r4, r0
    55ec:	e1a05001 	mov	r5, r1
    55f0:	e1a0000a 	mov	r0, sl
    55f4:	e1a0100b 	mov	r1, fp
    55f8:	e1a02004 	mov	r2, r4
    55fc:	e1a03005 	mov	r3, r5
    5600:	eb0011dc 	bl	9d78 <__ltdf2>
    5604:	e3500000 	cmp	r0, #0	; 0x0
    5608:	ba000008 	blt	5630 <.text+0x5630>
    560c:	e1a0000a 	mov	r0, sl
    5610:	e1a0100b 	mov	r1, fp
    5614:	e1a02004 	mov	r2, r4
    5618:	e1a03005 	mov	r3, r5
    561c:	eb00114d 	bl	9b58 <__eqdf2>
    5620:	e3500000 	cmp	r0, #0	; 0x0
    5624:	1a0000cb 	bne	5958 <.text+0x5958>
    5628:	e3160001 	tst	r6, #1	; 0x1
    562c:	0a0000c9 	beq	5958 <.text+0x5958>
    5630:	e59d0024 	ldr	r0, [sp, #36]
    5634:	e58d0044 	str	r0, [sp, #68]
    5638:	e1a02007 	mov	r2, r7
    563c:	e59d3040 	ldr	r3, [sp, #64]
    5640:	e0671003 	rsb	r1, r7, r3
    5644:	e5723001 	ldrb	r3, [r2, #-1]!
    5648:	e3530039 	cmp	r3, #57	; 0x39
    564c:	1a000008 	bne	5674 <.text+0x5674>
    5650:	e59dc040 	ldr	ip, [sp, #64]
    5654:	e15c0002 	cmp	ip, r2
    5658:	1afffff7 	bne	563c <.text+0x563c>
    565c:	e3a03030 	mov	r3, #48	; 0x30
    5660:	e5cc3000 	strb	r3, [ip]
    5664:	e59de044 	ldr	lr, [sp, #68]
    5668:	e28ee001 	add	lr, lr, #1	; 0x1
    566c:	e7d13007 	ldrb	r3, [r1, r7]
    5670:	e58de044 	str	lr, [sp, #68]
    5674:	e2833001 	add	r3, r3, #1	; 0x1
    5678:	e4c23001 	strb	r3, [r2], #1
    567c:	e59dc044 	ldr	ip, [sp, #68]
    5680:	e1a07002 	mov	r7, r2
    5684:	e58dc024 	str	ip, [sp, #36]
    5688:	ea0000b2 	b	5958 <.text+0x5958>
    568c:	e59de02c 	ldr	lr, [sp, #44]
    5690:	e35e0000 	cmp	lr, #0	; 0x0
    5694:	1a0000bf 	bne	5998 <.text+0x5998>
    5698:	e59d7014 	ldr	r7, [sp, #20]
    569c:	e59d5018 	ldr	r5, [sp, #24]
    56a0:	e1a0a00e 	mov	sl, lr
    56a4:	e3570000 	cmp	r7, #0	; 0x0
    56a8:	c35b0000 	cmpgt	fp, #0	; 0x0
    56ac:	da000007 	ble	56d0 <.text+0x56d0>
    56b0:	e59de014 	ldr	lr, [sp, #20]
    56b4:	e157000b 	cmp	r7, fp
    56b8:	b1a03007 	movlt	r3, r7
    56bc:	a1a0300b 	movge	r3, fp
    56c0:	e063e00e 	rsb	lr, r3, lr
    56c4:	e58de014 	str	lr, [sp, #20]
    56c8:	e063b00b 	rsb	fp, r3, fp
    56cc:	e0637007 	rsb	r7, r3, r7
    56d0:	e59d0018 	ldr	r0, [sp, #24]
    56d4:	e3500000 	cmp	r0, #0	; 0x0
    56d8:	da000015 	ble	5734 <.text+0x5734>
    56dc:	e59d102c 	ldr	r1, [sp, #44]
    56e0:	e3510000 	cmp	r1, #0	; 0x0
    56e4:	0a00027b 	beq	60d8 <.text+0x60d8>
    56e8:	e3550000 	cmp	r5, #0	; 0x0
    56ec:	da00000d 	ble	5728 <.text+0x5728>
    56f0:	e1a0100a 	mov	r1, sl
    56f4:	e1a02005 	mov	r2, r5
    56f8:	e59d0008 	ldr	r0, [sp, #8]
    56fc:	eb000b43 	bl	8410 <_pow5mult>
    5700:	e1a0a000 	mov	sl, r0
    5704:	e1a0100a 	mov	r1, sl
    5708:	e59d2038 	ldr	r2, [sp, #56]
    570c:	e59d0008 	ldr	r0, [sp, #8]
    5710:	eb000a94 	bl	8168 <_multiply>
    5714:	e59d1038 	ldr	r1, [sp, #56]
    5718:	e1a04000 	mov	r4, r0
    571c:	e59d0008 	ldr	r0, [sp, #8]
    5720:	eb0008c3 	bl	7a34 <_Bfree>
    5724:	e58d4038 	str	r4, [sp, #56]
    5728:	e59d3018 	ldr	r3, [sp, #24]
    572c:	e0532005 	subs	r2, r3, r5
    5730:	1a000270 	bne	60f8 <.text+0x60f8>
    5734:	e59d0008 	ldr	r0, [sp, #8]
    5738:	e3a01001 	mov	r1, #1	; 0x1
    573c:	eb000af9 	bl	8328 <_i2b>
    5740:	e59dc030 	ldr	ip, [sp, #48]
    5744:	e35c0000 	cmp	ip, #0	; 0x0
    5748:	e1a06000 	mov	r6, r0
    574c:	da000004 	ble	5764 <.text+0x5764>
    5750:	e1a01000 	mov	r1, r0
    5754:	e1a0200c 	mov	r2, ip
    5758:	e59d0008 	ldr	r0, [sp, #8]
    575c:	eb000b2b 	bl	8410 <_pow5mult>
    5760:	e1a06000 	mov	r6, r0
    5764:	e59de004 	ldr	lr, [sp, #4]
    5768:	e35e0001 	cmp	lr, #1	; 0x1
    576c:	da0000f9 	ble	5b58 <.text+0x5b58>
    5770:	e3a04000 	mov	r4, #0	; 0x0
    5774:	e59d1030 	ldr	r1, [sp, #48]
    5778:	e3510000 	cmp	r1, #0	; 0x0
    577c:	03a03001 	moveq	r3, #1	; 0x1
    5780:	1a000232 	bne	6050 <.text+0x6050>
    5784:	e08b3003 	add	r3, fp, r3
    5788:	e213301f 	ands	r3, r3, #31	; 0x1f
    578c:	03a0301c 	moveq	r3, #28	; 0x1c
    5790:	0a000119 	beq	5bfc <.text+0x5bfc>
    5794:	e2633020 	rsb	r3, r3, #32	; 0x20
    5798:	e3530004 	cmp	r3, #4	; 0x4
    579c:	da000113 	ble	5bf0 <.text+0x5bf0>
    57a0:	e59d2014 	ldr	r2, [sp, #20]
    57a4:	e2433004 	sub	r3, r3, #4	; 0x4
    57a8:	e0822003 	add	r2, r2, r3
    57ac:	e58d2014 	str	r2, [sp, #20]
    57b0:	e08bb003 	add	fp, fp, r3
    57b4:	e0877003 	add	r7, r7, r3
    57b8:	e59de014 	ldr	lr, [sp, #20]
    57bc:	e35e0000 	cmp	lr, #0	; 0x0
    57c0:	da000004 	ble	57d8 <.text+0x57d8>
    57c4:	e59d1038 	ldr	r1, [sp, #56]
    57c8:	e1a0200e 	mov	r2, lr
    57cc:	e59d0008 	ldr	r0, [sp, #8]
    57d0:	eb000a27 	bl	8074 <_lshift>
    57d4:	e58d0038 	str	r0, [sp, #56]
    57d8:	e35b0000 	cmp	fp, #0	; 0x0
    57dc:	da000004 	ble	57f4 <.text+0x57f4>
    57e0:	e1a01006 	mov	r1, r6
    57e4:	e1a0200b 	mov	r2, fp
    57e8:	e59d0008 	ldr	r0, [sp, #8]
    57ec:	eb000a20 	bl	8074 <_lshift>
    57f0:	e1a06000 	mov	r6, r0
    57f4:	e59d0028 	ldr	r0, [sp, #40]
    57f8:	e3500000 	cmp	r0, #0	; 0x0
    57fc:	1a000219 	bne	6068 <.text+0x6068>
    5800:	e59de01c 	ldr	lr, [sp, #28]
    5804:	e59d0004 	ldr	r0, [sp, #4]
    5808:	e35e0000 	cmp	lr, #0	; 0x0
    580c:	c3a03000 	movgt	r3, #0	; 0x0
    5810:	d3a03001 	movle	r3, #1	; 0x1
    5814:	e3500002 	cmp	r0, #2	; 0x2
    5818:	d3a03000 	movle	r3, #0	; 0x0
    581c:	e3530000 	cmp	r3, #0	; 0x0
    5820:	0a0000fb 	beq	5c14 <.text+0x5c14>
    5824:	e35e0000 	cmp	lr, #0	; 0x0
    5828:	ba000037 	blt	590c <.text+0x590c>
    582c:	e1a01006 	mov	r1, r6
    5830:	e3a02005 	mov	r2, #5	; 0x5
    5834:	e3a03000 	mov	r3, #0	; 0x0
    5838:	e59d0008 	ldr	r0, [sp, #8]
    583c:	eb000ac1 	bl	8348 <_multadd>
    5840:	e1a06000 	mov	r6, r0
    5844:	e1a01006 	mov	r1, r6
    5848:	e59d0038 	ldr	r0, [sp, #56]
    584c:	eb0008ba 	bl	7b3c <__mcmp>
    5850:	e3500000 	cmp	r0, #0	; 0x0
    5854:	da00002c 	ble	590c <.text+0x590c>
    5858:	e59d7040 	ldr	r7, [sp, #64]
    585c:	e3a03031 	mov	r3, #49	; 0x31
    5860:	e4c73001 	strb	r3, [r7], #1
    5864:	e59d3024 	ldr	r3, [sp, #36]
    5868:	e3a0c000 	mov	ip, #0	; 0x0
    586c:	e2833001 	add	r3, r3, #1	; 0x1
    5870:	e1a0b00a 	mov	fp, sl
    5874:	e58d3024 	str	r3, [sp, #36]
    5878:	e58dc03c 	str	ip, [sp, #60]
    587c:	ea000029 	b	5928 <.text+0x5928>
    5880:	e51f157c 	ldr	r1, [pc, #-1404]	; 530c <.text+0x530c>
    5884:	e2812020 	add	r2, r1, #32	; 0x20
    5888:	e892000c 	ldmia	r2, {r2, r3}
    588c:	e28d000c 	add	r0, sp, #12	; 0xc
    5890:	e8900003 	ldmia	r0, {r0, r1}
    5894:	eb001026 	bl	9934 <__divdf3>
    5898:	e204400f 	and	r4, r4, #15	; 0xf
    589c:	e1a08000 	mov	r8, r0
    58a0:	e1a09001 	mov	r9, r1
    58a4:	e3a0a003 	mov	sl, #3	; 0x3
    58a8:	eafffe43 	b	51bc <.text+0x51bc>
    58ac:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    58b0:	e1a00008 	mov	r0, r8
    58b4:	e1a01009 	mov	r1, r9
    58b8:	e2822705 	add	r2, r2, #1310720	; 0x140000
    58bc:	e3a03000 	mov	r3, #0	; 0x0
    58c0:	eb000ef8 	bl	94a8 <__subdf3>
    58c4:	e1a02006 	mov	r2, r6
    58c8:	e1a03007 	mov	r3, r7
    58cc:	e1a08000 	mov	r8, r0
    58d0:	e1a09001 	mov	r9, r1
    58d4:	eb0010e3 	bl	9c68 <__gtdf2>
    58d8:	e3500000 	cmp	r0, #0	; 0x0
    58dc:	e1a04006 	mov	r4, r6
    58e0:	e1a05007 	mov	r5, r7
    58e4:	ca000059 	bgt	5a50 <.text+0x5a50>
    58e8:	e2862102 	add	r2, r6, #-2147483648	; 0x80000000
    58ec:	e1a03007 	mov	r3, r7
    58f0:	e1a00008 	mov	r0, r8
    58f4:	e1a01009 	mov	r1, r9
    58f8:	eb00111e 	bl	9d78 <__ltdf2>
    58fc:	e3500000 	cmp	r0, #0	; 0x0
    5900:	aafffef9 	bge	54ec <.text+0x54ec>
    5904:	e3a06000 	mov	r6, #0	; 0x0
    5908:	e1a0a006 	mov	sl, r6
    590c:	e59d1074 	ldr	r1, [sp, #116]
    5910:	e3a02000 	mov	r2, #0	; 0x0
    5914:	e1e01001 	mvn	r1, r1
    5918:	e58d1024 	str	r1, [sp, #36]
    591c:	e59d7040 	ldr	r7, [sp, #64]
    5920:	e58d203c 	str	r2, [sp, #60]
    5924:	e1a0b00a 	mov	fp, sl
    5928:	e1a01006 	mov	r1, r6
    592c:	e59d0008 	ldr	r0, [sp, #8]
    5930:	eb00083f 	bl	7a34 <_Bfree>
    5934:	e35b0000 	cmp	fp, #0	; 0x0
    5938:	0a000006 	beq	5958 <.text+0x5958>
    593c:	e59d203c 	ldr	r2, [sp, #60]
    5940:	e3520000 	cmp	r2, #0	; 0x0
    5944:	1152000b 	cmpne	r2, fp
    5948:	1a000142 	bne	5e58 <.text+0x5e58>
    594c:	e1a0100b 	mov	r1, fp
    5950:	e59d0008 	ldr	r0, [sp, #8]
    5954:	eb000836 	bl	7a34 <_Bfree>
    5958:	e59d1038 	ldr	r1, [sp, #56]
    595c:	e59d0008 	ldr	r0, [sp, #8]
    5960:	eb000833 	bl	7a34 <_Bfree>
    5964:	e3a03000 	mov	r3, #0	; 0x0
    5968:	e59dc024 	ldr	ip, [sp, #36]
    596c:	e59de080 	ldr	lr, [sp, #128]
    5970:	e5c73000 	strb	r3, [r7]
    5974:	e59d0078 	ldr	r0, [sp, #120]
    5978:	e35e0000 	cmp	lr, #0	; 0x0
    597c:	e28c2001 	add	r2, ip, #1	; 0x1
    5980:	e5802000 	str	r2, [r0]
    5984:	159d1080 	ldrne	r1, [sp, #128]
    5988:	059d0040 	ldreq	r0, [sp, #64]
    598c:	159d0040 	ldrne	r0, [sp, #64]
    5990:	15817000 	strne	r7, [r1]
    5994:	eafffd47 	b	4eb8 <_dtoa_r+0xd8>
    5998:	e59d0004 	ldr	r0, [sp, #4]
    599c:	e3500001 	cmp	r0, #1	; 0x1
    59a0:	da0001d9 	ble	610c <.text+0x610c>
    59a4:	e59d301c 	ldr	r3, [sp, #28]
    59a8:	e59dc018 	ldr	ip, [sp, #24]
    59ac:	e2432001 	sub	r2, r3, #1	; 0x1
    59b0:	e15c0002 	cmp	ip, r2
    59b4:	b59de018 	ldrlt	lr, [sp, #24]
    59b8:	b59d0030 	ldrlt	r0, [sp, #48]
    59bc:	b06e3002 	rsblt	r3, lr, r2
    59c0:	e59d101c 	ldr	r1, [sp, #28]
    59c4:	b08ee003 	addlt	lr, lr, r3
    59c8:	b0800003 	addlt	r0, r0, r3
    59cc:	a062500c 	rsbge	r5, r2, ip
    59d0:	b58de018 	strlt	lr, [sp, #24]
    59d4:	b58d0030 	strlt	r0, [sp, #48]
    59d8:	b3a05000 	movlt	r5, #0	; 0x0
    59dc:	e3510000 	cmp	r1, #0	; 0x0
    59e0:	b59d301c 	ldrlt	r3, [sp, #28]
    59e4:	b59d2014 	ldrlt	r2, [sp, #20]
    59e8:	a59d7014 	ldrge	r7, [sp, #20]
    59ec:	b0637002 	rsblt	r7, r3, r2
    59f0:	a1a03001 	movge	r3, r1
    59f4:	b3a03000 	movlt	r3, #0	; 0x0
    59f8:	e59dc014 	ldr	ip, [sp, #20]
    59fc:	e59d0008 	ldr	r0, [sp, #8]
    5a00:	e08cc003 	add	ip, ip, r3
    5a04:	e3a01001 	mov	r1, #1	; 0x1
    5a08:	e08bb003 	add	fp, fp, r3
    5a0c:	e58dc014 	str	ip, [sp, #20]
    5a10:	eb000a44 	bl	8328 <_i2b>
    5a14:	e1a0a000 	mov	sl, r0
    5a18:	eaffff21 	b	56a4 <.text+0x56a4>
    5a1c:	e3500000 	cmp	r0, #0	; 0x0
    5a20:	baffffb7 	blt	5904 <.text+0x5904>
    5a24:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5a28:	e2822705 	add	r2, r2, #1310720	; 0x140000
    5a2c:	e3a03000 	mov	r3, #0	; 0x0
    5a30:	e1a0000a 	mov	r0, sl
    5a34:	e1a0100b 	mov	r1, fp
    5a38:	eb000ed9 	bl	95a4 <__muldf3>
    5a3c:	e1a02008 	mov	r2, r8
    5a40:	e1a03009 	mov	r3, r9
    5a44:	eb0010a9 	bl	9cf0 <__gedf2>
    5a48:	e3500000 	cmp	r0, #0	; 0x0
    5a4c:	aaffffac 	bge	5904 <.text+0x5904>
    5a50:	e3a06000 	mov	r6, #0	; 0x0
    5a54:	e1a0a006 	mov	sl, r6
    5a58:	eaffff7e 	b	5858 <.text+0x5858>
    5a5c:	e3e02000 	mvn	r2, #0	; 0x0
    5a60:	e3a03001 	mov	r3, #1	; 0x1
    5a64:	e58d2020 	str	r2, [sp, #32]
    5a68:	e58d201c 	str	r2, [sp, #28]
    5a6c:	e58d302c 	str	r3, [sp, #44]
    5a70:	e59dc008 	ldr	ip, [sp, #8]
    5a74:	e3560017 	cmp	r6, #23	; 0x17
    5a78:	e3a03000 	mov	r3, #0	; 0x0
    5a7c:	e58c3044 	str	r3, [ip, #68]
    5a80:	81a01003 	movhi	r1, r3
    5a84:	83a02004 	movhi	r2, #4	; 0x4
    5a88:	9a0001e0 	bls	6210 <.text+0x6210>
    5a8c:	e1a02082 	mov	r2, r2, lsl #1
    5a90:	e2823014 	add	r3, r2, #20	; 0x14
    5a94:	e1560003 	cmp	r6, r3
    5a98:	e2811001 	add	r1, r1, #1	; 0x1
    5a9c:	2afffffa 	bcs	5a8c <.text+0x5a8c>
    5aa0:	e59d301c 	ldr	r3, [sp, #28]
    5aa4:	e59d2008 	ldr	r2, [sp, #8]
    5aa8:	e353000e 	cmp	r3, #14	; 0xe
    5aac:	83a04000 	movhi	r4, #0	; 0x0
    5ab0:	93a04001 	movls	r4, #1	; 0x1
    5ab4:	e1a05000 	mov	r5, r0
    5ab8:	e5821044 	str	r1, [r2, #68]
    5abc:	eafffdab 	b	5170 <.text+0x5170>
    5ac0:	e3a03000 	mov	r3, #0	; 0x0
    5ac4:	e58d302c 	str	r3, [sp, #44]
    5ac8:	e59dc074 	ldr	ip, [sp, #116]
    5acc:	e59de024 	ldr	lr, [sp, #36]
    5ad0:	e28c3001 	add	r3, ip, #1	; 0x1
    5ad4:	e08e6003 	add	r6, lr, r3
    5ad8:	e3560000 	cmp	r6, #0	; 0x0
    5adc:	e2461001 	sub	r1, r6, #1	; 0x1
    5ae0:	e58d1020 	str	r1, [sp, #32]
    5ae4:	c58d601c 	strgt	r6, [sp, #28]
    5ae8:	caffffe0 	bgt	5a70 <.text+0x5a70>
    5aec:	e356000e 	cmp	r6, #14	; 0xe
    5af0:	83a04000 	movhi	r4, #0	; 0x0
    5af4:	93a04001 	movls	r4, #1	; 0x1
    5af8:	e1a05000 	mov	r5, r0
    5afc:	e58d601c 	str	r6, [sp, #28]
    5b00:	eafffd97 	b	5164 <.text+0x5164>
    5b04:	e3a02001 	mov	r2, #1	; 0x1
    5b08:	e58d202c 	str	r2, [sp, #44]
    5b0c:	e59d2074 	ldr	r2, [sp, #116]
    5b10:	e3520000 	cmp	r2, #0	; 0x0
    5b14:	c58d2020 	strgt	r2, [sp, #32]
    5b18:	c1a06002 	movgt	r6, r2
    5b1c:	c58d201c 	strgt	r2, [sp, #28]
    5b20:	caffffd2 	bgt	5a70 <.text+0x5a70>
    5b24:	e3a02001 	mov	r2, #1	; 0x1
    5b28:	e1a04002 	mov	r4, r2
    5b2c:	e1a05000 	mov	r5, r0
    5b30:	e58d201c 	str	r2, [sp, #28]
    5b34:	e58d2074 	str	r2, [sp, #116]
    5b38:	e58d2020 	str	r2, [sp, #32]
    5b3c:	eafffd88 	b	5164 <.text+0x5164>
    5b40:	e3a01001 	mov	r1, #1	; 0x1
    5b44:	e58d102c 	str	r1, [sp, #44]
    5b48:	eaffffde 	b	5ac8 <.text+0x5ac8>
    5b4c:	e3a01000 	mov	r1, #0	; 0x0
    5b50:	e58d102c 	str	r1, [sp, #44]
    5b54:	eaffffec 	b	5b0c <.text+0x5b0c>
    5b58:	e3590000 	cmp	r9, #0	; 0x0
    5b5c:	1affff03 	bne	5770 <.text+0x5770>
    5b60:	e3c834ff 	bic	r3, r8, #-16777216	; 0xff000000
    5b64:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    5b68:	e3530000 	cmp	r3, #0	; 0x0
    5b6c:	1afffeff 	bne	5770 <.text+0x5770>
    5b70:	e3c83102 	bic	r3, r8, #-2147483648	; 0x80000000
    5b74:	e1a03a23 	mov	r3, r3, lsr #20
    5b78:	e1a03a03 	mov	r3, r3, lsl #20
    5b7c:	e3530000 	cmp	r3, #0	; 0x0
    5b80:	0afffefa 	beq	5770 <.text+0x5770>
    5b84:	e59d0014 	ldr	r0, [sp, #20]
    5b88:	e28bb001 	add	fp, fp, #1	; 0x1
    5b8c:	e2800001 	add	r0, r0, #1	; 0x1
    5b90:	e3a04001 	mov	r4, #1	; 0x1
    5b94:	e58d0014 	str	r0, [sp, #20]
    5b98:	eafffef5 	b	5774 <.text+0x5774>
    5b9c:	e59d0024 	ldr	r0, [sp, #36]
    5ba0:	eb001091 	bl	9dec <__floatsidf>
    5ba4:	e1a02000 	mov	r2, r0
    5ba8:	e1a03001 	mov	r3, r1
    5bac:	e1a00004 	mov	r0, r4
    5bb0:	e1a01005 	mov	r1, r5
    5bb4:	eb001009 	bl	9be0 <__nedf2>
    5bb8:	e3500000 	cmp	r0, #0	; 0x0
    5bbc:	159dc024 	ldrne	ip, [sp, #36]
    5bc0:	124cc001 	subne	ip, ip, #1	; 0x1
    5bc4:	158dc024 	strne	ip, [sp, #36]
    5bc8:	eafffcf5 	b	4fa4 <_dtoa_r+0x1c4>
    5bcc:	e59d3014 	ldr	r3, [sp, #20]
    5bd0:	e59dc024 	ldr	ip, [sp, #36]
    5bd4:	e3a00000 	mov	r0, #0	; 0x0
    5bd8:	e06c3003 	rsb	r3, ip, r3
    5bdc:	e26ce000 	rsb	lr, ip, #0	; 0x0
    5be0:	e58d3014 	str	r3, [sp, #20]
    5be4:	e58de018 	str	lr, [sp, #24]
    5be8:	e58d0030 	str	r0, [sp, #48]
    5bec:	eafffd0f 	b	5030 <_dtoa_r+0x250>
    5bf0:	e3530003 	cmp	r3, #3	; 0x3
    5bf4:	cafffeef 	bgt	57b8 <.text+0x57b8>
    5bf8:	e283301c 	add	r3, r3, #28	; 0x1c
    5bfc:	e59dc014 	ldr	ip, [sp, #20]
    5c00:	e08bb003 	add	fp, fp, r3
    5c04:	e08cc003 	add	ip, ip, r3
    5c08:	e0877003 	add	r7, r7, r3
    5c0c:	e58dc014 	str	ip, [sp, #20]
    5c10:	eafffee8 	b	57b8 <.text+0x57b8>
    5c14:	e59de02c 	ldr	lr, [sp, #44]
    5c18:	e35e0000 	cmp	lr, #0	; 0x0
    5c1c:	03a04000 	moveq	r4, #0	; 0x0
    5c20:	0a00004c 	beq	5d58 <.text+0x5d58>
    5c24:	e3570000 	cmp	r7, #0	; 0x0
    5c28:	da000004 	ble	5c40 <.text+0x5c40>
    5c2c:	e1a0100a 	mov	r1, sl
    5c30:	e1a02007 	mov	r2, r7
    5c34:	e59d0008 	ldr	r0, [sp, #8]
    5c38:	eb00090d 	bl	8074 <_lshift>
    5c3c:	e1a0a000 	mov	sl, r0
    5c40:	e3540000 	cmp	r4, #0	; 0x0
    5c44:	01a0b00a 	moveq	fp, sl
    5c48:	1a00014f 	bne	618c <.text+0x618c>
    5c4c:	e58da03c 	str	sl, [sp, #60]
    5c50:	e59d5040 	ldr	r5, [sp, #64]
    5c54:	e2097001 	and	r7, r9, #1	; 0x1
    5c58:	e1a01006 	mov	r1, r6
    5c5c:	e59d0038 	ldr	r0, [sp, #56]
    5c60:	ebfffbdd 	bl	4bdc <quorem>
    5c64:	e59d103c 	ldr	r1, [sp, #60]
    5c68:	e2809030 	add	r9, r0, #48	; 0x30
    5c6c:	e59d0038 	ldr	r0, [sp, #56]
    5c70:	eb0007b1 	bl	7b3c <__mcmp>
    5c74:	e1a01006 	mov	r1, r6
    5c78:	e1a08000 	mov	r8, r0
    5c7c:	e1a0200b 	mov	r2, fp
    5c80:	e59d0008 	ldr	r0, [sp, #8]
    5c84:	eb0008ad 	bl	7f40 <__mdiff>
    5c88:	e590300c 	ldr	r3, [r0, #12]
    5c8c:	e3530000 	cmp	r3, #0	; 0x0
    5c90:	e1a04000 	mov	r4, r0
    5c94:	13a0a001 	movne	sl, #1	; 0x1
    5c98:	0a000061 	beq	5e24 <.text+0x5e24>
    5c9c:	e1a01004 	mov	r1, r4
    5ca0:	e59d0008 	ldr	r0, [sp, #8]
    5ca4:	eb000762 	bl	7a34 <_Bfree>
    5ca8:	e59d2004 	ldr	r2, [sp, #4]
    5cac:	e19a2002 	orrs	r2, sl, r2
    5cb0:	1a000001 	bne	5cbc <.text+0x5cbc>
    5cb4:	e3570000 	cmp	r7, #0	; 0x0
    5cb8:	0a00014b 	beq	61ec <.text+0x61ec>
    5cbc:	e3580000 	cmp	r8, #0	; 0x0
    5cc0:	ba000120 	blt	6148 <.text+0x6148>
    5cc4:	e59d3004 	ldr	r3, [sp, #4]
    5cc8:	e1983003 	orrs	r3, r8, r3
    5ccc:	1a000001 	bne	5cd8 <.text+0x5cd8>
    5cd0:	e3570000 	cmp	r7, #0	; 0x0
    5cd4:	0a00011b 	beq	6148 <.text+0x6148>
    5cd8:	e35a0000 	cmp	sl, #0	; 0x0
    5cdc:	ca00013a 	bgt	61cc <.text+0x61cc>
    5ce0:	e4c59001 	strb	r9, [r5], #1
    5ce4:	e59dc01c 	ldr	ip, [sp, #28]
    5ce8:	e59de040 	ldr	lr, [sp, #64]
    5cec:	e08c300e 	add	r3, ip, lr
    5cf0:	e1550003 	cmp	r5, r3
    5cf4:	0a00002a 	beq	5da4 <.text+0x5da4>
    5cf8:	e59d1038 	ldr	r1, [sp, #56]
    5cfc:	e59d0008 	ldr	r0, [sp, #8]
    5d00:	e3a0200a 	mov	r2, #10	; 0xa
    5d04:	e3a03000 	mov	r3, #0	; 0x0
    5d08:	eb00098e 	bl	8348 <_multadd>
    5d0c:	e58d0038 	str	r0, [sp, #56]
    5d10:	e59d003c 	ldr	r0, [sp, #60]
    5d14:	e150000b 	cmp	r0, fp
    5d18:	0a000046 	beq	5e38 <.text+0x5e38>
    5d1c:	e59d103c 	ldr	r1, [sp, #60]
    5d20:	e3a0200a 	mov	r2, #10	; 0xa
    5d24:	e3a03000 	mov	r3, #0	; 0x0
    5d28:	e59d0008 	ldr	r0, [sp, #8]
    5d2c:	eb000985 	bl	8348 <_multadd>
    5d30:	e1a0100b 	mov	r1, fp
    5d34:	e58d003c 	str	r0, [sp, #60]
    5d38:	e3a0200a 	mov	r2, #10	; 0xa
    5d3c:	e59d0008 	ldr	r0, [sp, #8]
    5d40:	e3a03000 	mov	r3, #0	; 0x0
    5d44:	eb00097f 	bl	8348 <_multadd>
    5d48:	e1a0b000 	mov	fp, r0
    5d4c:	eaffffc1 	b	5c58 <.text+0x5c58>
    5d50:	eb00097c 	bl	8348 <_multadd>
    5d54:	e58d0038 	str	r0, [sp, #56]
    5d58:	e1a01006 	mov	r1, r6
    5d5c:	e59d0038 	ldr	r0, [sp, #56]
    5d60:	ebfffb9d 	bl	4bdc <quorem>
    5d64:	e59dc040 	ldr	ip, [sp, #64]
    5d68:	e2809030 	add	r9, r0, #48	; 0x30
    5d6c:	e59d1038 	ldr	r1, [sp, #56]
    5d70:	e59d0008 	ldr	r0, [sp, #8]
    5d74:	e7c4900c 	strb	r9, [r4, ip]
    5d78:	e59de01c 	ldr	lr, [sp, #28]
    5d7c:	e2844001 	add	r4, r4, #1	; 0x1
    5d80:	e15e0004 	cmp	lr, r4
    5d84:	e3a0200a 	mov	r2, #10	; 0xa
    5d88:	e3a03000 	mov	r3, #0	; 0x0
    5d8c:	caffffef 	bgt	5d50 <.text+0x5d50>
    5d90:	e59d0040 	ldr	r0, [sp, #64]
    5d94:	e3a01000 	mov	r1, #0	; 0x0
    5d98:	e58d103c 	str	r1, [sp, #60]
    5d9c:	e0805004 	add	r5, r0, r4
    5da0:	e1a0b00a 	mov	fp, sl
    5da4:	e59d1038 	ldr	r1, [sp, #56]
    5da8:	e3a02001 	mov	r2, #1	; 0x1
    5dac:	e59d0008 	ldr	r0, [sp, #8]
    5db0:	eb0008af 	bl	8074 <_lshift>
    5db4:	e1a01006 	mov	r1, r6
    5db8:	e58d0038 	str	r0, [sp, #56]
    5dbc:	eb00075e 	bl	7b3c <__mcmp>
    5dc0:	e3500000 	cmp	r0, #0	; 0x0
    5dc4:	da00000d 	ble	5e00 <.text+0x5e00>
    5dc8:	e1a02005 	mov	r2, r5
    5dcc:	e5723001 	ldrb	r3, [r2, #-1]!
    5dd0:	e3530039 	cmp	r3, #57	; 0x39
    5dd4:	1a0000d7 	bne	6138 <.text+0x6138>
    5dd8:	e59d0040 	ldr	r0, [sp, #64]
    5ddc:	e1500002 	cmp	r0, r2
    5de0:	1afffff9 	bne	5dcc <.text+0x5dcc>
    5de4:	e1a07000 	mov	r7, r0
    5de8:	e3a03031 	mov	r3, #49	; 0x31
    5dec:	e4c73001 	strb	r3, [r7], #1
    5df0:	e59d1024 	ldr	r1, [sp, #36]
    5df4:	e2811001 	add	r1, r1, #1	; 0x1
    5df8:	e58d1024 	str	r1, [sp, #36]
    5dfc:	eafffec9 	b	5928 <.text+0x5928>
    5e00:	1a000001 	bne	5e0c <.text+0x5e0c>
    5e04:	e3190001 	tst	r9, #1	; 0x1
    5e08:	1affffee 	bne	5dc8 <.text+0x5dc8>
    5e0c:	e1a02005 	mov	r2, r5
    5e10:	e5723001 	ldrb	r3, [r2, #-1]!
    5e14:	e3530030 	cmp	r3, #48	; 0x30
    5e18:	0afffffc 	beq	5e10 <.text+0x5e10>
    5e1c:	e2827001 	add	r7, r2, #1	; 0x1
    5e20:	eafffec0 	b	5928 <.text+0x5928>
    5e24:	e59d0038 	ldr	r0, [sp, #56]
    5e28:	e1a01004 	mov	r1, r4
    5e2c:	eb000742 	bl	7b3c <__mcmp>
    5e30:	e1a0a000 	mov	sl, r0
    5e34:	eaffff98 	b	5c9c <.text+0x5c9c>
    5e38:	e1a0100b 	mov	r1, fp
    5e3c:	e59d0008 	ldr	r0, [sp, #8]
    5e40:	e3a0200a 	mov	r2, #10	; 0xa
    5e44:	e3a03000 	mov	r3, #0	; 0x0
    5e48:	eb00093e 	bl	8348 <_multadd>
    5e4c:	e1a0b000 	mov	fp, r0
    5e50:	e58d003c 	str	r0, [sp, #60]
    5e54:	eaffff7f 	b	5c58 <.text+0x5c58>
    5e58:	e1a01002 	mov	r1, r2
    5e5c:	e59d0008 	ldr	r0, [sp, #8]
    5e60:	eb0006f3 	bl	7a34 <_Bfree>
    5e64:	eafffeb8 	b	594c <.text+0x594c>
    5e68:	e51fcb68 	ldr	ip, [pc, #-2920]	; 5308 <.text+0x5308>
    5e6c:	e08cc18a 	add	ip, ip, sl, lsl #3
    5e70:	e91c000c 	ldmdb	ip, {r2, r3}
    5e74:	e1a00006 	mov	r0, r6
    5e78:	e1a01007 	mov	r1, r7
    5e7c:	eb000dc8 	bl	95a4 <__muldf3>
    5e80:	e1a05008 	mov	r5, r8
    5e84:	e1a06009 	mov	r6, r9
    5e88:	e1a08000 	mov	r8, r0
    5e8c:	e1a09001 	mov	r9, r1
    5e90:	e1a00005 	mov	r0, r5
    5e94:	e1a01006 	mov	r1, r6
    5e98:	eb001011 	bl	9ee4 <__fixdfsi>
    5e9c:	e1a04000 	mov	r4, r0
    5ea0:	eb000fd1 	bl	9dec <__floatsidf>
    5ea4:	e1a02000 	mov	r2, r0
    5ea8:	e1a03001 	mov	r3, r1
    5eac:	e1a00005 	mov	r0, r5
    5eb0:	e1a01006 	mov	r1, r6
    5eb4:	eb000d7b 	bl	94a8 <__subdf3>
    5eb8:	e59d7040 	ldr	r7, [sp, #64]
    5ebc:	e2844030 	add	r4, r4, #48	; 0x30
    5ec0:	e35a0001 	cmp	sl, #1	; 0x1
    5ec4:	e4c74001 	strb	r4, [r7], #1
    5ec8:	e1a05000 	mov	r5, r0
    5ecc:	e1a06001 	mov	r6, r1
    5ed0:	13a07001 	movne	r7, #1	; 0x1
    5ed4:	0a000018 	beq	5f3c <.text+0x5f3c>
    5ed8:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5edc:	e2822709 	add	r2, r2, #2359296	; 0x240000
    5ee0:	e3a03000 	mov	r3, #0	; 0x0
    5ee4:	e1a00005 	mov	r0, r5
    5ee8:	e1a01006 	mov	r1, r6
    5eec:	eb000dac 	bl	95a4 <__muldf3>
    5ef0:	e1a06001 	mov	r6, r1
    5ef4:	e1a05000 	mov	r5, r0
    5ef8:	eb000ff9 	bl	9ee4 <__fixdfsi>
    5efc:	e1a04000 	mov	r4, r0
    5f00:	eb000fb9 	bl	9dec <__floatsidf>
    5f04:	e1a02000 	mov	r2, r0
    5f08:	e1a03001 	mov	r3, r1
    5f0c:	e1a00005 	mov	r0, r5
    5f10:	e1a01006 	mov	r1, r6
    5f14:	eb000d63 	bl	94a8 <__subdf3>
    5f18:	e59dc040 	ldr	ip, [sp, #64]
    5f1c:	e2844030 	add	r4, r4, #48	; 0x30
    5f20:	e7c7400c 	strb	r4, [r7, ip]
    5f24:	e2877001 	add	r7, r7, #1	; 0x1
    5f28:	e157000a 	cmp	r7, sl
    5f2c:	e1a05000 	mov	r5, r0
    5f30:	e1a06001 	mov	r6, r1
    5f34:	1affffe7 	bne	5ed8 <.text+0x5ed8>
    5f38:	e08c7007 	add	r7, ip, r7
    5f3c:	e3a025ff 	mov	r2, #1069547520	; 0x3fc00000
    5f40:	e2822602 	add	r2, r2, #2097152	; 0x200000
    5f44:	e3a03000 	mov	r3, #0	; 0x0
    5f48:	e1a00008 	mov	r0, r8
    5f4c:	e1a01009 	mov	r1, r9
    5f50:	eb000d6c 	bl	9508 <__adddf3>
    5f54:	e1a02005 	mov	r2, r5
    5f58:	e1a03006 	mov	r3, r6
    5f5c:	eb000f85 	bl	9d78 <__ltdf2>
    5f60:	e3500000 	cmp	r0, #0	; 0x0
    5f64:	bafffdb3 	blt	5638 <.text+0x5638>
    5f68:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    5f6c:	e1a02008 	mov	r2, r8
    5f70:	e1a03009 	mov	r3, r9
    5f74:	e2800602 	add	r0, r0, #2097152	; 0x200000
    5f78:	e3a01000 	mov	r1, #0	; 0x0
    5f7c:	eb000d49 	bl	94a8 <__subdf3>
    5f80:	e1a02005 	mov	r2, r5
    5f84:	e1a03006 	mov	r3, r6
    5f88:	eb000f36 	bl	9c68 <__gtdf2>
    5f8c:	e3500000 	cmp	r0, #0	; 0x0
    5f90:	dafffd55 	ble	54ec <.text+0x54ec>
    5f94:	e1a02007 	mov	r2, r7
    5f98:	e5723001 	ldrb	r3, [r2, #-1]!
    5f9c:	e3530030 	cmp	r3, #48	; 0x30
    5fa0:	0afffffc 	beq	5f98 <.text+0x5f98>
    5fa4:	e59d3044 	ldr	r3, [sp, #68]
    5fa8:	e2827001 	add	r7, r2, #1	; 0x1
    5fac:	e58d3024 	str	r3, [sp, #36]
    5fb0:	eafffe68 	b	5958 <.text+0x5958>
    5fb4:	e59d0024 	ldr	r0, [sp, #36]
    5fb8:	e2605000 	rsb	r5, r0, #0	; 0x0
    5fbc:	e3550000 	cmp	r5, #0	; 0x0
    5fc0:	0a00004a 	beq	60f0 <.text+0x60f0>
    5fc4:	e51f1cc4 	ldr	r1, [pc, #-3268]	; 5308 <.text+0x5308>
    5fc8:	e205300f 	and	r3, r5, #15	; 0xf
    5fcc:	e0811183 	add	r1, r1, r3, lsl #3
    5fd0:	e891000c 	ldmia	r1, {r2, r3}
    5fd4:	e28d000c 	add	r0, sp, #12	; 0xc
    5fd8:	e8900003 	ldmia	r0, {r0, r1}
    5fdc:	eb000d70 	bl	95a4 <__muldf3>
    5fe0:	e1b05245 	movs	r5, r5, asr #4
    5fe4:	e1a03000 	mov	r3, r0
    5fe8:	e1a04001 	mov	r4, r1
    5fec:	e1a08000 	mov	r8, r0
    5ff0:	e1a09001 	mov	r9, r1
    5ff4:	0a00003d 	beq	60f0 <.text+0x60f0>
    5ff8:	e51f6cf4 	ldr	r6, [pc, #-3316]	; 530c <.text+0x530c>
    5ffc:	e3a0a002 	mov	sl, #2	; 0x2
    6000:	e3150001 	tst	r5, #1	; 0x1
    6004:	e1a00003 	mov	r0, r3
    6008:	e1a01004 	mov	r1, r4
    600c:	0a000004 	beq	6024 <.text+0x6024>
    6010:	e896000c 	ldmia	r6, {r2, r3}
    6014:	eb000d62 	bl	95a4 <__muldf3>
    6018:	e28aa001 	add	sl, sl, #1	; 0x1
    601c:	e1a03000 	mov	r3, r0
    6020:	e1a04001 	mov	r4, r1
    6024:	e1b050c5 	movs	r5, r5, asr #1
    6028:	e2866008 	add	r6, r6, #8	; 0x8
    602c:	1afffff3 	bne	6000 <.text+0x6000>
    6030:	e1a08003 	mov	r8, r3
    6034:	e1a09004 	mov	r9, r4
    6038:	eafffc75 	b	5214 <.text+0x5214>
    603c:	e3a02441 	mov	r2, #1090519040	; 0x41000000
    6040:	e282260f 	add	r2, r2, #15728640	; 0xf00000
    6044:	e3a03000 	mov	r3, #0	; 0x0
    6048:	eb000d2e 	bl	9508 <__adddf3>
    604c:	eafffc35 	b	5128 <.text+0x5128>
    6050:	e5963010 	ldr	r3, [r6, #16]
    6054:	e0863103 	add	r3, r6, r3, lsl #2
    6058:	e5930010 	ldr	r0, [r3, #16]
    605c:	eb00067b 	bl	7a50 <_hi0bits>
    6060:	e2603020 	rsb	r3, r0, #32	; 0x20
    6064:	eafffdc6 	b	5784 <.text+0x5784>
    6068:	e59d0038 	ldr	r0, [sp, #56]
    606c:	e1a01006 	mov	r1, r6
    6070:	eb0006b1 	bl	7b3c <__mcmp>
    6074:	e3500000 	cmp	r0, #0	; 0x0
    6078:	aafffde0 	bge	5800 <.text+0x5800>
    607c:	e3a03000 	mov	r3, #0	; 0x0
    6080:	e59d1038 	ldr	r1, [sp, #56]
    6084:	e3a0200a 	mov	r2, #10	; 0xa
    6088:	e59d0008 	ldr	r0, [sp, #8]
    608c:	eb0008ad 	bl	8348 <_multadd>
    6090:	e59d102c 	ldr	r1, [sp, #44]
    6094:	e59d2024 	ldr	r2, [sp, #36]
    6098:	e3510000 	cmp	r1, #0	; 0x0
    609c:	059d3020 	ldreq	r3, [sp, #32]
    60a0:	e2422001 	sub	r2, r2, #1	; 0x1
    60a4:	e58d0038 	str	r0, [sp, #56]
    60a8:	e58d2024 	str	r2, [sp, #36]
    60ac:	058d301c 	streq	r3, [sp, #28]
    60b0:	0afffdd2 	beq	5800 <.text+0x5800>
    60b4:	e1a0100a 	mov	r1, sl
    60b8:	e59d0008 	ldr	r0, [sp, #8]
    60bc:	e3a0200a 	mov	r2, #10	; 0xa
    60c0:	e3a03000 	mov	r3, #0	; 0x0
    60c4:	eb00089f 	bl	8348 <_multadd>
    60c8:	e59dc020 	ldr	ip, [sp, #32]
    60cc:	e1a0a000 	mov	sl, r0
    60d0:	e58dc01c 	str	ip, [sp, #28]
    60d4:	eafffdc9 	b	5800 <.text+0x5800>
    60d8:	e59d1038 	ldr	r1, [sp, #56]
    60dc:	e59d2018 	ldr	r2, [sp, #24]
    60e0:	e59d0008 	ldr	r0, [sp, #8]
    60e4:	eb0008c9 	bl	8410 <_pow5mult>
    60e8:	e58d0038 	str	r0, [sp, #56]
    60ec:	eafffd90 	b	5734 <.text+0x5734>
    60f0:	e3a0a002 	mov	sl, #2	; 0x2
    60f4:	eafffc46 	b	5214 <.text+0x5214>
    60f8:	e59d1038 	ldr	r1, [sp, #56]
    60fc:	e59d0008 	ldr	r0, [sp, #8]
    6100:	eb0008c2 	bl	8410 <_pow5mult>
    6104:	e58d0038 	str	r0, [sp, #56]
    6108:	eafffd89 	b	5734 <.text+0x5734>
    610c:	e59d1034 	ldr	r1, [sp, #52]
    6110:	e3510000 	cmp	r1, #0	; 0x0
    6114:	059d304c 	ldreq	r3, [sp, #76]
    6118:	12823e43 	addne	r3, r2, #1072	; 0x430
    611c:	159d7014 	ldrne	r7, [sp, #20]
    6120:	159d5018 	ldrne	r5, [sp, #24]
    6124:	059d7014 	ldreq	r7, [sp, #20]
    6128:	059d5018 	ldreq	r5, [sp, #24]
    612c:	12833003 	addne	r3, r3, #3	; 0x3
    6130:	02633036 	rsbeq	r3, r3, #54	; 0x36
    6134:	eafffe2f 	b	59f8 <.text+0x59f8>
    6138:	e2833001 	add	r3, r3, #1	; 0x1
    613c:	e4c23001 	strb	r3, [r2], #1
    6140:	e1a07002 	mov	r7, r2
    6144:	eafffdf7 	b	5928 <.text+0x5928>
    6148:	e35a0000 	cmp	sl, #0	; 0x0
    614c:	da00000b 	ble	6180 <.text+0x6180>
    6150:	e59d1038 	ldr	r1, [sp, #56]
    6154:	e3a02001 	mov	r2, #1	; 0x1
    6158:	e59d0008 	ldr	r0, [sp, #8]
    615c:	eb0007c4 	bl	8074 <_lshift>
    6160:	e1a01006 	mov	r1, r6
    6164:	e58d0038 	str	r0, [sp, #56]
    6168:	eb000673 	bl	7b3c <__mcmp>
    616c:	e3500000 	cmp	r0, #0	; 0x0
    6170:	da000022 	ble	6200 <.text+0x6200>
    6174:	e2899001 	add	r9, r9, #1	; 0x1
    6178:	e359003a 	cmp	r9, #58	; 0x3a
    617c:	0a000017 	beq	61e0 <.text+0x61e0>
    6180:	e4c59001 	strb	r9, [r5], #1
    6184:	e1a07005 	mov	r7, r5
    6188:	eafffde6 	b	5928 <.text+0x5928>
    618c:	e59a1004 	ldr	r1, [sl, #4]
    6190:	e59d0008 	ldr	r0, [sp, #8]
    6194:	eb0006f6 	bl	7d74 <_Balloc>
    6198:	e59a2010 	ldr	r2, [sl, #16]
    619c:	e1a02102 	mov	r2, r2, lsl #2
    61a0:	e1a04000 	mov	r4, r0
    61a4:	e2822008 	add	r2, r2, #8	; 0x8
    61a8:	e28a100c 	add	r1, sl, #12	; 0xc
    61ac:	e280000c 	add	r0, r0, #12	; 0xc
    61b0:	ebffef77 	bl	1f94 <memcpy>
    61b4:	e59d0008 	ldr	r0, [sp, #8]
    61b8:	e1a01004 	mov	r1, r4
    61bc:	e3a02001 	mov	r2, #1	; 0x1
    61c0:	eb0007ab 	bl	8074 <_lshift>
    61c4:	e1a0b000 	mov	fp, r0
    61c8:	eafffe9f 	b	5c4c <.text+0x5c4c>
    61cc:	e3590039 	cmp	r9, #57	; 0x39
    61d0:	12893001 	addne	r3, r9, #1	; 0x1
    61d4:	14c53001 	strneb	r3, [r5], #1
    61d8:	11a07005 	movne	r7, r5
    61dc:	1afffdd1 	bne	5928 <.text+0x5928>
    61e0:	e3a03039 	mov	r3, #57	; 0x39
    61e4:	e4c53001 	strb	r3, [r5], #1
    61e8:	eafffef6 	b	5dc8 <.text+0x5dc8>
    61ec:	e3590039 	cmp	r9, #57	; 0x39
    61f0:	0afffffa 	beq	61e0 <.text+0x61e0>
    61f4:	e3580000 	cmp	r8, #0	; 0x0
    61f8:	c2899001 	addgt	r9, r9, #1	; 0x1
    61fc:	eaffffdf 	b	6180 <.text+0x6180>
    6200:	1affffde 	bne	6180 <.text+0x6180>
    6204:	e3190001 	tst	r9, #1	; 0x1
    6208:	0affffdc 	beq	6180 <.text+0x6180>
    620c:	eaffffd8 	b	6174 <.text+0x6174>
    6210:	e59de01c 	ldr	lr, [sp, #28]
    6214:	e1a05000 	mov	r5, r0
    6218:	e35e000e 	cmp	lr, #14	; 0xe
    621c:	83a04000 	movhi	r4, #0	; 0x0
    6220:	93a04001 	movls	r4, #1	; 0x1
    6224:	eafffbd1 	b	5170 <.text+0x5170>

00006228 <fflush>:
    6228:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    622c:	e2506000 	subs	r6, r0, #0	; 0x0
    6230:	0a00002c 	beq	62e8 <fflush+0xc0>
    6234:	e59f30c0 	ldr	r3, [pc, #192]	; 62fc <.text+0x62fc>
    6238:	e5930000 	ldr	r0, [r3]
    623c:	e3500000 	cmp	r0, #0	; 0x0
    6240:	0a000002 	beq	6250 <fflush+0x28>
    6244:	e5903038 	ldr	r3, [r0, #56]
    6248:	e3530000 	cmp	r3, #0	; 0x0
    624c:	0a000023 	beq	62e0 <fflush+0xb8>
    6250:	e1d610fc 	ldrsh	r1, [r6, #12]
    6254:	e3110008 	tst	r1, #8	; 0x8
    6258:	0a00001c 	beq	62d0 <fflush+0xa8>
    625c:	e5965010 	ldr	r5, [r6, #16]
    6260:	e3550000 	cmp	r5, #0	; 0x0
    6264:	0a000019 	beq	62d0 <fflush+0xa8>
    6268:	e5963000 	ldr	r3, [r6]
    626c:	e3110003 	tst	r1, #3	; 0x3
    6270:	e0654003 	rsb	r4, r5, r3
    6274:	e5865000 	str	r5, [r6]
    6278:	13a03000 	movne	r3, #0	; 0x0
    627c:	0a000015 	beq	62d8 <fflush+0xb0>
    6280:	e3540000 	cmp	r4, #0	; 0x0
    6284:	e5863008 	str	r3, [r6, #8]
    6288:	ca000002 	bgt	6298 <fflush+0x70>
    628c:	ea00000f 	b	62d0 <fflush+0xa8>
    6290:	e3540000 	cmp	r4, #0	; 0x0
    6294:	da00000d 	ble	62d0 <fflush+0xa8>
    6298:	e1a01005 	mov	r1, r5
    629c:	e1a02004 	mov	r2, r4
    62a0:	e596001c 	ldr	r0, [r6, #28]
    62a4:	e1a0e00f 	mov	lr, pc
    62a8:	e596f024 	ldr	pc, [r6, #36]
    62ac:	e3500000 	cmp	r0, #0	; 0x0
    62b0:	e0855000 	add	r5, r5, r0
    62b4:	e0604004 	rsb	r4, r0, r4
    62b8:	cafffff4 	bgt	6290 <fflush+0x68>
    62bc:	e1d630bc 	ldrh	r3, [r6, #12]
    62c0:	e3e00000 	mvn	r0, #0	; 0x0
    62c4:	e3833040 	orr	r3, r3, #64	; 0x40
    62c8:	e1c630bc 	strh	r3, [r6, #12]
    62cc:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    62d0:	e3a00000 	mov	r0, #0	; 0x0
    62d4:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    62d8:	e5963014 	ldr	r3, [r6, #20]
    62dc:	eaffffe7 	b	6280 <fflush+0x58>
    62e0:	eb000023 	bl	6374 <__sinit>
    62e4:	eaffffd9 	b	6250 <fflush+0x28>
    62e8:	e59f3010 	ldr	r3, [pc, #16]	; 6300 <.text+0x6300>
    62ec:	e59f1010 	ldr	r1, [pc, #16]	; 6304 <.text+0x6304>
    62f0:	e5930000 	ldr	r0, [r3]
    62f4:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    62f8:	ea0002a8 	b	6da0 <_fwalk>
    62fc:	0020003c 	eoreq	r0, r0, ip, lsr r0
    6300:	0000a6ec 	andeq	sl, r0, ip, ror #13
    6304:	00006228 	andeq	r6, r0, r8, lsr #4

00006308 <std>:
    6308:	e59f3044 	ldr	r3, [pc, #68]	; 6354 <.text+0x6354>
    630c:	e580302c 	str	r3, [r0, #44]
    6310:	e59f3040 	ldr	r3, [pc, #64]	; 6358 <.text+0x6358>
    6314:	e1c020be 	strh	r2, [r0, #14]
    6318:	e5803020 	str	r3, [r0, #32]
    631c:	e59f2038 	ldr	r2, [pc, #56]	; 635c <.text+0x635c>
    6320:	e59f3038 	ldr	r3, [pc, #56]	; 6360 <.text+0x6360>
    6324:	e3a0c000 	mov	ip, #0	; 0x0
    6328:	e1c010bc 	strh	r1, [r0, #12]
    632c:	e580c018 	str	ip, [r0, #24]
    6330:	e5802024 	str	r2, [r0, #36]
    6334:	e5803028 	str	r3, [r0, #40]
    6338:	e580c000 	str	ip, [r0]
    633c:	e580c004 	str	ip, [r0, #4]
    6340:	e580c008 	str	ip, [r0, #8]
    6344:	e580c010 	str	ip, [r0, #16]
    6348:	e580c014 	str	ip, [r0, #20]
    634c:	e580001c 	str	r0, [r0, #28]
    6350:	e12fff1e 	bx	lr
    6354:	00008c88 	andeq	r8, r0, r8, lsl #25
    6358:	00008d44 	andeq	r8, r0, r4, asr #26
    635c:	00008ce4 	andeq	r8, r0, r4, ror #25
    6360:	00008c9c 	muleq	r0, ip, ip

00006364 <__sfp_lock_acquire>:
    6364:	e12fff1e 	bx	lr

00006368 <__sfp_lock_release>:
    6368:	e12fff1e 	bx	lr

0000636c <__sinit_lock_acquire>:
    636c:	e12fff1e 	bx	lr

00006370 <__sinit_lock_release>:
    6370:	e12fff1e 	bx	lr

00006374 <__sinit>:
    6374:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    6378:	e590e038 	ldr	lr, [r0, #56]
    637c:	e25e2000 	subs	r2, lr, #0	; 0x0
    6380:	e3a06001 	mov	r6, #1	; 0x1
    6384:	e3a01004 	mov	r1, #4	; 0x4
    6388:	e1a04000 	mov	r4, r0
    638c:	e2805fbb 	add	r5, r0, #748	; 0x2ec
    6390:	e1a03000 	mov	r3, r0
    6394:	18bd8070 	ldmneia	sp!, {r4, r5, r6, pc}
    6398:	e59f0048 	ldr	r0, [pc, #72]	; 63e8 <.text+0x63e8>
    639c:	e3a0c003 	mov	ip, #3	; 0x3
    63a0:	e584003c 	str	r0, [r4, #60]
    63a4:	e584c2e4 	str	ip, [r4, #740]
    63a8:	e584e2e0 	str	lr, [r4, #736]
    63ac:	e5940004 	ldr	r0, [r4, #4]
    63b0:	e58452e8 	str	r5, [r4, #744]
    63b4:	e5846038 	str	r6, [r4, #56]
    63b8:	ebffffd2 	bl	6308 <std>
    63bc:	e1a02006 	mov	r2, r6
    63c0:	e5940008 	ldr	r0, [r4, #8]
    63c4:	e1a03004 	mov	r3, r4
    63c8:	e3a01009 	mov	r1, #9	; 0x9
    63cc:	ebffffcd 	bl	6308 <std>
    63d0:	e594000c 	ldr	r0, [r4, #12]
    63d4:	e1a03004 	mov	r3, r4
    63d8:	e3a0100a 	mov	r1, #10	; 0xa
    63dc:	e3a02002 	mov	r2, #2	; 0x2
    63e0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    63e4:	eaffffc7 	b	6308 <std>
    63e8:	0000642c 	andeq	r6, r0, ip, lsr #8

000063ec <__fp_lock>:
    63ec:	e3a00000 	mov	r0, #0	; 0x0
    63f0:	e12fff1e 	bx	lr

000063f4 <__fp_unlock>:
    63f4:	e3a00000 	mov	r0, #0	; 0x0
    63f8:	e12fff1e 	bx	lr

000063fc <__fp_unlock_all>:
    63fc:	e59f3008 	ldr	r3, [pc, #8]	; 640c <.text+0x640c>
    6400:	e59f1008 	ldr	r1, [pc, #8]	; 6410 <.text+0x6410>
    6404:	e5930000 	ldr	r0, [r3]
    6408:	ea000264 	b	6da0 <_fwalk>
    640c:	0020003c 	eoreq	r0, r0, ip, lsr r0
    6410:	000063f4 	streqd	r6, [r0], -r4

00006414 <__fp_lock_all>:
    6414:	e59f3008 	ldr	r3, [pc, #8]	; 6424 <.text+0x6424>
    6418:	e59f1008 	ldr	r1, [pc, #8]	; 6428 <.text+0x6428>
    641c:	e5930000 	ldr	r0, [r3]
    6420:	ea00025e 	b	6da0 <_fwalk>
    6424:	0020003c 	eoreq	r0, r0, ip, lsr r0
    6428:	000063ec 	andeq	r6, r0, ip, ror #7

0000642c <_cleanup_r>:
    642c:	e59f1000 	ldr	r1, [pc, #0]	; 6434 <.text+0x6434>
    6430:	ea00025a 	b	6da0 <_fwalk>
    6434:	00008f3c 	andeq	r8, r0, ip, lsr pc

00006438 <_cleanup>:
    6438:	e59f3004 	ldr	r3, [pc, #4]	; 6444 <.text+0x6444>
    643c:	e5930000 	ldr	r0, [r3]
    6440:	eafffff9 	b	642c <_cleanup_r>
    6444:	0000a6ec 	andeq	sl, r0, ip, ror #13

00006448 <__sfmoreglue>:
    6448:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    644c:	e0814081 	add	r4, r1, r1, lsl #1
    6450:	e0614184 	rsb	r4, r1, r4, lsl #3
    6454:	e1a04104 	mov	r4, r4, lsl #2
    6458:	e1a06001 	mov	r6, r1
    645c:	e284100c 	add	r1, r4, #12	; 0xc
    6460:	eb0002ef 	bl	7024 <_malloc_r>
    6464:	e250c000 	subs	ip, r0, #0	; 0x0
    6468:	e3a0e000 	mov	lr, #0	; 0x0
    646c:	e28c300c 	add	r3, ip, #12	; 0xc
    6470:	e1a0500c 	mov	r5, ip
    6474:	e1a00003 	mov	r0, r3
    6478:	e1a0100e 	mov	r1, lr
    647c:	e1a02004 	mov	r2, r4
    6480:	158c6004 	strne	r6, [ip, #4]
    6484:	158ce000 	strne	lr, [ip]
    6488:	158c3008 	strne	r3, [ip, #8]
    648c:	1b000540 	blne	7994 <memset>
    6490:	e1a00005 	mov	r0, r5
    6494:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}

00006498 <__sfp>:
    6498:	e59f30e0 	ldr	r3, [pc, #224]	; 6580 <.text+0x6580>
    649c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    64a0:	e5934000 	ldr	r4, [r3]
    64a4:	e5942038 	ldr	r2, [r4, #56]
    64a8:	e3520000 	cmp	r2, #0	; 0x0
    64ac:	e1a05000 	mov	r5, r0
    64b0:	0a000025 	beq	654c <__sfp+0xb4>
    64b4:	e2844e2e 	add	r4, r4, #736	; 0x2e0
    64b8:	e5943004 	ldr	r3, [r4, #4]
    64bc:	e2531001 	subs	r1, r3, #1	; 0x1
    64c0:	e5940008 	ldr	r0, [r4, #8]
    64c4:	4a00000b 	bmi	64f8 <__sfp+0x60>
    64c8:	e1d030fc 	ldrsh	r3, [r0, #12]
    64cc:	e3530000 	cmp	r3, #0	; 0x0
    64d0:	0a00000d 	beq	650c <__sfp+0x74>
    64d4:	e3a02000 	mov	r2, #0	; 0x0
    64d8:	ea000002 	b	64e8 <__sfp+0x50>
    64dc:	e1d030fc 	ldrsh	r3, [r0, #12]
    64e0:	e3530000 	cmp	r3, #0	; 0x0
    64e4:	0a000008 	beq	650c <__sfp+0x74>
    64e8:	e1520001 	cmp	r2, r1
    64ec:	e280005c 	add	r0, r0, #92	; 0x5c
    64f0:	e2822001 	add	r2, r2, #1	; 0x1
    64f4:	1afffff8 	bne	64dc <__sfp+0x44>
    64f8:	e5940000 	ldr	r0, [r4]
    64fc:	e3500000 	cmp	r0, #0	; 0x0
    6500:	0a000014 	beq	6558 <__sfp+0xc0>
    6504:	e1a04000 	mov	r4, r0
    6508:	eaffffea 	b	64b8 <__sfp+0x20>
    650c:	e3a03000 	mov	r3, #0	; 0x0
    6510:	e5803048 	str	r3, [r0, #72]
    6514:	e5803000 	str	r3, [r0]
    6518:	e5803008 	str	r3, [r0, #8]
    651c:	e5803004 	str	r3, [r0, #4]
    6520:	e5803010 	str	r3, [r0, #16]
    6524:	e5803014 	str	r3, [r0, #20]
    6528:	e5803018 	str	r3, [r0, #24]
    652c:	e5803030 	str	r3, [r0, #48]
    6530:	e5803034 	str	r3, [r0, #52]
    6534:	e5803044 	str	r3, [r0, #68]
    6538:	e3e03000 	mvn	r3, #0	; 0x0
    653c:	e1c030be 	strh	r3, [r0, #14]
    6540:	e3a03001 	mov	r3, #1	; 0x1
    6544:	e1c030bc 	strh	r3, [r0, #12]
    6548:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    654c:	e1a00004 	mov	r0, r4
    6550:	ebffff87 	bl	6374 <__sinit>
    6554:	eaffffd6 	b	64b4 <__sfp+0x1c>
    6558:	e1a00005 	mov	r0, r5
    655c:	e3a01004 	mov	r1, #4	; 0x4
    6560:	ebffffb8 	bl	6448 <__sfmoreglue>
    6564:	e3500000 	cmp	r0, #0	; 0x0
    6568:	e5840000 	str	r0, [r4]
    656c:	1affffe4 	bne	6504 <__sfp+0x6c>
    6570:	e3a0300c 	mov	r3, #12	; 0xc
    6574:	e3a00000 	mov	r0, #0	; 0x0
    6578:	e5853000 	str	r3, [r5]
    657c:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    6580:	0000a6ec 	andeq	sl, r0, ip, ror #13

00006584 <_malloc_trim_r>:
    6584:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    6588:	e59f70e4 	ldr	r7, [pc, #228]	; 6674 <.text+0x6674>
    658c:	e1a04001 	mov	r4, r1
    6590:	e1a05000 	mov	r5, r0
    6594:	eb000524 	bl	7a2c <__malloc_lock>
    6598:	e5973008 	ldr	r3, [r7, #8]
    659c:	e5932004 	ldr	r2, [r3, #4]
    65a0:	e3c26003 	bic	r6, r2, #3	; 0x3
    65a4:	e0644006 	rsb	r4, r4, r6
    65a8:	e2844efe 	add	r4, r4, #4064	; 0xfe0
    65ac:	e284400f 	add	r4, r4, #15	; 0xf
    65b0:	e1a04624 	mov	r4, r4, lsr #12
    65b4:	e2444001 	sub	r4, r4, #1	; 0x1
    65b8:	e1a04604 	mov	r4, r4, lsl #12
    65bc:	e3540a01 	cmp	r4, #4096	; 0x1000
    65c0:	e3a01000 	mov	r1, #0	; 0x0
    65c4:	e1a00005 	mov	r0, r5
    65c8:	ba000006 	blt	65e8 <_malloc_trim_r+0x64>
    65cc:	ebffebc4 	bl	14e4 <_sbrk_r>
    65d0:	e5973008 	ldr	r3, [r7, #8]
    65d4:	e0863003 	add	r3, r6, r3
    65d8:	e1500003 	cmp	r0, r3
    65dc:	e2641000 	rsb	r1, r4, #0	; 0x0
    65e0:	e1a00005 	mov	r0, r5
    65e4:	0a000002 	beq	65f4 <_malloc_trim_r+0x70>
    65e8:	eb000510 	bl	7a30 <__malloc_unlock>
    65ec:	e3a00000 	mov	r0, #0	; 0x0
    65f0:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    65f4:	ebffebba 	bl	14e4 <_sbrk_r>
    65f8:	e0643006 	rsb	r3, r4, r6
    65fc:	e3700001 	cmn	r0, #1	; 0x1
    6600:	e3a01000 	mov	r1, #0	; 0x0
    6604:	e59fe06c 	ldr	lr, [pc, #108]	; 6678 <.text+0x6678>
    6608:	e383c001 	orr	ip, r3, #1	; 0x1
    660c:	e1a00005 	mov	r0, r5
    6610:	0a000008 	beq	6638 <_malloc_trim_r+0xb4>
    6614:	e59e3000 	ldr	r3, [lr]
    6618:	e5972008 	ldr	r2, [r7, #8]
    661c:	e0643003 	rsb	r3, r4, r3
    6620:	e1a00005 	mov	r0, r5
    6624:	e582c004 	str	ip, [r2, #4]
    6628:	e58e3000 	str	r3, [lr]
    662c:	eb0004ff 	bl	7a30 <__malloc_unlock>
    6630:	e3a00001 	mov	r0, #1	; 0x1
    6634:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    6638:	ebffeba9 	bl	14e4 <_sbrk_r>
    663c:	e5971008 	ldr	r1, [r7, #8]
    6640:	e1a0e000 	mov	lr, r0
    6644:	e061300e 	rsb	r3, r1, lr
    6648:	e353000f 	cmp	r3, #15	; 0xf
    664c:	e1a00005 	mov	r0, r5
    6650:	e383c001 	orr	ip, r3, #1	; 0x1
    6654:	daffffe3 	ble	65e8 <_malloc_trim_r+0x64>
    6658:	e59f301c 	ldr	r3, [pc, #28]	; 667c <.text+0x667c>
    665c:	e5932000 	ldr	r2, [r3]
    6660:	e59f3010 	ldr	r3, [pc, #16]	; 6678 <.text+0x6678>
    6664:	e062200e 	rsb	r2, r2, lr
    6668:	e5832000 	str	r2, [r3]
    666c:	e581c004 	str	ip, [r1, #4]
    6670:	eaffffdc 	b	65e8 <_malloc_trim_r+0x64>
    6674:	00200450 	eoreq	r0, r0, r0, asr r4
    6678:	002009ec 	eoreq	r0, r0, ip, ror #19
    667c:	0020085c 	eoreq	r0, r0, ip, asr r8

00006680 <_free_r>:
    6680:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    6684:	e2514000 	subs	r4, r1, #0	; 0x0
    6688:	e1a08000 	mov	r8, r0
    668c:	08bd85f0 	ldmeqia	sp!, {r4, r5, r6, r7, r8, sl, pc}
    6690:	eb0004e5 	bl	7a2c <__malloc_lock>
    6694:	e244e008 	sub	lr, r4, #8	; 0x8
    6698:	e59e0004 	ldr	r0, [lr, #4]
    669c:	e59f726c 	ldr	r7, [pc, #620]	; 6910 <.text+0x6910>
    66a0:	e3c01001 	bic	r1, r0, #1	; 0x1
    66a4:	e08ec001 	add	ip, lr, r1
    66a8:	e5973008 	ldr	r3, [r7, #8]
    66ac:	e59c2004 	ldr	r2, [ip, #4]
    66b0:	e15c0003 	cmp	ip, r3
    66b4:	e3c25003 	bic	r5, r2, #3	; 0x3
    66b8:	e1a0a007 	mov	sl, r7
    66bc:	0a000077 	beq	68a0 <_free_r+0x220>
    66c0:	e2106001 	ands	r6, r0, #1	; 0x1
    66c4:	e58c5004 	str	r5, [ip, #4]
    66c8:	13a00000 	movne	r0, #0	; 0x0
    66cc:	0a000018 	beq	6734 <_free_r+0xb4>
    66d0:	e08c3005 	add	r3, ip, r5
    66d4:	e5932004 	ldr	r2, [r3, #4]
    66d8:	e3120001 	tst	r2, #1	; 0x1
    66dc:	0a000007 	beq	6700 <_free_r+0x80>
    66e0:	e3813001 	orr	r3, r1, #1	; 0x1
    66e4:	e3500000 	cmp	r0, #0	; 0x0
    66e8:	e58e3004 	str	r3, [lr, #4]
    66ec:	e781100e 	str	r1, [r1, lr]
    66f0:	0a00001f 	beq	6774 <_free_r+0xf4>
    66f4:	e1a00008 	mov	r0, r8
    66f8:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
    66fc:	ea0004cb 	b	7a30 <__malloc_unlock>
    6700:	e3500000 	cmp	r0, #0	; 0x0
    6704:	e0811005 	add	r1, r1, r5
    6708:	159c2008 	ldrne	r2, [ip, #8]
    670c:	0a00004a 	beq	683c <_free_r+0x1bc>
    6710:	e59c300c 	ldr	r3, [ip, #12]
    6714:	e3500000 	cmp	r0, #0	; 0x0
    6718:	e5832008 	str	r2, [r3, #8]
    671c:	e582300c 	str	r3, [r2, #12]
    6720:	e3813001 	orr	r3, r1, #1	; 0x1
    6724:	e58e3004 	str	r3, [lr, #4]
    6728:	e781100e 	str	r1, [r1, lr]
    672c:	1afffff0 	bne	66f4 <_free_r+0x74>
    6730:	ea00000f 	b	6774 <_free_r+0xf4>
    6734:	e5142008 	ldr	r2, [r4, #-8]
    6738:	e062e00e 	rsb	lr, r2, lr
    673c:	e59e0008 	ldr	r0, [lr, #8]
    6740:	e2873008 	add	r3, r7, #8	; 0x8
    6744:	e1500003 	cmp	r0, r3
    6748:	159e300c 	ldrne	r3, [lr, #12]
    674c:	15830008 	strne	r0, [r3, #8]
    6750:	1580300c 	strne	r3, [r0, #12]
    6754:	e08c3005 	add	r3, ip, r5
    6758:	e0811002 	add	r1, r1, r2
    675c:	e5932004 	ldr	r2, [r3, #4]
    6760:	03a00001 	moveq	r0, #1	; 0x1
    6764:	11a00006 	movne	r0, r6
    6768:	e3120001 	tst	r2, #1	; 0x1
    676c:	1affffdb 	bne	66e0 <_free_r+0x60>
    6770:	eaffffe2 	b	6700 <_free_r+0x80>
    6774:	e3510c02 	cmp	r1, #512	; 0x200
    6778:	3a00003b 	bcc	686c <_free_r+0x1ec>
    677c:	e1b024a1 	movs	r2, r1, lsr #9
    6780:	01a021a1 	moveq	r2, r1, lsr #3
    6784:	01a03182 	moveq	r3, r2, lsl #3
    6788:	0a00001a 	beq	67f8 <_free_r+0x178>
    678c:	e3520004 	cmp	r2, #4	; 0x4
    6790:	91a03321 	movls	r3, r1, lsr #6
    6794:	92832038 	addls	r2, r3, #56	; 0x38
    6798:	91a03182 	movls	r3, r2, lsl #3
    679c:	9a000015 	bls	67f8 <_free_r+0x178>
    67a0:	e3520014 	cmp	r2, #20	; 0x14
    67a4:	9282205b 	addls	r2, r2, #91	; 0x5b
    67a8:	91a03182 	movls	r3, r2, lsl #3
    67ac:	9a000011 	bls	67f8 <_free_r+0x178>
    67b0:	e3520054 	cmp	r2, #84	; 0x54
    67b4:	91a03621 	movls	r3, r1, lsr #12
    67b8:	9283206e 	addls	r2, r3, #110	; 0x6e
    67bc:	91a03182 	movls	r3, r2, lsl #3
    67c0:	9a00000c 	bls	67f8 <_free_r+0x178>
    67c4:	e3520f55 	cmp	r2, #340	; 0x154
    67c8:	91a037a1 	movls	r3, r1, lsr #15
    67cc:	92832077 	addls	r2, r3, #119	; 0x77
    67d0:	91a03182 	movls	r3, r2, lsl #3
    67d4:	9a000007 	bls	67f8 <_free_r+0x178>
    67d8:	e3a03e55 	mov	r3, #1360	; 0x550
    67dc:	e2833004 	add	r3, r3, #4	; 0x4
    67e0:	e1520003 	cmp	r2, r3
    67e4:	91a03921 	movls	r3, r1, lsr #18
    67e8:	9283207c 	addls	r2, r3, #124	; 0x7c
    67ec:	83a0207e 	movhi	r2, #126	; 0x7e
    67f0:	82433f59 	subhi	r3, r3, #356	; 0x164
    67f4:	91a03182 	movls	r3, r2, lsl #3
    67f8:	e083c00a 	add	ip, r3, sl
    67fc:	e59c0008 	ldr	r0, [ip, #8]
    6800:	e15c0000 	cmp	ip, r0
    6804:	0a00003b 	beq	68f8 <_free_r+0x278>
    6808:	e5903004 	ldr	r3, [r0, #4]
    680c:	e3c33003 	bic	r3, r3, #3	; 0x3
    6810:	e1510003 	cmp	r1, r3
    6814:	2a000002 	bcs	6824 <_free_r+0x1a4>
    6818:	e5900008 	ldr	r0, [r0, #8]
    681c:	e15c0000 	cmp	ip, r0
    6820:	1afffff8 	bne	6808 <_free_r+0x188>
    6824:	e590c00c 	ldr	ip, [r0, #12]
    6828:	e58ec00c 	str	ip, [lr, #12]
    682c:	e58e0008 	str	r0, [lr, #8]
    6830:	e580e00c 	str	lr, [r0, #12]
    6834:	e58ce008 	str	lr, [ip, #8]
    6838:	eaffffad 	b	66f4 <_free_r+0x74>
    683c:	e59c2008 	ldr	r2, [ip, #8]
    6840:	e59f30cc 	ldr	r3, [pc, #204]	; 6914 <.text+0x6914>
    6844:	e1520003 	cmp	r2, r3
    6848:	1affffb0 	bne	6710 <_free_r+0x90>
    684c:	e3813001 	orr	r3, r1, #1	; 0x1
    6850:	e582e00c 	str	lr, [r2, #12]
    6854:	e582e008 	str	lr, [r2, #8]
    6858:	e781100e 	str	r1, [r1, lr]
    685c:	e58e3004 	str	r3, [lr, #4]
    6860:	e58e2008 	str	r2, [lr, #8]
    6864:	e58e200c 	str	r2, [lr, #12]
    6868:	eaffffa1 	b	66f4 <_free_r+0x74>
    686c:	e1a011a1 	mov	r1, r1, lsr #3
    6870:	e5972004 	ldr	r2, [r7, #4]
    6874:	e1a00121 	mov	r0, r1, lsr #2
    6878:	e3a03001 	mov	r3, #1	; 0x1
    687c:	e1822013 	orr	r2, r2, r3, lsl r0
    6880:	e08a1181 	add	r1, sl, r1, lsl #3
    6884:	e5913008 	ldr	r3, [r1, #8]
    6888:	e58e100c 	str	r1, [lr, #12]
    688c:	e58e3008 	str	r3, [lr, #8]
    6890:	e5872004 	str	r2, [r7, #4]
    6894:	e583e00c 	str	lr, [r3, #12]
    6898:	e581e008 	str	lr, [r1, #8]
    689c:	eaffff94 	b	66f4 <_free_r+0x74>
    68a0:	e3100001 	tst	r0, #1	; 0x1
    68a4:	e0810005 	add	r0, r1, r5
    68a8:	1a000006 	bne	68c8 <_free_r+0x248>
    68ac:	e5141008 	ldr	r1, [r4, #-8]
    68b0:	e061e00e 	rsb	lr, r1, lr
    68b4:	e59e200c 	ldr	r2, [lr, #12]
    68b8:	e59e3008 	ldr	r3, [lr, #8]
    68bc:	e5823008 	str	r3, [r2, #8]
    68c0:	e583200c 	str	r2, [r3, #12]
    68c4:	e0800001 	add	r0, r0, r1
    68c8:	e59f3048 	ldr	r3, [pc, #72]	; 6918 <.text+0x6918>
    68cc:	e5932000 	ldr	r2, [r3]
    68d0:	e3803001 	orr	r3, r0, #1	; 0x1
    68d4:	e1500002 	cmp	r0, r2
    68d8:	e587e008 	str	lr, [r7, #8]
    68dc:	e58e3004 	str	r3, [lr, #4]
    68e0:	3affff83 	bcc	66f4 <_free_r+0x74>
    68e4:	e59f3030 	ldr	r3, [pc, #48]	; 691c <.text+0x691c>
    68e8:	e1a00008 	mov	r0, r8
    68ec:	e5931000 	ldr	r1, [r3]
    68f0:	ebffff23 	bl	6584 <_malloc_trim_r>
    68f4:	eaffff7e 	b	66f4 <_free_r+0x74>
    68f8:	e5973004 	ldr	r3, [r7, #4]
    68fc:	e1a01122 	mov	r1, r2, lsr #2
    6900:	e3a02001 	mov	r2, #1	; 0x1
    6904:	e1833112 	orr	r3, r3, r2, lsl r1
    6908:	e5873004 	str	r3, [r7, #4]
    690c:	eaffffc5 	b	6828 <_free_r+0x1a8>
    6910:	00200450 	eoreq	r0, r0, r0, asr r4
    6914:	00200458 	eoreq	r0, r0, r8, asr r4
    6918:	00200858 	eoreq	r0, r0, r8, asr r8
    691c:	002009e0 	eoreq	r0, r0, r0, ror #19

00006920 <__sfvwrite>:
    6920:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6924:	e5913008 	ldr	r3, [r1, #8]
    6928:	e3530000 	cmp	r3, #0	; 0x0
    692c:	e24dd004 	sub	sp, sp, #4	; 0x4
    6930:	e1a0a001 	mov	sl, r1
    6934:	e1a06000 	mov	r6, r0
    6938:	0a00001c 	beq	69b0 <__sfvwrite+0x90>
    693c:	e1d010bc 	ldrh	r1, [r0, #12]
    6940:	e3110008 	tst	r1, #8	; 0x8
    6944:	0a0000e8 	beq	6cec <__sfvwrite+0x3cc>
    6948:	e5903010 	ldr	r3, [r0, #16]
    694c:	e3530000 	cmp	r3, #0	; 0x0
    6950:	0a0000e5 	beq	6cec <__sfvwrite+0x3cc>
    6954:	e3110002 	tst	r1, #2	; 0x2
    6958:	13a04000 	movne	r4, #0	; 0x0
    695c:	e59a8000 	ldr	r8, [sl]
    6960:	11a05004 	movne	r5, r4
    6964:	0a000018 	beq	69cc <__sfvwrite+0xac>
    6968:	e3540000 	cmp	r4, #0	; 0x0
    696c:	e1a01005 	mov	r1, r5
    6970:	0a000011 	beq	69bc <__sfvwrite+0x9c>
    6974:	e3540b01 	cmp	r4, #1024	; 0x400
    6978:	31a02004 	movcc	r2, r4
    697c:	23a02b01 	movcs	r2, #1024	; 0x400
    6980:	e596001c 	ldr	r0, [r6, #28]
    6984:	e1a0e00f 	mov	lr, pc
    6988:	e596f024 	ldr	pc, [r6, #36]
    698c:	e3500000 	cmp	r0, #0	; 0x0
    6990:	e0604004 	rsb	r4, r0, r4
    6994:	e0855000 	add	r5, r5, r0
    6998:	da00005b 	ble	6b0c <__sfvwrite+0x1ec>
    699c:	e59a3008 	ldr	r3, [sl, #8]
    69a0:	e0603003 	rsb	r3, r0, r3
    69a4:	e3530000 	cmp	r3, #0	; 0x0
    69a8:	e58a3008 	str	r3, [sl, #8]
    69ac:	1affffed 	bne	6968 <__sfvwrite+0x48>
    69b0:	e3a00000 	mov	r0, #0	; 0x0
    69b4:	e28dd004 	add	sp, sp, #4	; 0x4
    69b8:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    69bc:	e5985000 	ldr	r5, [r8]
    69c0:	e5984004 	ldr	r4, [r8, #4]
    69c4:	e2888008 	add	r8, r8, #8	; 0x8
    69c8:	eaffffe6 	b	6968 <__sfvwrite+0x48>
    69cc:	e2112001 	ands	r2, r1, #1	; 0x1
    69d0:	13a07000 	movne	r7, #0	; 0x0
    69d4:	11a09007 	movne	r9, r7
    69d8:	158d7000 	strne	r7, [sp]
    69dc:	11a0b007 	movne	fp, r7
    69e0:	0a00005b 	beq	6b54 <__sfvwrite+0x234>
    69e4:	e3570000 	cmp	r7, #0	; 0x0
    69e8:	0a000025 	beq	6a84 <__sfvwrite+0x164>
    69ec:	e59d3000 	ldr	r3, [sp]
    69f0:	e3530000 	cmp	r3, #0	; 0x0
    69f4:	0a000049 	beq	6b20 <__sfvwrite+0x200>
    69f8:	e596c014 	ldr	ip, [r6, #20]
    69fc:	e5961008 	ldr	r1, [r6, #8]
    6a00:	e5960000 	ldr	r0, [r6]
    6a04:	e5962010 	ldr	r2, [r6, #16]
    6a08:	e157000b 	cmp	r7, fp
    6a0c:	31a05007 	movcc	r5, r7
    6a10:	21a0500b 	movcs	r5, fp
    6a14:	e08c4001 	add	r4, ip, r1
    6a18:	e1500002 	cmp	r0, r2
    6a1c:	93a03000 	movls	r3, #0	; 0x0
    6a20:	83a03001 	movhi	r3, #1	; 0x1
    6a24:	e1550004 	cmp	r5, r4
    6a28:	d3a03000 	movle	r3, #0	; 0x0
    6a2c:	e3530000 	cmp	r3, #0	; 0x0
    6a30:	1a00002b 	bne	6ae4 <__sfvwrite+0x1c4>
    6a34:	e155000c 	cmp	r5, ip
    6a38:	ba000017 	blt	6a9c <__sfvwrite+0x17c>
    6a3c:	e1a0200c 	mov	r2, ip
    6a40:	e596001c 	ldr	r0, [r6, #28]
    6a44:	e1a01009 	mov	r1, r9
    6a48:	e1a0e00f 	mov	lr, pc
    6a4c:	e596f024 	ldr	pc, [r6, #36]
    6a50:	e2504000 	subs	r4, r0, #0	; 0x0
    6a54:	da00002c 	ble	6b0c <__sfvwrite+0x1ec>
    6a58:	e05bb004 	subs	fp, fp, r4
    6a5c:	0a00001a 	beq	6acc <__sfvwrite+0x1ac>
    6a60:	e59a3008 	ldr	r3, [sl, #8]
    6a64:	e0643003 	rsb	r3, r4, r3
    6a68:	e3530000 	cmp	r3, #0	; 0x0
    6a6c:	e58a3008 	str	r3, [sl, #8]
    6a70:	0affffce 	beq	69b0 <__sfvwrite+0x90>
    6a74:	e0647007 	rsb	r7, r4, r7
    6a78:	e3570000 	cmp	r7, #0	; 0x0
    6a7c:	e0899004 	add	r9, r9, r4
    6a80:	1affffd9 	bne	69ec <__sfvwrite+0xcc>
    6a84:	e5989000 	ldr	r9, [r8]
    6a88:	e5987004 	ldr	r7, [r8, #4]
    6a8c:	e3a03000 	mov	r3, #0	; 0x0
    6a90:	e2888008 	add	r8, r8, #8	; 0x8
    6a94:	e58d3000 	str	r3, [sp]
    6a98:	eaffffd1 	b	69e4 <__sfvwrite+0xc4>
    6a9c:	e1a02005 	mov	r2, r5
    6aa0:	e1a01009 	mov	r1, r9
    6aa4:	eb00037b 	bl	7898 <memmove>
    6aa8:	e5963008 	ldr	r3, [r6, #8]
    6aac:	e5962000 	ldr	r2, [r6]
    6ab0:	e1a04005 	mov	r4, r5
    6ab4:	e0653003 	rsb	r3, r5, r3
    6ab8:	e0822005 	add	r2, r2, r5
    6abc:	e05bb004 	subs	fp, fp, r4
    6ac0:	e5863008 	str	r3, [r6, #8]
    6ac4:	e5862000 	str	r2, [r6]
    6ac8:	1affffe4 	bne	6a60 <__sfvwrite+0x140>
    6acc:	e1a00006 	mov	r0, r6
    6ad0:	ebfffdd4 	bl	6228 <fflush>
    6ad4:	e3500000 	cmp	r0, #0	; 0x0
    6ad8:	1a00000b 	bne	6b0c <__sfvwrite+0x1ec>
    6adc:	e58d0000 	str	r0, [sp]
    6ae0:	eaffffde 	b	6a60 <__sfvwrite+0x140>
    6ae4:	e1a01009 	mov	r1, r9
    6ae8:	e1a02004 	mov	r2, r4
    6aec:	eb000369 	bl	7898 <memmove>
    6af0:	e5963000 	ldr	r3, [r6]
    6af4:	e0833004 	add	r3, r3, r4
    6af8:	e5863000 	str	r3, [r6]
    6afc:	e1a00006 	mov	r0, r6
    6b00:	ebfffdc8 	bl	6228 <fflush>
    6b04:	e3500000 	cmp	r0, #0	; 0x0
    6b08:	0affffd2 	beq	6a58 <__sfvwrite+0x138>
    6b0c:	e1d630bc 	ldrh	r3, [r6, #12]
    6b10:	e3e00000 	mvn	r0, #0	; 0x0
    6b14:	e3833040 	orr	r3, r3, #64	; 0x40
    6b18:	e1c630bc 	strh	r3, [r6, #12]
    6b1c:	eaffffa4 	b	69b4 <__sfvwrite+0x94>
    6b20:	e1a00009 	mov	r0, r9
    6b24:	e3a0100a 	mov	r1, #10	; 0xa
    6b28:	e1a02007 	mov	r2, r7
    6b2c:	eb000318 	bl	7794 <memchr>
    6b30:	e3500000 	cmp	r0, #0	; 0x0
    6b34:	10693000 	rsbne	r3, r9, r0
    6b38:	1283b001 	addne	fp, r3, #1	; 0x1
    6b3c:	03a03001 	moveq	r3, #1	; 0x1
    6b40:	13a03001 	movne	r3, #1	; 0x1
    6b44:	0287b001 	addeq	fp, r7, #1	; 0x1
    6b48:	158d3000 	strne	r3, [sp]
    6b4c:	058d3000 	streq	r3, [sp]
    6b50:	eaffffa8 	b	69f8 <__sfvwrite+0xd8>
    6b54:	e1a07002 	mov	r7, r2
    6b58:	e1a09002 	mov	r9, r2
    6b5c:	e3570000 	cmp	r7, #0	; 0x0
    6b60:	0a000020 	beq	6be8 <__sfvwrite+0x2c8>
    6b64:	e3110c02 	tst	r1, #512	; 0x200
    6b68:	e5964008 	ldr	r4, [r6, #8]
    6b6c:	0a000021 	beq	6bf8 <__sfvwrite+0x2d8>
    6b70:	e1570004 	cmp	r7, r4
    6b74:	e1a02004 	mov	r2, r4
    6b78:	9a000001 	bls	6b84 <__sfvwrite+0x264>
    6b7c:	e3110080 	tst	r1, #128	; 0x80
    6b80:	1a000047 	bne	6ca4 <__sfvwrite+0x384>
    6b84:	e1570002 	cmp	r7, r2
    6b88:	31a02007 	movcc	r2, r7
    6b8c:	e5960000 	ldr	r0, [r6]
    6b90:	e1a01009 	mov	r1, r9
    6b94:	31a04007 	movcc	r4, r7
    6b98:	eb00033e 	bl	7898 <memmove>
    6b9c:	e5963008 	ldr	r3, [r6, #8]
    6ba0:	e5962000 	ldr	r2, [r6]
    6ba4:	e0643003 	rsb	r3, r4, r3
    6ba8:	e0822004 	add	r2, r2, r4
    6bac:	e5863008 	str	r3, [r6, #8]
    6bb0:	e5862000 	str	r2, [r6]
    6bb4:	e1a05007 	mov	r5, r7
    6bb8:	e1a00007 	mov	r0, r7
    6bbc:	e1a04007 	mov	r4, r7
    6bc0:	e59a3008 	ldr	r3, [sl, #8]
    6bc4:	e0643003 	rsb	r3, r4, r3
    6bc8:	e3530000 	cmp	r3, #0	; 0x0
    6bcc:	e58a3008 	str	r3, [sl, #8]
    6bd0:	0affff76 	beq	69b0 <__sfvwrite+0x90>
    6bd4:	e0657007 	rsb	r7, r5, r7
    6bd8:	e3570000 	cmp	r7, #0	; 0x0
    6bdc:	e1d610bc 	ldrh	r1, [r6, #12]
    6be0:	e0899000 	add	r9, r9, r0
    6be4:	1affffde 	bne	6b64 <__sfvwrite+0x244>
    6be8:	e5989000 	ldr	r9, [r8]
    6bec:	e5987004 	ldr	r7, [r8, #4]
    6bf0:	e2888008 	add	r8, r8, #8	; 0x8
    6bf4:	eaffffd8 	b	6b5c <__sfvwrite+0x23c>
    6bf8:	e5960000 	ldr	r0, [r6]
    6bfc:	e5963010 	ldr	r3, [r6, #16]
    6c00:	e1500003 	cmp	r0, r3
    6c04:	81570004 	cmphi	r7, r4
    6c08:	e1a05004 	mov	r5, r4
    6c0c:	8a000018 	bhi	6c74 <__sfvwrite+0x354>
    6c10:	e5962014 	ldr	r2, [r6, #20]
    6c14:	e1570002 	cmp	r7, r2
    6c18:	3a000008 	bcc	6c40 <__sfvwrite+0x320>
    6c1c:	e596001c 	ldr	r0, [r6, #28]
    6c20:	e1a01009 	mov	r1, r9
    6c24:	e1a0e00f 	mov	lr, pc
    6c28:	e596f024 	ldr	pc, [r6, #36]
    6c2c:	e2504000 	subs	r4, r0, #0	; 0x0
    6c30:	daffffb5 	ble	6b0c <__sfvwrite+0x1ec>
    6c34:	e1a05004 	mov	r5, r4
    6c38:	e1a00004 	mov	r0, r4
    6c3c:	eaffffdf 	b	6bc0 <__sfvwrite+0x2a0>
    6c40:	e1a02007 	mov	r2, r7
    6c44:	e1a01009 	mov	r1, r9
    6c48:	eb000312 	bl	7898 <memmove>
    6c4c:	e5963008 	ldr	r3, [r6, #8]
    6c50:	e5962000 	ldr	r2, [r6]
    6c54:	e0673003 	rsb	r3, r7, r3
    6c58:	e0822007 	add	r2, r2, r7
    6c5c:	e1a04007 	mov	r4, r7
    6c60:	e1a05007 	mov	r5, r7
    6c64:	e1a00007 	mov	r0, r7
    6c68:	e5863008 	str	r3, [r6, #8]
    6c6c:	e5862000 	str	r2, [r6]
    6c70:	eaffffd2 	b	6bc0 <__sfvwrite+0x2a0>
    6c74:	e1a01009 	mov	r1, r9
    6c78:	e1a02004 	mov	r2, r4
    6c7c:	eb000305 	bl	7898 <memmove>
    6c80:	e5963000 	ldr	r3, [r6]
    6c84:	e0833004 	add	r3, r3, r4
    6c88:	e5863000 	str	r3, [r6]
    6c8c:	e1a00006 	mov	r0, r6
    6c90:	ebfffd64 	bl	6228 <fflush>
    6c94:	e3500000 	cmp	r0, #0	; 0x0
    6c98:	e1a00004 	mov	r0, r4
    6c9c:	0affffc7 	beq	6bc0 <__sfvwrite+0x2a0>
    6ca0:	eaffff99 	b	6b0c <__sfvwrite+0x1ec>
    6ca4:	e5961010 	ldr	r1, [r6, #16]
    6ca8:	e5963000 	ldr	r3, [r6]
    6cac:	e59fb060 	ldr	fp, [pc, #96]	; 6d14 <.text+0x6d14>
    6cb0:	e0614003 	rsb	r4, r1, r3
    6cb4:	e0875004 	add	r5, r7, r4
    6cb8:	e59b0000 	ldr	r0, [fp]
    6cbc:	e1a02005 	mov	r2, r5
    6cc0:	eb000647 	bl	85e4 <_realloc_r>
    6cc4:	e3500000 	cmp	r0, #0	; 0x0
    6cc8:	0a00000d 	beq	6d04 <__sfvwrite+0x3e4>
    6ccc:	e0803004 	add	r3, r0, r4
    6cd0:	e1a02007 	mov	r2, r7
    6cd4:	e1a04007 	mov	r4, r7
    6cd8:	e5863000 	str	r3, [r6]
    6cdc:	e5865014 	str	r5, [r6, #20]
    6ce0:	e5860010 	str	r0, [r6, #16]
    6ce4:	e5867008 	str	r7, [r6, #8]
    6ce8:	eaffffa5 	b	6b84 <__sfvwrite+0x264>
    6cec:	ebfff77b 	bl	4ae0 <__swsetup>
    6cf0:	e3500000 	cmp	r0, #0	; 0x0
    6cf4:	13e00000 	mvnne	r0, #0	; 0x0
    6cf8:	1affff2d 	bne	69b4 <__sfvwrite+0x94>
    6cfc:	e1d610bc 	ldrh	r1, [r6, #12]
    6d00:	eaffff13 	b	6954 <__sfvwrite+0x34>
    6d04:	e59b0000 	ldr	r0, [fp]
    6d08:	e5961010 	ldr	r1, [r6, #16]
    6d0c:	ebfffe5b 	bl	6680 <_free_r>
    6d10:	eaffff7d 	b	6b0c <__sfvwrite+0x1ec>
    6d14:	0020003c 	eoreq	r0, r0, ip, lsr r0

00006d18 <_fwalk_reent>:
    6d18:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6d1c:	e1a08000 	mov	r8, r0
    6d20:	e1a0a001 	mov	sl, r1
    6d24:	ebfffd8e 	bl	6364 <__sfp_lock_acquire>
    6d28:	e2987e2e 	adds	r7, r8, #736	; 0x2e0
    6d2c:	01a09007 	moveq	r9, r7
    6d30:	0a000017 	beq	6d94 <_fwalk_reent+0x7c>
    6d34:	e3a09000 	mov	r9, #0	; 0x0
    6d38:	e5973004 	ldr	r3, [r7, #4]
    6d3c:	e2536001 	subs	r6, r3, #1	; 0x1
    6d40:	e5974008 	ldr	r4, [r7, #8]
    6d44:	4a00000f 	bmi	6d88 <_fwalk_reent+0x70>
    6d48:	e3a05000 	mov	r5, #0	; 0x0
    6d4c:	e1d430fc 	ldrsh	r3, [r4, #12]
    6d50:	e3530000 	cmp	r3, #0	; 0x0
    6d54:	0a000007 	beq	6d78 <_fwalk_reent+0x60>
    6d58:	e1d430fe 	ldrsh	r3, [r4, #14]
    6d5c:	e3730001 	cmn	r3, #1	; 0x1
    6d60:	e1a01004 	mov	r1, r4
    6d64:	e1a00008 	mov	r0, r8
    6d68:	0a000002 	beq	6d78 <_fwalk_reent+0x60>
    6d6c:	e1a0e00f 	mov	lr, pc
    6d70:	e12fff1a 	bx	sl
    6d74:	e1899000 	orr	r9, r9, r0
    6d78:	e1560005 	cmp	r6, r5
    6d7c:	e284405c 	add	r4, r4, #92	; 0x5c
    6d80:	e2855001 	add	r5, r5, #1	; 0x1
    6d84:	1afffff0 	bne	6d4c <_fwalk_reent+0x34>
    6d88:	e5977000 	ldr	r7, [r7]
    6d8c:	e3570000 	cmp	r7, #0	; 0x0
    6d90:	1affffe8 	bne	6d38 <_fwalk_reent+0x20>
    6d94:	ebfffd73 	bl	6368 <__sfp_lock_release>
    6d98:	e1a00009 	mov	r0, r9
    6d9c:	e8bd87f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00006da0 <_fwalk>:
    6da0:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    6da4:	e1a04000 	mov	r4, r0
    6da8:	e1a08001 	mov	r8, r1
    6dac:	ebfffd6c 	bl	6364 <__sfp_lock_acquire>
    6db0:	e2947e2e 	adds	r7, r4, #736	; 0x2e0
    6db4:	01a0a007 	moveq	sl, r7
    6db8:	0a000016 	beq	6e18 <_fwalk+0x78>
    6dbc:	e3a0a000 	mov	sl, #0	; 0x0
    6dc0:	e5973004 	ldr	r3, [r7, #4]
    6dc4:	e2536001 	subs	r6, r3, #1	; 0x1
    6dc8:	e5974008 	ldr	r4, [r7, #8]
    6dcc:	4a00000e 	bmi	6e0c <_fwalk+0x6c>
    6dd0:	e3a05000 	mov	r5, #0	; 0x0
    6dd4:	e1d430fc 	ldrsh	r3, [r4, #12]
    6dd8:	e3530000 	cmp	r3, #0	; 0x0
    6ddc:	0a000006 	beq	6dfc <_fwalk+0x5c>
    6de0:	e1d430fe 	ldrsh	r3, [r4, #14]
    6de4:	e3730001 	cmn	r3, #1	; 0x1
    6de8:	e1a00004 	mov	r0, r4
    6dec:	0a000002 	beq	6dfc <_fwalk+0x5c>
    6df0:	e1a0e00f 	mov	lr, pc
    6df4:	e12fff18 	bx	r8
    6df8:	e18aa000 	orr	sl, sl, r0
    6dfc:	e1560005 	cmp	r6, r5
    6e00:	e284405c 	add	r4, r4, #92	; 0x5c
    6e04:	e2855001 	add	r5, r5, #1	; 0x1
    6e08:	1afffff1 	bne	6dd4 <_fwalk+0x34>
    6e0c:	e5977000 	ldr	r7, [r7]
    6e10:	e3570000 	cmp	r7, #0	; 0x0
    6e14:	1affffe9 	bne	6dc0 <_fwalk+0x20>
    6e18:	ebfffd52 	bl	6368 <__sfp_lock_release>
    6e1c:	e1a0000a 	mov	r0, sl
    6e20:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}

00006e24 <__locale_charset>:
    6e24:	e59f3004 	ldr	r3, [pc, #4]	; 6e30 <.text+0x6e30>
    6e28:	e5930000 	ldr	r0, [r3]
    6e2c:	e12fff1e 	bx	lr
    6e30:	0000a720 	andeq	sl, r0, r0, lsr #14

00006e34 <_localeconv_r>:
    6e34:	e59f0000 	ldr	r0, [pc, #0]	; 6e3c <.text+0x6e3c>
    6e38:	e12fff1e 	bx	lr
    6e3c:	0000a6f0 	streqd	sl, [r0], -r0

00006e40 <localeconv>:
    6e40:	e59f3004 	ldr	r3, [pc, #4]	; 6e4c <.text+0x6e4c>
    6e44:	e5930000 	ldr	r0, [r3]
    6e48:	eafffff9 	b	6e34 <_localeconv_r>
    6e4c:	0020003c 	eoreq	r0, r0, ip, lsr r0

00006e50 <_setlocale_r>:
    6e50:	e59f3054 	ldr	r3, [pc, #84]	; 6eac <.text+0x6eac>
    6e54:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    6e58:	e2524000 	subs	r4, r2, #0	; 0x0
    6e5c:	e1a05000 	mov	r5, r0
    6e60:	e1a06001 	mov	r6, r1
    6e64:	e1a00004 	mov	r0, r4
    6e68:	e1a01003 	mov	r1, r3
    6e6c:	0a000007 	beq	6e90 <_setlocale_r+0x40>
    6e70:	ebffeca6 	bl	2110 <strcmp>
    6e74:	e3500000 	cmp	r0, #0	; 0x0
    6e78:	e59f1030 	ldr	r1, [pc, #48]	; 6eb0 <.text+0x6eb0>
    6e7c:	e1a00004 	mov	r0, r4
    6e80:	1a000004 	bne	6e98 <_setlocale_r+0x48>
    6e84:	e5854034 	str	r4, [r5, #52]
    6e88:	e5856030 	str	r6, [r5, #48]
    6e8c:	e59f3018 	ldr	r3, [pc, #24]	; 6eac <.text+0x6eac>
    6e90:	e1a00003 	mov	r0, r3
    6e94:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    6e98:	ebffec9c 	bl	2110 <strcmp>
    6e9c:	e3500000 	cmp	r0, #0	; 0x0
    6ea0:	e3a03000 	mov	r3, #0	; 0x0
    6ea4:	0afffff6 	beq	6e84 <_setlocale_r+0x34>
    6ea8:	eafffff8 	b	6e90 <_setlocale_r+0x40>
    6eac:	0000ac30 	andeq	sl, r0, r0, lsr ip
    6eb0:	0000a8f0 	streqd	sl, [r0], -r0

00006eb4 <setlocale>:
    6eb4:	e1a02001 	mov	r2, r1
    6eb8:	e59f100c 	ldr	r1, [pc, #12]	; 6ecc <.text+0x6ecc>
    6ebc:	e1a03000 	mov	r3, r0
    6ec0:	e5910000 	ldr	r0, [r1]
    6ec4:	e1a01003 	mov	r1, r3
    6ec8:	eaffffe0 	b	6e50 <_setlocale_r>
    6ecc:	0020003c 	eoreq	r0, r0, ip, lsr r0

00006ed0 <__smakebuf>:
    6ed0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    6ed4:	e1d030bc 	ldrh	r3, [r0, #12]
    6ed8:	e3130002 	tst	r3, #2	; 0x2
    6edc:	12802043 	addne	r2, r0, #67	; 0x43
    6ee0:	13a03001 	movne	r3, #1	; 0x1
    6ee4:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    6ee8:	e1a04000 	mov	r4, r0
    6eec:	15803014 	strne	r3, [r0, #20]
    6ef0:	15802010 	strne	r2, [r0, #16]
    6ef4:	15802000 	strne	r2, [r0]
    6ef8:	1a000025 	bne	6f94 <__smakebuf+0xc4>
    6efc:	e1d010fe 	ldrsh	r1, [r0, #14]
    6f00:	e3510000 	cmp	r1, #0	; 0x0
    6f04:	ba000024 	blt	6f9c <__smakebuf+0xcc>
    6f08:	e59f5108 	ldr	r5, [pc, #264]	; 7018 <.text+0x7018>
    6f0c:	e1a0200d 	mov	r2, sp
    6f10:	e5950000 	ldr	r0, [r5]
    6f14:	ebffe96c 	bl	14cc <_fstat_r>
    6f18:	e3500000 	cmp	r0, #0	; 0x0
    6f1c:	b1d430bc 	ldrlth	r3, [r4, #12]
    6f20:	ba00001e 	blt	6fa0 <__smakebuf+0xd0>
    6f24:	e59d3004 	ldr	r3, [sp, #4]
    6f28:	e2033a0f 	and	r3, r3, #61440	; 0xf000
    6f2c:	e3530a02 	cmp	r3, #8192	; 0x2000
    6f30:	13a06000 	movne	r6, #0	; 0x0
    6f34:	03a06001 	moveq	r6, #1	; 0x1
    6f38:	e3530902 	cmp	r3, #32768	; 0x8000
    6f3c:	0a000022 	beq	6fcc <__smakebuf+0xfc>
    6f40:	e1d430bc 	ldrh	r3, [r4, #12]
    6f44:	e3833b02 	orr	r3, r3, #2048	; 0x800
    6f48:	e1c430bc 	strh	r3, [r4, #12]
    6f4c:	e5950000 	ldr	r0, [r5]
    6f50:	e3a01b01 	mov	r1, #1024	; 0x400
    6f54:	eb000032 	bl	7024 <_malloc_r>
    6f58:	e3500000 	cmp	r0, #0	; 0x0
    6f5c:	0a000024 	beq	6ff4 <__smakebuf+0x124>
    6f60:	e59f30b0 	ldr	r3, [pc, #176]	; 7018 <.text+0x7018>
    6f64:	e1d420bc 	ldrh	r2, [r4, #12]
    6f68:	e5931000 	ldr	r1, [r3]
    6f6c:	e59f30a8 	ldr	r3, [pc, #168]	; 701c <.text+0x701c>
    6f70:	e3822080 	orr	r2, r2, #128	; 0x80
    6f74:	e581303c 	str	r3, [r1, #60]
    6f78:	e3560000 	cmp	r6, #0	; 0x0
    6f7c:	e3a03b01 	mov	r3, #1024	; 0x400
    6f80:	e1c420bc 	strh	r2, [r4, #12]
    6f84:	e5840010 	str	r0, [r4, #16]
    6f88:	e5843014 	str	r3, [r4, #20]
    6f8c:	e5840000 	str	r0, [r4]
    6f90:	1a000006 	bne	6fb0 <__smakebuf+0xe0>
    6f94:	e28dd03c 	add	sp, sp, #60	; 0x3c
    6f98:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    6f9c:	e59f5074 	ldr	r5, [pc, #116]	; 7018 <.text+0x7018>
    6fa0:	e3833b02 	orr	r3, r3, #2048	; 0x800
    6fa4:	e3a06000 	mov	r6, #0	; 0x0
    6fa8:	e1c430bc 	strh	r3, [r4, #12]
    6fac:	eaffffe6 	b	6f4c <__smakebuf+0x7c>
    6fb0:	e1d400fe 	ldrsh	r0, [r4, #14]
    6fb4:	ebffe948 	bl	14dc <isatty>
    6fb8:	e3500000 	cmp	r0, #0	; 0x0
    6fbc:	11d430bc 	ldrneh	r3, [r4, #12]
    6fc0:	13833001 	orrne	r3, r3, #1	; 0x1
    6fc4:	11c430bc 	strneh	r3, [r4, #12]
    6fc8:	eafffff1 	b	6f94 <__smakebuf+0xc4>
    6fcc:	e5942028 	ldr	r2, [r4, #40]
    6fd0:	e59f3048 	ldr	r3, [pc, #72]	; 7020 <.text+0x7020>
    6fd4:	e1520003 	cmp	r2, r3
    6fd8:	1affffd8 	bne	6f40 <__smakebuf+0x70>
    6fdc:	e1d430bc 	ldrh	r3, [r4, #12]
    6fe0:	e3a02b01 	mov	r2, #1024	; 0x400
    6fe4:	e3833b01 	orr	r3, r3, #1024	; 0x400
    6fe8:	e1c430bc 	strh	r3, [r4, #12]
    6fec:	e584204c 	str	r2, [r4, #76]
    6ff0:	eaffffd5 	b	6f4c <__smakebuf+0x7c>
    6ff4:	e1d430bc 	ldrh	r3, [r4, #12]
    6ff8:	e2841043 	add	r1, r4, #67	; 0x43
    6ffc:	e3833002 	orr	r3, r3, #2	; 0x2
    7000:	e3a02001 	mov	r2, #1	; 0x1
    7004:	e5842014 	str	r2, [r4, #20]
    7008:	e1c430bc 	strh	r3, [r4, #12]
    700c:	e5841010 	str	r1, [r4, #16]
    7010:	e5841000 	str	r1, [r4]
    7014:	eaffffde 	b	6f94 <__smakebuf+0xc4>
    7018:	0020003c 	eoreq	r0, r0, ip, lsr r0
    701c:	0000642c 	andeq	r6, r0, ip, lsr #8
    7020:	00008c9c 	muleq	r0, ip, ip

00007024 <_malloc_r>:
    7024:	e281300b 	add	r3, r1, #11	; 0xb
    7028:	e3530016 	cmp	r3, #22	; 0x16
    702c:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7030:	83c35007 	bichi	r5, r3, #7	; 0x7
    7034:	93a05010 	movls	r5, #16	; 0x10
    7038:	93a03000 	movls	r3, #0	; 0x0
    703c:	81a03fa5 	movhi	r3, r5, lsr #31
    7040:	e1550001 	cmp	r5, r1
    7044:	33833001 	orrcc	r3, r3, #1	; 0x1
    7048:	e3530000 	cmp	r3, #0	; 0x0
    704c:	e1a07000 	mov	r7, r0
    7050:	13a0300c 	movne	r3, #12	; 0xc
    7054:	e24dd004 	sub	sp, sp, #4	; 0x4
    7058:	13a00000 	movne	r0, #0	; 0x0
    705c:	15873000 	strne	r3, [r7]
    7060:	1a000017 	bne	70c4 <_malloc_r+0xa0>
    7064:	e1a00007 	mov	r0, r7
    7068:	eb00026f 	bl	7a2c <__malloc_lock>
    706c:	e3550f7e 	cmp	r5, #504	; 0x1f8
    7070:	2a000015 	bcs	70cc <_malloc_r+0xa8>
    7074:	e59f86fc 	ldr	r8, [pc, #1788]	; 7778 <.text+0x7778>
    7078:	e1a021a5 	mov	r2, r5, lsr #3
    707c:	e0883182 	add	r3, r8, r2, lsl #3
    7080:	e593400c 	ldr	r4, [r3, #12]
    7084:	e1530004 	cmp	r3, r4
    7088:	e1a0a008 	mov	sl, r8
    708c:	0a0000cd 	beq	73c8 <_malloc_r+0x3a4>
    7090:	e5943004 	ldr	r3, [r4, #4]
    7094:	e3c33003 	bic	r3, r3, #3	; 0x3
    7098:	e0843003 	add	r3, r4, r3
    709c:	e5932004 	ldr	r2, [r3, #4]
    70a0:	e594000c 	ldr	r0, [r4, #12]
    70a4:	e5941008 	ldr	r1, [r4, #8]
    70a8:	e3822001 	orr	r2, r2, #1	; 0x1
    70ac:	e5801008 	str	r1, [r0, #8]
    70b0:	e581000c 	str	r0, [r1, #12]
    70b4:	e5832004 	str	r2, [r3, #4]
    70b8:	e1a00007 	mov	r0, r7
    70bc:	eb00025b 	bl	7a30 <__malloc_unlock>
    70c0:	e2840008 	add	r0, r4, #8	; 0x8
    70c4:	e28dd004 	add	sp, sp, #4	; 0x4
    70c8:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    70cc:	e1b024a5 	movs	r2, r5, lsr #9
    70d0:	01a001a5 	moveq	r0, r5, lsr #3
    70d4:	01a03180 	moveq	r3, r0, lsl #3
    70d8:	1a000027 	bne	717c <_malloc_r+0x158>
    70dc:	e59f8694 	ldr	r8, [pc, #1684]	; 7778 <.text+0x7778>
    70e0:	e0831008 	add	r1, r3, r8
    70e4:	e591400c 	ldr	r4, [r1, #12]
    70e8:	e1510004 	cmp	r1, r4
    70ec:	e1a0a008 	mov	sl, r8
    70f0:	1a000005 	bne	710c <_malloc_r+0xe8>
    70f4:	ea00000a 	b	7124 <_malloc_r+0x100>
    70f8:	e3520000 	cmp	r2, #0	; 0x0
    70fc:	aa000047 	bge	7220 <_malloc_r+0x1fc>
    7100:	e594400c 	ldr	r4, [r4, #12]
    7104:	e1510004 	cmp	r1, r4
    7108:	0a000005 	beq	7124 <_malloc_r+0x100>
    710c:	e5943004 	ldr	r3, [r4, #4]
    7110:	e3c33003 	bic	r3, r3, #3	; 0x3
    7114:	e0652003 	rsb	r2, r5, r3
    7118:	e352000f 	cmp	r2, #15	; 0xf
    711c:	dafffff5 	ble	70f8 <_malloc_r+0xd4>
    7120:	e2400001 	sub	r0, r0, #1	; 0x1
    7124:	e280e001 	add	lr, r0, #1	; 0x1
    7128:	e59f664c 	ldr	r6, [pc, #1612]	; 777c <.text+0x777c>
    712c:	e5964008 	ldr	r4, [r6, #8]
    7130:	e1560004 	cmp	r6, r4
    7134:	0a000076 	beq	7314 <_malloc_r+0x2f0>
    7138:	e5943004 	ldr	r3, [r4, #4]
    713c:	e3c32003 	bic	r2, r3, #3	; 0x3
    7140:	e0650002 	rsb	r0, r5, r2
    7144:	e350000f 	cmp	r0, #15	; 0xf
    7148:	ca000027 	bgt	71ec <_malloc_r+0x1c8>
    714c:	e3500000 	cmp	r0, #0	; 0x0
    7150:	e586600c 	str	r6, [r6, #12]
    7154:	e5866008 	str	r6, [r6, #8]
    7158:	ba00003c 	blt	7250 <_malloc_r+0x22c>
    715c:	e0842002 	add	r2, r4, r2
    7160:	e5923004 	ldr	r3, [r2, #4]
    7164:	e3833001 	orr	r3, r3, #1	; 0x1
    7168:	e1a00007 	mov	r0, r7
    716c:	e5823004 	str	r3, [r2, #4]
    7170:	eb00022e 	bl	7a30 <__malloc_unlock>
    7174:	e2840008 	add	r0, r4, #8	; 0x8
    7178:	eaffffd1 	b	70c4 <_malloc_r+0xa0>
    717c:	e3520004 	cmp	r2, #4	; 0x4
    7180:	91a03325 	movls	r3, r5, lsr #6
    7184:	92830038 	addls	r0, r3, #56	; 0x38
    7188:	91a03180 	movls	r3, r0, lsl #3
    718c:	9affffd2 	bls	70dc <_malloc_r+0xb8>
    7190:	e3520014 	cmp	r2, #20	; 0x14
    7194:	9282005b 	addls	r0, r2, #91	; 0x5b
    7198:	91a03180 	movls	r3, r0, lsl #3
    719c:	9affffce 	bls	70dc <_malloc_r+0xb8>
    71a0:	e3520054 	cmp	r2, #84	; 0x54
    71a4:	91a03625 	movls	r3, r5, lsr #12
    71a8:	9283006e 	addls	r0, r3, #110	; 0x6e
    71ac:	91a03180 	movls	r3, r0, lsl #3
    71b0:	9affffc9 	bls	70dc <_malloc_r+0xb8>
    71b4:	e3520f55 	cmp	r2, #340	; 0x154
    71b8:	91a037a5 	movls	r3, r5, lsr #15
    71bc:	92830077 	addls	r0, r3, #119	; 0x77
    71c0:	91a03180 	movls	r3, r0, lsl #3
    71c4:	9affffc4 	bls	70dc <_malloc_r+0xb8>
    71c8:	e3a03e55 	mov	r3, #1360	; 0x550
    71cc:	e2833004 	add	r3, r3, #4	; 0x4
    71d0:	e1520003 	cmp	r2, r3
    71d4:	91a03925 	movls	r3, r5, lsr #18
    71d8:	9283007c 	addls	r0, r3, #124	; 0x7c
    71dc:	83a0007e 	movhi	r0, #126	; 0x7e
    71e0:	82433f59 	subhi	r3, r3, #356	; 0x164
    71e4:	91a03180 	movls	r3, r0, lsl #3
    71e8:	eaffffbb 	b	70dc <_malloc_r+0xb8>
    71ec:	e0842005 	add	r2, r4, r5
    71f0:	e3801001 	orr	r1, r0, #1	; 0x1
    71f4:	e3853001 	orr	r3, r5, #1	; 0x1
    71f8:	e7820000 	str	r0, [r2, r0]
    71fc:	e5843004 	str	r3, [r4, #4]
    7200:	e586200c 	str	r2, [r6, #12]
    7204:	e5862008 	str	r2, [r6, #8]
    7208:	e1a00007 	mov	r0, r7
    720c:	e9820042 	stmib	r2, {r1, r6}
    7210:	e582600c 	str	r6, [r2, #12]
    7214:	eb000205 	bl	7a30 <__malloc_unlock>
    7218:	e2840008 	add	r0, r4, #8	; 0x8
    721c:	eaffffa8 	b	70c4 <_malloc_r+0xa0>
    7220:	e0840003 	add	r0, r4, r3
    7224:	e5903004 	ldr	r3, [r0, #4]
    7228:	e594100c 	ldr	r1, [r4, #12]
    722c:	e5942008 	ldr	r2, [r4, #8]
    7230:	e3833001 	orr	r3, r3, #1	; 0x1
    7234:	e5803004 	str	r3, [r0, #4]
    7238:	e5812008 	str	r2, [r1, #8]
    723c:	e1a00007 	mov	r0, r7
    7240:	e582100c 	str	r1, [r2, #12]
    7244:	eb0001f9 	bl	7a30 <__malloc_unlock>
    7248:	e2840008 	add	r0, r4, #8	; 0x8
    724c:	eaffff9c 	b	70c4 <_malloc_r+0xa0>
    7250:	e3520c02 	cmp	r2, #512	; 0x200
    7254:	3a0000a0 	bcc	74dc <_malloc_r+0x4b8>
    7258:	e1b014a2 	movs	r1, r2, lsr #9
    725c:	01a011a2 	moveq	r1, r2, lsr #3
    7260:	01a03181 	moveq	r3, r1, lsl #3
    7264:	0a00001a 	beq	72d4 <_malloc_r+0x2b0>
    7268:	e3510004 	cmp	r1, #4	; 0x4
    726c:	91a03322 	movls	r3, r2, lsr #6
    7270:	92831038 	addls	r1, r3, #56	; 0x38
    7274:	91a03181 	movls	r3, r1, lsl #3
    7278:	9a000015 	bls	72d4 <_malloc_r+0x2b0>
    727c:	e3510014 	cmp	r1, #20	; 0x14
    7280:	9281105b 	addls	r1, r1, #91	; 0x5b
    7284:	91a03181 	movls	r3, r1, lsl #3
    7288:	9a000011 	bls	72d4 <_malloc_r+0x2b0>
    728c:	e3510054 	cmp	r1, #84	; 0x54
    7290:	91a03622 	movls	r3, r2, lsr #12
    7294:	9283106e 	addls	r1, r3, #110	; 0x6e
    7298:	91a03181 	movls	r3, r1, lsl #3
    729c:	9a00000c 	bls	72d4 <_malloc_r+0x2b0>
    72a0:	e3510f55 	cmp	r1, #340	; 0x154
    72a4:	91a037a2 	movls	r3, r2, lsr #15
    72a8:	92831077 	addls	r1, r3, #119	; 0x77
    72ac:	91a03181 	movls	r3, r1, lsl #3
    72b0:	9a000007 	bls	72d4 <_malloc_r+0x2b0>
    72b4:	e3a03e55 	mov	r3, #1360	; 0x550
    72b8:	e2833004 	add	r3, r3, #4	; 0x4
    72bc:	e1510003 	cmp	r1, r3
    72c0:	91a03922 	movls	r3, r2, lsr #18
    72c4:	9283107c 	addls	r1, r3, #124	; 0x7c
    72c8:	83a0107e 	movhi	r1, #126	; 0x7e
    72cc:	82433f59 	subhi	r3, r3, #356	; 0x164
    72d0:	91a03181 	movls	r3, r1, lsl #3
    72d4:	e088c003 	add	ip, r8, r3
    72d8:	e59c0008 	ldr	r0, [ip, #8]
    72dc:	e15c0000 	cmp	ip, r0
    72e0:	0a0000eb 	beq	7694 <_malloc_r+0x670>
    72e4:	e5903004 	ldr	r3, [r0, #4]
    72e8:	e3c33003 	bic	r3, r3, #3	; 0x3
    72ec:	e1520003 	cmp	r2, r3
    72f0:	2a000002 	bcs	7300 <_malloc_r+0x2dc>
    72f4:	e5900008 	ldr	r0, [r0, #8]
    72f8:	e15c0000 	cmp	ip, r0
    72fc:	1afffff8 	bne	72e4 <_malloc_r+0x2c0>
    7300:	e590c00c 	ldr	ip, [r0, #12]
    7304:	e584c00c 	str	ip, [r4, #12]
    7308:	e5840008 	str	r0, [r4, #8]
    730c:	e580400c 	str	r4, [r0, #12]
    7310:	e58c4008 	str	r4, [ip, #8]
    7314:	e59a0004 	ldr	r0, [sl, #4]
    7318:	e35e0000 	cmp	lr, #0	; 0x0
    731c:	e28e3003 	add	r3, lr, #3	; 0x3
    7320:	a1a0300e 	movge	r3, lr
    7324:	e1a03143 	mov	r3, r3, asr #2
    7328:	e3a02001 	mov	r2, #1	; 0x1
    732c:	e1a02312 	mov	r2, r2, lsl r3
    7330:	e1520000 	cmp	r2, r0
    7334:	8a000029 	bhi	73e0 <_malloc_r+0x3bc>
    7338:	e1120000 	tst	r2, r0
    733c:	0a000073 	beq	7510 <_malloc_r+0x4ec>
    7340:	e088918e 	add	r9, r8, lr, lsl #3
    7344:	e1a0a00e 	mov	sl, lr
    7348:	e1a01009 	mov	r1, r9
    734c:	e591400c 	ldr	r4, [r1, #12]
    7350:	e1510004 	cmp	r1, r4
    7354:	1a000005 	bne	7370 <_malloc_r+0x34c>
    7358:	ea000076 	b	7538 <_malloc_r+0x514>
    735c:	e35c0000 	cmp	ip, #0	; 0x0
    7360:	aa000079 	bge	754c <_malloc_r+0x528>
    7364:	e594400c 	ldr	r4, [r4, #12]
    7368:	e1510004 	cmp	r1, r4
    736c:	0a000071 	beq	7538 <_malloc_r+0x514>
    7370:	e5943004 	ldr	r3, [r4, #4]
    7374:	e3c33003 	bic	r3, r3, #3	; 0x3
    7378:	e065c003 	rsb	ip, r5, r3
    737c:	e35c000f 	cmp	ip, #15	; 0xf
    7380:	dafffff5 	ble	735c <_malloc_r+0x338>
    7384:	e3853001 	orr	r3, r5, #1	; 0x1
    7388:	e0842005 	add	r2, r4, r5
    738c:	e594000c 	ldr	r0, [r4, #12]
    7390:	e5843004 	str	r3, [r4, #4]
    7394:	e5b41008 	ldr	r1, [r4, #8]!
    7398:	e38c3001 	orr	r3, ip, #1	; 0x1
    739c:	e5801008 	str	r1, [r0, #8]
    73a0:	e581000c 	str	r0, [r1, #12]
    73a4:	e5862008 	str	r2, [r6, #8]
    73a8:	e586200c 	str	r2, [r6, #12]
    73ac:	e1a00007 	mov	r0, r7
    73b0:	e782c00c 	str	ip, [r2, ip]
    73b4:	e9820048 	stmib	r2, {r3, r6}
    73b8:	e582600c 	str	r6, [r2, #12]
    73bc:	eb00019b 	bl	7a30 <__malloc_unlock>
    73c0:	e1a00004 	mov	r0, r4
    73c4:	eaffff3e 	b	70c4 <_malloc_r+0xa0>
    73c8:	e2843008 	add	r3, r4, #8	; 0x8
    73cc:	e593400c 	ldr	r4, [r3, #12]
    73d0:	e1530004 	cmp	r3, r4
    73d4:	1affff2d 	bne	7090 <_malloc_r+0x6c>
    73d8:	e282e002 	add	lr, r2, #2	; 0x2
    73dc:	eaffff51 	b	7128 <_malloc_r+0x104>
    73e0:	e59f2390 	ldr	r2, [pc, #912]	; 7778 <.text+0x7778>
    73e4:	e5924008 	ldr	r4, [r2, #8]
    73e8:	e5943004 	ldr	r3, [r4, #4]
    73ec:	e3c38003 	bic	r8, r3, #3	; 0x3
    73f0:	e0650008 	rsb	r0, r5, r8
    73f4:	e350000f 	cmp	r0, #15	; 0xf
    73f8:	c3a03000 	movgt	r3, #0	; 0x0
    73fc:	d3a03001 	movle	r3, #1	; 0x1
    7400:	e1550008 	cmp	r5, r8
    7404:	83833001 	orrhi	r3, r3, #1	; 0x1
    7408:	e3530000 	cmp	r3, #0	; 0x0
    740c:	e1a09004 	mov	r9, r4
    7410:	0a000026 	beq	74b0 <_malloc_r+0x48c>
    7414:	e59f3364 	ldr	r3, [pc, #868]	; 7780 <.text+0x7780>
    7418:	e59fb364 	ldr	fp, [pc, #868]	; 7784 <.text+0x7784>
    741c:	e5932000 	ldr	r2, [r3]
    7420:	e59b1000 	ldr	r1, [fp]
    7424:	e2822010 	add	r2, r2, #16	; 0x10
    7428:	e3710001 	cmn	r1, #1	; 0x1
    742c:	e0856002 	add	r6, r5, r2
    7430:	12863eff 	addne	r3, r6, #4080	; 0xff0
    7434:	1283300f 	addne	r3, r3, #15	; 0xf
    7438:	13c36eff 	bicne	r6, r3, #4080	; 0xff0
    743c:	13c6600f 	bicne	r6, r6, #15	; 0xf
    7440:	e1a00007 	mov	r0, r7
    7444:	e1a01006 	mov	r1, r6
    7448:	ebffe825 	bl	14e4 <_sbrk_r>
    744c:	e3700001 	cmn	r0, #1	; 0x1
    7450:	0a00008c 	beq	7688 <_malloc_r+0x664>
    7454:	e0841008 	add	r1, r4, r8
    7458:	e1510000 	cmp	r1, r0
    745c:	e1a0a000 	mov	sl, r0
    7460:	9a000045 	bls	757c <_malloc_r+0x558>
    7464:	e59f330c 	ldr	r3, [pc, #780]	; 7778 <.text+0x7778>
    7468:	e1540003 	cmp	r4, r3
    746c:	0a0000a5 	beq	7708 <_malloc_r+0x6e4>
    7470:	e59f3300 	ldr	r3, [pc, #768]	; 7778 <.text+0x7778>
    7474:	e5934008 	ldr	r4, [r3, #8]
    7478:	e5942004 	ldr	r2, [r4, #4]
    747c:	e3c22003 	bic	r2, r2, #3	; 0x3
    7480:	e0650002 	rsb	r0, r5, r2
    7484:	e350000f 	cmp	r0, #15	; 0xf
    7488:	c3a03000 	movgt	r3, #0	; 0x0
    748c:	d3a03001 	movle	r3, #1	; 0x1
    7490:	e1550002 	cmp	r5, r2
    7494:	83833001 	orrhi	r3, r3, #1	; 0x1
    7498:	e3530000 	cmp	r3, #0	; 0x0
    749c:	0a000003 	beq	74b0 <_malloc_r+0x48c>
    74a0:	e1a00007 	mov	r0, r7
    74a4:	eb000161 	bl	7a30 <__malloc_unlock>
    74a8:	e3a00000 	mov	r0, #0	; 0x0
    74ac:	eaffff04 	b	70c4 <_malloc_r+0xa0>
    74b0:	e0841005 	add	r1, r4, r5
    74b4:	e3802001 	orr	r2, r0, #1	; 0x1
    74b8:	e3853001 	orr	r3, r5, #1	; 0x1
    74bc:	e5843004 	str	r3, [r4, #4]
    74c0:	e5812004 	str	r2, [r1, #4]
    74c4:	e59f22ac 	ldr	r2, [pc, #684]	; 7778 <.text+0x7778>
    74c8:	e1a00007 	mov	r0, r7
    74cc:	e5821008 	str	r1, [r2, #8]
    74d0:	eb000156 	bl	7a30 <__malloc_unlock>
    74d4:	e2840008 	add	r0, r4, #8	; 0x8
    74d8:	eafffef9 	b	70c4 <_malloc_r+0xa0>
    74dc:	e1a021a2 	mov	r2, r2, lsr #3
    74e0:	e59a0004 	ldr	r0, [sl, #4]
    74e4:	e1a01122 	mov	r1, r2, lsr #2
    74e8:	e3a03001 	mov	r3, #1	; 0x1
    74ec:	e1800113 	orr	r0, r0, r3, lsl r1
    74f0:	e0882182 	add	r2, r8, r2, lsl #3
    74f4:	e5923008 	ldr	r3, [r2, #8]
    74f8:	e584200c 	str	r2, [r4, #12]
    74fc:	e5843008 	str	r3, [r4, #8]
    7500:	e58a0004 	str	r0, [sl, #4]
    7504:	e583400c 	str	r4, [r3, #12]
    7508:	e5824008 	str	r4, [r2, #8]
    750c:	eaffff81 	b	7318 <_malloc_r+0x2f4>
    7510:	e1a02082 	mov	r2, r2, lsl #1
    7514:	e3ce3003 	bic	r3, lr, #3	; 0x3
    7518:	e1100002 	tst	r0, r2
    751c:	e283e004 	add	lr, r3, #4	; 0x4
    7520:	1affff86 	bne	7340 <_malloc_r+0x31c>
    7524:	e1a02082 	mov	r2, r2, lsl #1
    7528:	e1100002 	tst	r0, r2
    752c:	e28ee004 	add	lr, lr, #4	; 0x4
    7530:	0afffffb 	beq	7524 <_malloc_r+0x500>
    7534:	eaffff81 	b	7340 <_malloc_r+0x31c>
    7538:	e28aa001 	add	sl, sl, #1	; 0x1
    753c:	e31a0003 	tst	sl, #3	; 0x3
    7540:	0a000059 	beq	76ac <_malloc_r+0x688>
    7544:	e2811008 	add	r1, r1, #8	; 0x8
    7548:	eaffff7f 	b	734c <_malloc_r+0x328>
    754c:	e0841003 	add	r1, r4, r3
    7550:	e5913004 	ldr	r3, [r1, #4]
    7554:	e594000c 	ldr	r0, [r4, #12]
    7558:	e5b42008 	ldr	r2, [r4, #8]!
    755c:	e3833001 	orr	r3, r3, #1	; 0x1
    7560:	e5802008 	str	r2, [r0, #8]
    7564:	e582000c 	str	r0, [r2, #12]
    7568:	e5813004 	str	r3, [r1, #4]
    756c:	e1a00007 	mov	r0, r7
    7570:	eb00012e 	bl	7a30 <__malloc_unlock>
    7574:	e1a00004 	mov	r0, r4
    7578:	eafffed1 	b	70c4 <_malloc_r+0xa0>
    757c:	e59fc204 	ldr	ip, [pc, #516]	; 7788 <.text+0x7788>
    7580:	e59c3000 	ldr	r3, [ip]
    7584:	e0862003 	add	r2, r6, r3
    7588:	e58c2000 	str	r2, [ip]
    758c:	0a000062 	beq	771c <_malloc_r+0x6f8>
    7590:	e59b3000 	ldr	r3, [fp]
    7594:	e3730001 	cmn	r3, #1	; 0x1
    7598:	10613000 	rsbne	r3, r1, r0
    759c:	059f31e0 	ldreq	r3, [pc, #480]	; 7784 <.text+0x7784>
    75a0:	10823003 	addne	r3, r2, r3
    75a4:	05830000 	streq	r0, [r3]
    75a8:	158c3000 	strne	r3, [ip]
    75ac:	e2103007 	ands	r3, r0, #7	; 0x7
    75b0:	12631008 	rsbne	r1, r3, #8	; 0x8
    75b4:	1080a001 	addne	sl, r0, r1
    75b8:	01a01003 	moveq	r1, r3
    75bc:	e08a3006 	add	r3, sl, r6
    75c0:	e1a03a03 	mov	r3, r3, lsl #20
    75c4:	e1a03a23 	mov	r3, r3, lsr #20
    75c8:	e2633a01 	rsb	r3, r3, #4096	; 0x1000
    75cc:	e0814003 	add	r4, r1, r3
    75d0:	e1a01004 	mov	r1, r4
    75d4:	e1a00007 	mov	r0, r7
    75d8:	e58dc000 	str	ip, [sp]
    75dc:	ebffe7c0 	bl	14e4 <_sbrk_r>
    75e0:	e3700001 	cmn	r0, #1	; 0x1
    75e4:	106a3000 	rsbne	r3, sl, r0
    75e8:	e59dc000 	ldr	ip, [sp]
    75ec:	10833004 	addne	r3, r3, r4
    75f0:	13830001 	orrne	r0, r3, #1	; 0x1
    75f4:	e59f217c 	ldr	r2, [pc, #380]	; 7778 <.text+0x7778>
    75f8:	e59c3000 	ldr	r3, [ip]
    75fc:	03a04000 	moveq	r4, #0	; 0x0
    7600:	02800002 	addeq	r0, r0, #2	; 0x2
    7604:	e0843003 	add	r3, r4, r3
    7608:	e1590002 	cmp	r9, r2
    760c:	e1a0400a 	mov	r4, sl
    7610:	e58c3000 	str	r3, [ip]
    7614:	e58a0004 	str	r0, [sl, #4]
    7618:	e582a008 	str	sl, [r2, #8]
    761c:	0a00000f 	beq	7660 <_malloc_r+0x63c>
    7620:	e358000f 	cmp	r8, #15	; 0xf
    7624:	93a03001 	movls	r3, #1	; 0x1
    7628:	958a3004 	strls	r3, [sl, #4]
    762c:	9affff91 	bls	7478 <_malloc_r+0x454>
    7630:	e5993004 	ldr	r3, [r9, #4]
    7634:	e248200c 	sub	r2, r8, #12	; 0xc
    7638:	e3c22007 	bic	r2, r2, #7	; 0x7
    763c:	e2033001 	and	r3, r3, #1	; 0x1
    7640:	e1823003 	orr	r3, r2, r3
    7644:	e3a01005 	mov	r1, #5	; 0x5
    7648:	e352000f 	cmp	r2, #15	; 0xf
    764c:	e0892002 	add	r2, r9, r2
    7650:	e5893004 	str	r3, [r9, #4]
    7654:	e5821008 	str	r1, [r2, #8]
    7658:	e5821004 	str	r1, [r2, #4]
    765c:	8a000038 	bhi	7744 <_malloc_r+0x720>
    7660:	e59f1124 	ldr	r1, [pc, #292]	; 778c <.text+0x778c>
    7664:	e59c2000 	ldr	r2, [ip]
    7668:	e5913000 	ldr	r3, [r1]
    766c:	e1520003 	cmp	r2, r3
    7670:	85812000 	strhi	r2, [r1]
    7674:	e59f1114 	ldr	r1, [pc, #276]	; 7790 <.text+0x7790>
    7678:	e5913000 	ldr	r3, [r1]
    767c:	e1520003 	cmp	r2, r3
    7680:	85812000 	strhi	r2, [r1]
    7684:	eaffff7b 	b	7478 <_malloc_r+0x454>
    7688:	e59f20e8 	ldr	r2, [pc, #232]	; 7778 <.text+0x7778>
    768c:	e5924008 	ldr	r4, [r2, #8]
    7690:	eaffff78 	b	7478 <_malloc_r+0x454>
    7694:	e59a3004 	ldr	r3, [sl, #4]
    7698:	e1a01121 	mov	r1, r1, lsr #2
    769c:	e3a02001 	mov	r2, #1	; 0x1
    76a0:	e1833112 	orr	r3, r3, r2, lsl r1
    76a4:	e58a3004 	str	r3, [sl, #4]
    76a8:	eaffff15 	b	7304 <_malloc_r+0x2e0>
    76ac:	e1a0c00e 	mov	ip, lr
    76b0:	e1a01009 	mov	r1, r9
    76b4:	e31c0003 	tst	ip, #3	; 0x3
    76b8:	e2411008 	sub	r1, r1, #8	; 0x8
    76bc:	e24cc001 	sub	ip, ip, #1	; 0x1
    76c0:	0a000027 	beq	7764 <_malloc_r+0x740>
    76c4:	e5913008 	ldr	r3, [r1, #8]
    76c8:	e1530001 	cmp	r3, r1
    76cc:	0afffff8 	beq	76b4 <_malloc_r+0x690>
    76d0:	e1a02082 	mov	r2, r2, lsl #1
    76d4:	e1520000 	cmp	r2, r0
    76d8:	8affff40 	bhi	73e0 <_malloc_r+0x3bc>
    76dc:	e3520000 	cmp	r2, #0	; 0x0
    76e0:	0affff3e 	beq	73e0 <_malloc_r+0x3bc>
    76e4:	e1120000 	tst	r2, r0
    76e8:	11a0e00a 	movne	lr, sl
    76ec:	1affff13 	bne	7340 <_malloc_r+0x31c>
    76f0:	e1a02082 	mov	r2, r2, lsl #1
    76f4:	e1100002 	tst	r0, r2
    76f8:	e28aa004 	add	sl, sl, #4	; 0x4
    76fc:	0afffffb 	beq	76f0 <_malloc_r+0x6cc>
    7700:	e1a0e00a 	mov	lr, sl
    7704:	eaffff0d 	b	7340 <_malloc_r+0x31c>
    7708:	e59fc078 	ldr	ip, [pc, #120]	; 7788 <.text+0x7788>
    770c:	e59c3000 	ldr	r3, [ip]
    7710:	e0862003 	add	r2, r6, r3
    7714:	e58c2000 	str	r2, [ip]
    7718:	eaffff9c 	b	7590 <_malloc_r+0x56c>
    771c:	e1a03a00 	mov	r3, r0, lsl #20
    7720:	e1a03a23 	mov	r3, r3, lsr #20
    7724:	e3530000 	cmp	r3, #0	; 0x0
    7728:	1affff98 	bne	7590 <_malloc_r+0x56c>
    772c:	e59f2044 	ldr	r2, [pc, #68]	; 7778 <.text+0x7778>
    7730:	e0863008 	add	r3, r6, r8
    7734:	e5924008 	ldr	r4, [r2, #8]
    7738:	e3833001 	orr	r3, r3, #1	; 0x1
    773c:	e5843004 	str	r3, [r4, #4]
    7740:	eaffffc6 	b	7660 <_malloc_r+0x63c>
    7744:	e2891008 	add	r1, r9, #8	; 0x8
    7748:	e1a00007 	mov	r0, r7
    774c:	e58dc000 	str	ip, [sp]
    7750:	ebfffbca 	bl	6680 <_free_r>
    7754:	e59f301c 	ldr	r3, [pc, #28]	; 7778 <.text+0x7778>
    7758:	e59dc000 	ldr	ip, [sp]
    775c:	e5934008 	ldr	r4, [r3, #8]
    7760:	eaffffbe 	b	7660 <_malloc_r+0x63c>
    7764:	e1e03002 	mvn	r3, r2
    7768:	e0000003 	and	r0, r0, r3
    776c:	e59f3004 	ldr	r3, [pc, #4]	; 7778 <.text+0x7778>
    7770:	e5830004 	str	r0, [r3, #4]
    7774:	eaffffd5 	b	76d0 <_malloc_r+0x6ac>
    7778:	00200450 	eoreq	r0, r0, r0, asr r4
    777c:	00200458 	eoreq	r0, r0, r8, asr r4
    7780:	002009e0 	eoreq	r0, r0, r0, ror #19
    7784:	0020085c 	eoreq	r0, r0, ip, asr r8
    7788:	002009ec 	eoreq	r0, r0, ip, ror #19
    778c:	002009e4 	eoreq	r0, r0, r4, ror #19
    7790:	002009e8 	eoreq	r0, r0, r8, ror #19

00007794 <memchr>:
    7794:	e1a0c002 	mov	ip, r2
    7798:	e35c0003 	cmp	ip, #3	; 0x3
    779c:	e52de004 	str	lr, [sp, #-4]!
    77a0:	e1a02000 	mov	r2, r0
    77a4:	e20110ff 	and	r1, r1, #255	; 0xff
    77a8:	9a000001 	bls	77b4 <memchr+0x20>
    77ac:	e2103003 	ands	r3, r0, #3	; 0x3
    77b0:	0a00000e 	beq	77f0 <memchr+0x5c>
    77b4:	e25c2001 	subs	r2, ip, #1	; 0x1
    77b8:	3a00000a 	bcc	77e8 <memchr+0x54>
    77bc:	e5d03000 	ldrb	r3, [r0]
    77c0:	e1510003 	cmp	r1, r3
    77c4:	049df004 	ldreq	pc, [sp], #4
    77c8:	e3a0c000 	mov	ip, #0	; 0x0
    77cc:	ea000002 	b	77dc <memchr+0x48>
    77d0:	e5f03001 	ldrb	r3, [r0, #1]!
    77d4:	e1510003 	cmp	r1, r3
    77d8:	0a00002b 	beq	788c <memchr+0xf8>
    77dc:	e152000c 	cmp	r2, ip
    77e0:	e28cc001 	add	ip, ip, #1	; 0x1
    77e4:	1afffff9 	bne	77d0 <memchr+0x3c>
    77e8:	e3a00000 	mov	r0, #0	; 0x0
    77ec:	e49df004 	ldr	pc, [sp], #4
    77f0:	e1a0e003 	mov	lr, r3
    77f4:	e2833001 	add	r3, r3, #1	; 0x1
    77f8:	e3530004 	cmp	r3, #4	; 0x4
    77fc:	e081e40e 	add	lr, r1, lr, lsl #8
    7800:	1afffffb 	bne	77f4 <memchr+0x60>
    7804:	e1a00002 	mov	r0, r2
    7808:	e5902000 	ldr	r2, [r0]
    780c:	e022200e 	eor	r2, r2, lr
    7810:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    7814:	e2433801 	sub	r3, r3, #65536	; 0x10000
    7818:	e2433c01 	sub	r3, r3, #256	; 0x100
    781c:	e2433001 	sub	r3, r3, #1	; 0x1
    7820:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    7824:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    7828:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    782c:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    7830:	e1d32002 	bics	r2, r3, r2
    7834:	e24cc004 	sub	ip, ip, #4	; 0x4
    7838:	0a00000f 	beq	787c <memchr+0xe8>
    783c:	e5d03000 	ldrb	r3, [r0]
    7840:	e1510003 	cmp	r1, r3
    7844:	e1a02000 	mov	r2, r0
    7848:	0a000010 	beq	7890 <memchr+0xfc>
    784c:	e5d03001 	ldrb	r3, [r0, #1]
    7850:	e1510003 	cmp	r1, r3
    7854:	e2802001 	add	r2, r0, #1	; 0x1
    7858:	0a00000c 	beq	7890 <memchr+0xfc>
    785c:	e5d03002 	ldrb	r3, [r0, #2]
    7860:	e1510003 	cmp	r1, r3
    7864:	e2802002 	add	r2, r0, #2	; 0x2
    7868:	0a000008 	beq	7890 <memchr+0xfc>
    786c:	e5d03003 	ldrb	r3, [r0, #3]
    7870:	e1510003 	cmp	r1, r3
    7874:	e2802003 	add	r2, r0, #3	; 0x3
    7878:	0a000004 	beq	7890 <memchr+0xfc>
    787c:	e35c0003 	cmp	ip, #3	; 0x3
    7880:	e2800004 	add	r0, r0, #4	; 0x4
    7884:	8affffdf 	bhi	7808 <memchr+0x74>
    7888:	eaffffc9 	b	77b4 <memchr+0x20>
    788c:	e49df004 	ldr	pc, [sp], #4
    7890:	e1a00002 	mov	r0, r2
    7894:	e49df004 	ldr	pc, [sp], #4

00007898 <memmove>:
    7898:	e1500001 	cmp	r0, r1
    789c:	e92d4010 	stmdb	sp!, {r4, lr}
    78a0:	e1a0c000 	mov	ip, r0
    78a4:	e1a04001 	mov	r4, r1
    78a8:	e1a0e002 	mov	lr, r2
    78ac:	9a000011 	bls	78f8 <memmove+0x60>
    78b0:	e0813002 	add	r3, r1, r2
    78b4:	e1500003 	cmp	r0, r3
    78b8:	2a00000e 	bcs	78f8 <memmove+0x60>
    78bc:	e2522001 	subs	r2, r2, #1	; 0x1
    78c0:	38bd8010 	ldmccia	sp!, {r4, pc}
    78c4:	e1a01003 	mov	r1, r3
    78c8:	e0623003 	rsb	r3, r2, r3
    78cc:	e243c001 	sub	ip, r3, #1	; 0x1
    78d0:	e080200e 	add	r2, r0, lr
    78d4:	e5713001 	ldrb	r3, [r1, #-1]!
    78d8:	e15c0001 	cmp	ip, r1
    78dc:	e5623001 	strb	r3, [r2, #-1]!
    78e0:	08bd8010 	ldmeqia	sp!, {r4, pc}
    78e4:	e5713001 	ldrb	r3, [r1, #-1]!
    78e8:	e15c0001 	cmp	ip, r1
    78ec:	e5623001 	strb	r3, [r2, #-1]!
    78f0:	1afffff7 	bne	78d4 <memmove+0x3c>
    78f4:	e8bd8010 	ldmia	sp!, {r4, pc}
    78f8:	e35e000f 	cmp	lr, #15	; 0xf
    78fc:	8a000008 	bhi	7924 <memmove+0x8c>
    7900:	e35e0000 	cmp	lr, #0	; 0x0
    7904:	08bd8010 	ldmeqia	sp!, {r4, pc}
    7908:	e3a02000 	mov	r2, #0	; 0x0
    790c:	e4d13001 	ldrb	r3, [r1], #1
    7910:	e7c2300c 	strb	r3, [r2, ip]
    7914:	e2822001 	add	r2, r2, #1	; 0x1
    7918:	e152000e 	cmp	r2, lr
    791c:	1afffffa 	bne	790c <memmove+0x74>
    7920:	e8bd8010 	ldmia	sp!, {r4, pc}
    7924:	e1843000 	orr	r3, r4, r0
    7928:	e3130003 	tst	r3, #3	; 0x3
    792c:	1afffff3 	bne	7900 <memmove+0x68>
    7930:	e1a01004 	mov	r1, r4
    7934:	e1a0c000 	mov	ip, r0
    7938:	e5913000 	ldr	r3, [r1]
    793c:	e58c3000 	str	r3, [ip]
    7940:	e5912004 	ldr	r2, [r1, #4]
    7944:	e58c2004 	str	r2, [ip, #4]
    7948:	e5913008 	ldr	r3, [r1, #8]
    794c:	e58c3008 	str	r3, [ip, #8]
    7950:	e24ee010 	sub	lr, lr, #16	; 0x10
    7954:	e591300c 	ldr	r3, [r1, #12]
    7958:	e35e000f 	cmp	lr, #15	; 0xf
    795c:	e58c300c 	str	r3, [ip, #12]
    7960:	e2811010 	add	r1, r1, #16	; 0x10
    7964:	e28cc010 	add	ip, ip, #16	; 0x10
    7968:	8afffff2 	bhi	7938 <memmove+0xa0>
    796c:	e35e0003 	cmp	lr, #3	; 0x3
    7970:	9affffe2 	bls	7900 <memmove+0x68>
    7974:	e24ee004 	sub	lr, lr, #4	; 0x4
    7978:	e4913004 	ldr	r3, [r1], #4
    797c:	e35e0003 	cmp	lr, #3	; 0x3
    7980:	e48c3004 	str	r3, [ip], #4
    7984:	8afffffa 	bhi	7974 <memmove+0xdc>
    7988:	e35e0000 	cmp	lr, #0	; 0x0
    798c:	1affffdd 	bne	7908 <memmove+0x70>
    7990:	e8bd8010 	ldmia	sp!, {r4, pc}

00007994 <memset>:
    7994:	e3520003 	cmp	r2, #3	; 0x3
    7998:	e20110ff 	and	r1, r1, #255	; 0xff
    799c:	e1a0c000 	mov	ip, r0
    79a0:	9a000001 	bls	79ac <memset+0x18>
    79a4:	e3100003 	tst	r0, #3	; 0x3
    79a8:	0a000008 	beq	79d0 <memset+0x3c>
    79ac:	e3520000 	cmp	r2, #0	; 0x0
    79b0:	012fff1e 	bxeq	lr
    79b4:	e20110ff 	and	r1, r1, #255	; 0xff
    79b8:	e3a03000 	mov	r3, #0	; 0x0
    79bc:	e7c3100c 	strb	r1, [r3, ip]
    79c0:	e2833001 	add	r3, r3, #1	; 0x1
    79c4:	e1530002 	cmp	r3, r2
    79c8:	1afffffb 	bne	79bc <memset+0x28>
    79cc:	e12fff1e 	bx	lr
    79d0:	e1813401 	orr	r3, r1, r1, lsl #8
    79d4:	e352000f 	cmp	r2, #15	; 0xf
    79d8:	e183c803 	orr	ip, r3, r3, lsl #16
    79dc:	e1a03000 	mov	r3, r0
    79e0:	9a000009 	bls	7a0c <memset+0x78>
    79e4:	e2422010 	sub	r2, r2, #16	; 0x10
    79e8:	e352000f 	cmp	r2, #15	; 0xf
    79ec:	e583c000 	str	ip, [r3]
    79f0:	e583c004 	str	ip, [r3, #4]
    79f4:	e583c008 	str	ip, [r3, #8]
    79f8:	e583c00c 	str	ip, [r3, #12]
    79fc:	e2833010 	add	r3, r3, #16	; 0x10
    7a00:	8afffff7 	bhi	79e4 <memset+0x50>
    7a04:	e3520003 	cmp	r2, #3	; 0x3
    7a08:	9a000003 	bls	7a1c <memset+0x88>
    7a0c:	e2422004 	sub	r2, r2, #4	; 0x4
    7a10:	e3520003 	cmp	r2, #3	; 0x3
    7a14:	e483c004 	str	ip, [r3], #4
    7a18:	8afffffb 	bhi	7a0c <memset+0x78>
    7a1c:	e3520000 	cmp	r2, #0	; 0x0
    7a20:	e1a0c003 	mov	ip, r3
    7a24:	1affffe2 	bne	79b4 <memset+0x20>
    7a28:	e12fff1e 	bx	lr

00007a2c <__malloc_lock>:
    7a2c:	e12fff1e 	bx	lr

00007a30 <__malloc_unlock>:
    7a30:	e12fff1e 	bx	lr

00007a34 <_Bfree>:
    7a34:	e251c000 	subs	ip, r1, #0	; 0x0
    7a38:	1590104c 	ldrne	r1, [r0, #76]
    7a3c:	159c2004 	ldrne	r2, [ip, #4]
    7a40:	17913102 	ldrne	r3, [r1, r2, lsl #2]
    7a44:	158c3000 	strne	r3, [ip]
    7a48:	1781c102 	strne	ip, [r1, r2, lsl #2]
    7a4c:	e12fff1e 	bx	lr

00007a50 <_hi0bits>:
    7a50:	e1a03820 	mov	r3, r0, lsr #16
    7a54:	e1a03803 	mov	r3, r3, lsl #16
    7a58:	e3530000 	cmp	r3, #0	; 0x0
    7a5c:	01a00800 	moveq	r0, r0, lsl #16
    7a60:	13a03000 	movne	r3, #0	; 0x0
    7a64:	03a03010 	moveq	r3, #16	; 0x10
    7a68:	e31004ff 	tst	r0, #-16777216	; 0xff000000
    7a6c:	01a00400 	moveq	r0, r0, lsl #8
    7a70:	02833008 	addeq	r3, r3, #8	; 0x8
    7a74:	e310020f 	tst	r0, #-268435456	; 0xf0000000
    7a78:	01a00200 	moveq	r0, r0, lsl #4
    7a7c:	02833004 	addeq	r3, r3, #4	; 0x4
    7a80:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
    7a84:	01a00100 	moveq	r0, r0, lsl #2
    7a88:	02833002 	addeq	r3, r3, #2	; 0x2
    7a8c:	e3500000 	cmp	r0, #0	; 0x0
    7a90:	ba000002 	blt	7aa0 <_hi0bits+0x50>
    7a94:	e3100101 	tst	r0, #1073741824	; 0x40000000
    7a98:	03a03020 	moveq	r3, #32	; 0x20
    7a9c:	12833001 	addne	r3, r3, #1	; 0x1
    7aa0:	e1a00003 	mov	r0, r3
    7aa4:	e12fff1e 	bx	lr

00007aa8 <_lo0bits>:
    7aa8:	e5902000 	ldr	r2, [r0]
    7aac:	e1a01000 	mov	r1, r0
    7ab0:	e2120007 	ands	r0, r2, #7	; 0x7
    7ab4:	0a00000a 	beq	7ae4 <_lo0bits+0x3c>
    7ab8:	e3120001 	tst	r2, #1	; 0x1
    7abc:	13a00000 	movne	r0, #0	; 0x0
    7ac0:	112fff1e 	bxne	lr
    7ac4:	e3120002 	tst	r2, #2	; 0x2
    7ac8:	11a030a2 	movne	r3, r2, lsr #1
    7acc:	01a03122 	moveq	r3, r2, lsr #2
    7ad0:	13a00001 	movne	r0, #1	; 0x1
    7ad4:	03a00002 	moveq	r0, #2	; 0x2
    7ad8:	15813000 	strne	r3, [r1]
    7adc:	05813000 	streq	r3, [r1]
    7ae0:	e12fff1e 	bx	lr
    7ae4:	e1a03802 	mov	r3, r2, lsl #16
    7ae8:	e1a03823 	mov	r3, r3, lsr #16
    7aec:	e3530000 	cmp	r3, #0	; 0x0
    7af0:	01a02822 	moveq	r2, r2, lsr #16
    7af4:	03a00010 	moveq	r0, #16	; 0x10
    7af8:	e31200ff 	tst	r2, #255	; 0xff
    7afc:	01a02422 	moveq	r2, r2, lsr #8
    7b00:	02800008 	addeq	r0, r0, #8	; 0x8
    7b04:	e312000f 	tst	r2, #15	; 0xf
    7b08:	01a02222 	moveq	r2, r2, lsr #4
    7b0c:	02800004 	addeq	r0, r0, #4	; 0x4
    7b10:	e3120003 	tst	r2, #3	; 0x3
    7b14:	01a02122 	moveq	r2, r2, lsr #2
    7b18:	02800002 	addeq	r0, r0, #2	; 0x2
    7b1c:	e3120001 	tst	r2, #1	; 0x1
    7b20:	1a000003 	bne	7b34 <_lo0bits+0x8c>
    7b24:	e1b020a2 	movs	r2, r2, lsr #1
    7b28:	03a00020 	moveq	r0, #32	; 0x20
    7b2c:	012fff1e 	bxeq	lr
    7b30:	e2800001 	add	r0, r0, #1	; 0x1
    7b34:	e5812000 	str	r2, [r1]
    7b38:	e12fff1e 	bx	lr

00007b3c <__mcmp>:
    7b3c:	e5903010 	ldr	r3, [r0, #16]
    7b40:	e5912010 	ldr	r2, [r1, #16]
    7b44:	e52de004 	str	lr, [sp, #-4]!
    7b48:	e053e002 	subs	lr, r3, r2
    7b4c:	1a00000c 	bne	7b84 <__mcmp+0x48>
    7b50:	e1a02102 	mov	r2, r2, lsl #2
    7b54:	e2800014 	add	r0, r0, #20	; 0x14
    7b58:	e2823014 	add	r3, r2, #20	; 0x14
    7b5c:	e0811003 	add	r1, r1, r3
    7b60:	e080c002 	add	ip, r0, r2
    7b64:	e51c2004 	ldr	r2, [ip, #-4]
    7b68:	e5113004 	ldr	r3, [r1, #-4]
    7b6c:	e1520003 	cmp	r2, r3
    7b70:	e24cc004 	sub	ip, ip, #4	; 0x4
    7b74:	e2411004 	sub	r1, r1, #4	; 0x4
    7b78:	1a000003 	bne	7b8c <__mcmp+0x50>
    7b7c:	e150000c 	cmp	r0, ip
    7b80:	3afffff7 	bcc	7b64 <__mcmp+0x28>
    7b84:	e1a0000e 	mov	r0, lr
    7b88:	e49df004 	ldr	pc, [sp], #4
    7b8c:	33e0e000 	mvncc	lr, #0	; 0x0
    7b90:	23a0e001 	movcs	lr, #1	; 0x1
    7b94:	e1a0000e 	mov	r0, lr
    7b98:	e49df004 	ldr	pc, [sp], #4

00007b9c <_ulp>:
    7b9c:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
    7ba0:	e1a00a20 	mov	r0, r0, lsr #20
    7ba4:	e1a00a00 	mov	r0, r0, lsl #20
    7ba8:	e240250d 	sub	r2, r0, #54525952	; 0x3400000
    7bac:	e3520000 	cmp	r2, #0	; 0x0
    7bb0:	e2623000 	rsb	r3, r2, #0	; 0x0
    7bb4:	e1a0ca43 	mov	ip, r3, asr #20
    7bb8:	c1a00002 	movgt	r0, r2
    7bbc:	c3a01000 	movgt	r1, #0	; 0x0
    7bc0:	c12fff1e 	bxgt	lr
    7bc4:	e35c0013 	cmp	ip, #19	; 0x13
    7bc8:	e24c3014 	sub	r3, ip, #20	; 0x14
    7bcc:	d3a03702 	movle	r3, #524288	; 0x80000
    7bd0:	d1a00c53 	movle	r0, r3, asr ip
    7bd4:	d3a01000 	movle	r1, #0	; 0x0
    7bd8:	d12fff1e 	bxle	lr
    7bdc:	e353001e 	cmp	r3, #30	; 0x1e
    7be0:	e263201f 	rsb	r2, r3, #31	; 0x1f
    7be4:	e3a03001 	mov	r3, #1	; 0x1
    7be8:	d3a03001 	movle	r3, #1	; 0x1
    7bec:	d1a03213 	movle	r3, r3, lsl r2
    7bf0:	e3a00000 	mov	r0, #0	; 0x0
    7bf4:	e1a01003 	mov	r1, r3
    7bf8:	e12fff1e 	bx	lr

00007bfc <_b2d>:
    7bfc:	e5903010 	ldr	r3, [r0, #16]
    7c00:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    7c04:	e2806014 	add	r6, r0, #20	; 0x14
    7c08:	e0863103 	add	r3, r6, r3, lsl #2
    7c0c:	e5137004 	ldr	r7, [r3, #-4]
    7c10:	e1a00007 	mov	r0, r7
    7c14:	e1a04001 	mov	r4, r1
    7c18:	e2435004 	sub	r5, r3, #4	; 0x4
    7c1c:	ebffff8b 	bl	7a50 <_hi0bits>
    7c20:	e2603020 	rsb	r3, r0, #32	; 0x20
    7c24:	e350000a 	cmp	r0, #10	; 0xa
    7c28:	e1a02000 	mov	r2, r0
    7c2c:	e5843000 	str	r3, [r4]
    7c30:	ca00000a 	bgt	7c60 <_b2d+0x64>
    7c34:	e1560005 	cmp	r6, r5
    7c38:	35153004 	ldrcc	r3, [r5, #-4]
    7c3c:	e260c00b 	rsb	ip, r0, #11	; 0xb
    7c40:	31a0ec33 	movcc	lr, r3, lsr ip
    7c44:	e1a03c37 	mov	r3, r7, lsr ip
    7c48:	23a0e000 	movcs	lr, #0	; 0x0
    7c4c:	e2822015 	add	r2, r2, #21	; 0x15
    7c50:	e18e1217 	orr	r1, lr, r7, lsl r2
    7c54:	e38305ff 	orr	r0, r3, #1069547520	; 0x3fc00000
    7c58:	e3800603 	orr	r0, r0, #3145728	; 0x300000
    7c5c:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    7c60:	e1560005 	cmp	r6, r5
    7c64:	23a0e000 	movcs	lr, #0	; 0x0
    7c68:	3535e004 	ldrcc	lr, [r5, #-4]!
    7c6c:	e250200b 	subs	r2, r0, #11	; 0xb
    7c70:	1a000003 	bne	7c84 <_b2d+0x88>
    7c74:	e38705ff 	orr	r0, r7, #1069547520	; 0x3fc00000
    7c78:	e3800603 	orr	r0, r0, #3145728	; 0x300000
    7c7c:	e1a0100e 	mov	r1, lr
    7c80:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    7c84:	e1550006 	cmp	r5, r6
    7c88:	85153004 	ldrhi	r3, [r5, #-4]
    7c8c:	e262c020 	rsb	ip, r2, #32	; 0x20
    7c90:	81a04c33 	movhi	r4, r3, lsr ip
    7c94:	e1a03217 	mov	r3, r7, lsl r2
    7c98:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
    7c9c:	93a04000 	movls	r4, #0	; 0x0
    7ca0:	e3833603 	orr	r3, r3, #3145728	; 0x300000
    7ca4:	e1830c3e 	orr	r0, r3, lr, lsr ip
    7ca8:	e184121e 	orr	r1, r4, lr, lsl r2
    7cac:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}

00007cb0 <_ratio>:
    7cb0:	e92d43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7cb4:	e24dd008 	sub	sp, sp, #8	; 0x8
    7cb8:	e1a04001 	mov	r4, r1
    7cbc:	e28d1004 	add	r1, sp, #4	; 0x4
    7cc0:	e1a05000 	mov	r5, r0
    7cc4:	ebffffcc 	bl	7bfc <_b2d>
    7cc8:	e1a06000 	mov	r6, r0
    7ccc:	e1a07001 	mov	r7, r1
    7cd0:	e1a00004 	mov	r0, r4
    7cd4:	e1a0100d 	mov	r1, sp
    7cd8:	ebffffc7 	bl	7bfc <_b2d>
    7cdc:	e5942010 	ldr	r2, [r4, #16]
    7ce0:	e1a09001 	mov	r9, r1
    7ce4:	e5951010 	ldr	r1, [r5, #16]
    7ce8:	e59d3004 	ldr	r3, [sp, #4]
    7cec:	e0621001 	rsb	r1, r2, r1
    7cf0:	e59d2000 	ldr	r2, [sp]
    7cf4:	e0623003 	rsb	r3, r2, r3
    7cf8:	e0833281 	add	r3, r3, r1, lsl #5
    7cfc:	e1a08000 	mov	r8, r0
    7d00:	e3530000 	cmp	r3, #0	; 0x0
    7d04:	c0866a03 	addgt	r6, r6, r3, lsl #20
    7d08:	d0488a03 	suble	r8, r8, r3, lsl #20
    7d0c:	e1a00006 	mov	r0, r6
    7d10:	e1a01007 	mov	r1, r7
    7d14:	e1a02008 	mov	r2, r8
    7d18:	e1a03009 	mov	r3, r9
    7d1c:	eb000704 	bl	9934 <__divdf3>
    7d20:	e28dd008 	add	sp, sp, #8	; 0x8
    7d24:	e8bd83f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, pc}

00007d28 <_mprec_log10>:
    7d28:	e3500017 	cmp	r0, #23	; 0x17
    7d2c:	e92d4010 	stmdb	sp!, {r4, lr}
    7d30:	e1a04000 	mov	r4, r0
    7d34:	c3a005ff 	movgt	r0, #1069547520	; 0x3fc00000
    7d38:	c2800603 	addgt	r0, r0, #3145728	; 0x300000
    7d3c:	c3a01000 	movgt	r1, #0	; 0x0
    7d40:	ca000003 	bgt	7d54 <_mprec_log10+0x2c>
    7d44:	e59f3024 	ldr	r3, [pc, #36]	; 7d70 <.text+0x7d70>
    7d48:	e0833184 	add	r3, r3, r4, lsl #3
    7d4c:	e8930003 	ldmia	r3, {r0, r1}
    7d50:	e8bd8010 	ldmia	sp!, {r4, pc}
    7d54:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    7d58:	e2822709 	add	r2, r2, #2359296	; 0x240000
    7d5c:	e3a03000 	mov	r3, #0	; 0x0
    7d60:	eb00060f 	bl	95a4 <__muldf3>
    7d64:	e2544001 	subs	r4, r4, #1	; 0x1
    7d68:	1afffff9 	bne	7d54 <_mprec_log10+0x2c>
    7d6c:	e8bd8010 	ldmia	sp!, {r4, pc}
    7d70:	0000a724 	andeq	sl, r0, r4, lsr #14

00007d74 <_Balloc>:
    7d74:	e590c04c 	ldr	ip, [r0, #76]
    7d78:	e35c0000 	cmp	ip, #0	; 0x0
    7d7c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    7d80:	e3a02010 	mov	r2, #16	; 0x10
    7d84:	e1a06001 	mov	r6, r1
    7d88:	e1a04000 	mov	r4, r0
    7d8c:	e3a01004 	mov	r1, #4	; 0x4
    7d90:	0a00000c 	beq	7dc8 <_Balloc+0x54>
    7d94:	e79c5106 	ldr	r5, [ip, r6, lsl #2]
    7d98:	e3550000 	cmp	r5, #0	; 0x0
    7d9c:	15953000 	ldrne	r3, [r5]
    7da0:	e3a02001 	mov	r2, #1	; 0x1
    7da4:	e1a00004 	mov	r0, r4
    7da8:	e1a01002 	mov	r1, r2
    7dac:	178c3106 	strne	r3, [ip, r6, lsl #2]
    7db0:	0a00000b 	beq	7de4 <_Balloc+0x70>
    7db4:	e3a03000 	mov	r3, #0	; 0x0
    7db8:	e585300c 	str	r3, [r5, #12]
    7dbc:	e5853010 	str	r3, [r5, #16]
    7dc0:	e1a00005 	mov	r0, r5
    7dc4:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    7dc8:	eb0003ee 	bl	8d88 <_calloc_r>
    7dcc:	e3500000 	cmp	r0, #0	; 0x0
    7dd0:	e1a0c000 	mov	ip, r0
    7dd4:	e1a05000 	mov	r5, r0
    7dd8:	e584004c 	str	r0, [r4, #76]
    7ddc:	1affffec 	bne	7d94 <_Balloc+0x20>
    7de0:	eafffff6 	b	7dc0 <_Balloc+0x4c>
    7de4:	e1a04612 	mov	r4, r2, lsl r6
    7de8:	e1a02104 	mov	r2, r4, lsl #2
    7dec:	e2822014 	add	r2, r2, #20	; 0x14
    7df0:	eb0003e4 	bl	8d88 <_calloc_r>
    7df4:	e3500000 	cmp	r0, #0	; 0x0
    7df8:	0afffff0 	beq	7dc0 <_Balloc+0x4c>
    7dfc:	e1a05000 	mov	r5, r0
    7e00:	e5806004 	str	r6, [r0, #4]
    7e04:	e5804008 	str	r4, [r0, #8]
    7e08:	eaffffe9 	b	7db4 <_Balloc+0x40>

00007e0c <_d2b>:
    7e0c:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7e10:	e1a04001 	mov	r4, r1
    7e14:	e24dd008 	sub	sp, sp, #8	; 0x8
    7e18:	e3a01001 	mov	r1, #1	; 0x1
    7e1c:	e1a05002 	mov	r5, r2
    7e20:	e1a0a003 	mov	sl, r3
    7e24:	e59d9028 	ldr	r9, [sp, #40]
    7e28:	ebffffd1 	bl	7d74 <_Balloc>
    7e2c:	e3c42102 	bic	r2, r4, #-2147483648	; 0x80000000
    7e30:	e3c434ff 	bic	r3, r4, #-16777216	; 0xff000000
    7e34:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    7e38:	e1b07a22 	movs	r7, r2, lsr #20
    7e3c:	e58d3000 	str	r3, [sp]
    7e40:	13833601 	orrne	r3, r3, #1048576	; 0x100000
    7e44:	158d3000 	strne	r3, [sp]
    7e48:	e3550000 	cmp	r5, #0	; 0x0
    7e4c:	e1a06000 	mov	r6, r0
    7e50:	e2808014 	add	r8, r0, #20	; 0x14
    7e54:	0a000022 	beq	7ee4 <_d2b+0xd8>
    7e58:	e28d0008 	add	r0, sp, #8	; 0x8
    7e5c:	e5205004 	str	r5, [r0, #-4]!
    7e60:	ebffff10 	bl	7aa8 <_lo0bits>
    7e64:	e3500000 	cmp	r0, #0	; 0x0
    7e68:	0a000030 	beq	7f30 <_d2b+0x124>
    7e6c:	e89d000c 	ldmia	sp, {r2, r3}
    7e70:	e2601020 	rsb	r1, r0, #32	; 0x20
    7e74:	e1833112 	orr	r3, r3, r2, lsl r1
    7e78:	e5863014 	str	r3, [r6, #20]
    7e7c:	e59d3000 	ldr	r3, [sp]
    7e80:	e1a03033 	mov	r3, r3, lsr r0
    7e84:	e58d3000 	str	r3, [sp]
    7e88:	e3530000 	cmp	r3, #0	; 0x0
    7e8c:	03a04001 	moveq	r4, #1	; 0x1
    7e90:	13a04002 	movne	r4, #2	; 0x2
    7e94:	e3570000 	cmp	r7, #0	; 0x0
    7e98:	e5883004 	str	r3, [r8, #4]
    7e9c:	10803007 	addne	r3, r0, r7
    7ea0:	12433e43 	subne	r3, r3, #1072	; 0x430
    7ea4:	12433003 	subne	r3, r3, #3	; 0x3
    7ea8:	12602035 	rsbne	r2, r0, #53	; 0x35
    7eac:	e5864010 	str	r4, [r6, #16]
    7eb0:	158a3000 	strne	r3, [sl]
    7eb4:	15892000 	strne	r2, [r9]
    7eb8:	1a000019 	bne	7f24 <_d2b+0x118>
    7ebc:	e2403e43 	sub	r3, r0, #1072	; 0x430
    7ec0:	e0882104 	add	r2, r8, r4, lsl #2
    7ec4:	e2433002 	sub	r3, r3, #2	; 0x2
    7ec8:	e58a3000 	str	r3, [sl]
    7ecc:	e5120004 	ldr	r0, [r2, #-4]
    7ed0:	ebfffede 	bl	7a50 <_hi0bits>
    7ed4:	e1a04284 	mov	r4, r4, lsl #5
    7ed8:	e0604004 	rsb	r4, r0, r4
    7edc:	e5894000 	str	r4, [r9]
    7ee0:	ea00000f 	b	7f24 <_d2b+0x118>
    7ee4:	e1a0000d 	mov	r0, sp
    7ee8:	ebfffeee 	bl	7aa8 <_lo0bits>
    7eec:	e59d3000 	ldr	r3, [sp]
    7ef0:	e3570000 	cmp	r7, #0	; 0x0
    7ef4:	e2800020 	add	r0, r0, #32	; 0x20
    7ef8:	e5863014 	str	r3, [r6, #20]
    7efc:	10803007 	addne	r3, r0, r7
    7f00:	e3a02001 	mov	r2, #1	; 0x1
    7f04:	12433e43 	subne	r3, r3, #1072	; 0x430
    7f08:	e5862010 	str	r2, [r6, #16]
    7f0c:	e1a04002 	mov	r4, r2
    7f10:	12433003 	subne	r3, r3, #3	; 0x3
    7f14:	12602035 	rsbne	r2, r0, #53	; 0x35
    7f18:	158a3000 	strne	r3, [sl]
    7f1c:	15892000 	strne	r2, [r9]
    7f20:	0affffe5 	beq	7ebc <_d2b+0xb0>
    7f24:	e1a00006 	mov	r0, r6
    7f28:	e28dd008 	add	sp, sp, #8	; 0x8
    7f2c:	e8bd87f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7f30:	e59d3004 	ldr	r3, [sp, #4]
    7f34:	e5863014 	str	r3, [r6, #20]
    7f38:	e59d3000 	ldr	r3, [sp]
    7f3c:	eaffffd1 	b	7e88 <_d2b+0x7c>

00007f40 <__mdiff>:
    7f40:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    7f44:	e1a04001 	mov	r4, r1
    7f48:	e1a07000 	mov	r7, r0
    7f4c:	e1a01002 	mov	r1, r2
    7f50:	e1a00004 	mov	r0, r4
    7f54:	e1a05002 	mov	r5, r2
    7f58:	ebfffef7 	bl	7b3c <__mcmp>
    7f5c:	e2506000 	subs	r6, r0, #0	; 0x0
    7f60:	0a00003a 	beq	8050 <__mdiff+0x110>
    7f64:	b1a03005 	movlt	r3, r5
    7f68:	b1a05004 	movlt	r5, r4
    7f6c:	b1a04003 	movlt	r4, r3
    7f70:	e1a00007 	mov	r0, r7
    7f74:	e5941004 	ldr	r1, [r4, #4]
    7f78:	b3a0a001 	movlt	sl, #1	; 0x1
    7f7c:	a3a0a000 	movge	sl, #0	; 0x0
    7f80:	ebffff7b 	bl	7d74 <_Balloc>
    7f84:	e5953010 	ldr	r3, [r5, #16]
    7f88:	e5946010 	ldr	r6, [r4, #16]
    7f8c:	e284e014 	add	lr, r4, #20	; 0x14
    7f90:	e2854014 	add	r4, r5, #20	; 0x14
    7f94:	e580a00c 	str	sl, [r0, #12]
    7f98:	e1a08000 	mov	r8, r0
    7f9c:	e0847103 	add	r7, r4, r3, lsl #2
    7fa0:	e08ea106 	add	sl, lr, r6, lsl #2
    7fa4:	e280c014 	add	ip, r0, #20	; 0x14
    7fa8:	e3a05000 	mov	r5, #0	; 0x0
    7fac:	e4942004 	ldr	r2, [r4], #4
    7fb0:	e49e0004 	ldr	r0, [lr], #4
    7fb4:	e1a01802 	mov	r1, r2, lsl #16
    7fb8:	e1a03800 	mov	r3, r0, lsl #16
    7fbc:	e1a03823 	mov	r3, r3, lsr #16
    7fc0:	e1a01821 	mov	r1, r1, lsr #16
    7fc4:	e0613003 	rsb	r3, r1, r3
    7fc8:	e1a02822 	mov	r2, r2, lsr #16
    7fcc:	e0833005 	add	r3, r3, r5
    7fd0:	e0622820 	rsb	r2, r2, r0, lsr #16
    7fd4:	e0822843 	add	r2, r2, r3, asr #16
    7fd8:	e1570004 	cmp	r7, r4
    7fdc:	e1cc20b2 	strh	r2, [ip, #2]
    7fe0:	e1a05842 	mov	r5, r2, asr #16
    7fe4:	e0cc30b4 	strh	r3, [ip], #4
    7fe8:	8affffef 	bhi	7fac <__mdiff+0x6c>
    7fec:	e15a000e 	cmp	sl, lr
    7ff0:	9a00000a 	bls	8020 <__mdiff+0xe0>
    7ff4:	e49e3004 	ldr	r3, [lr], #4
    7ff8:	e1a02803 	mov	r2, r3, lsl #16
    7ffc:	e1a02822 	mov	r2, r2, lsr #16
    8000:	e0822005 	add	r2, r2, r5
    8004:	e1a01842 	mov	r1, r2, asr #16
    8008:	e0811823 	add	r1, r1, r3, lsr #16
    800c:	e15a000e 	cmp	sl, lr
    8010:	e1cc10b2 	strh	r1, [ip, #2]
    8014:	e1a05841 	mov	r5, r1, asr #16
    8018:	e0cc20b4 	strh	r2, [ip], #4
    801c:	8afffff4 	bhi	7ff4 <__mdiff+0xb4>
    8020:	e51c3004 	ldr	r3, [ip, #-4]
    8024:	e3530000 	cmp	r3, #0	; 0x0
    8028:	1a000005 	bne	8044 <__mdiff+0x104>
    802c:	e1a0200c 	mov	r2, ip
    8030:	e5123008 	ldr	r3, [r2, #-8]
    8034:	e3530000 	cmp	r3, #0	; 0x0
    8038:	e2466001 	sub	r6, r6, #1	; 0x1
    803c:	e2422004 	sub	r2, r2, #4	; 0x4
    8040:	0afffffa 	beq	8030 <__mdiff+0xf0>
    8044:	e1a00008 	mov	r0, r8
    8048:	e5886010 	str	r6, [r8, #16]
    804c:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}
    8050:	e1a00007 	mov	r0, r7
    8054:	e1a01006 	mov	r1, r6
    8058:	ebffff45 	bl	7d74 <_Balloc>
    805c:	e3a03001 	mov	r3, #1	; 0x1
    8060:	e1a08000 	mov	r8, r0
    8064:	e5803010 	str	r3, [r0, #16]
    8068:	e5806014 	str	r6, [r0, #20]
    806c:	e1a00008 	mov	r0, r8
    8070:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}

00008074 <_lshift>:
    8074:	e5913010 	ldr	r3, [r1, #16]
    8078:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    807c:	e2833001 	add	r3, r3, #1	; 0x1
    8080:	e1a042c2 	mov	r4, r2, asr #5
    8084:	e1a06002 	mov	r6, r2
    8088:	e5912008 	ldr	r2, [r1, #8]
    808c:	e0845003 	add	r5, r4, r3
    8090:	e1550002 	cmp	r5, r2
    8094:	e1a07001 	mov	r7, r1
    8098:	e1a0a000 	mov	sl, r0
    809c:	e5911004 	ldr	r1, [r1, #4]
    80a0:	da000003 	ble	80b4 <_lshift+0x40>
    80a4:	e1a02082 	mov	r2, r2, lsl #1
    80a8:	e1550002 	cmp	r5, r2
    80ac:	e2811001 	add	r1, r1, #1	; 0x1
    80b0:	cafffffb 	bgt	80a4 <_lshift+0x30>
    80b4:	e1a0000a 	mov	r0, sl
    80b8:	ebffff2d 	bl	7d74 <_Balloc>
    80bc:	e3540000 	cmp	r4, #0	; 0x0
    80c0:	e1a08000 	mov	r8, r0
    80c4:	e2800014 	add	r0, r0, #20	; 0x14
    80c8:	da000005 	ble	80e4 <_lshift+0x70>
    80cc:	e3a03000 	mov	r3, #0	; 0x0
    80d0:	e1a02003 	mov	r2, r3
    80d4:	e2833001 	add	r3, r3, #1	; 0x1
    80d8:	e1540003 	cmp	r4, r3
    80dc:	e4802004 	str	r2, [r0], #4
    80e0:	1afffffb 	bne	80d4 <_lshift+0x60>
    80e4:	e5973010 	ldr	r3, [r7, #16]
    80e8:	e2871014 	add	r1, r7, #20	; 0x14
    80ec:	e216401f 	ands	r4, r6, #31	; 0x1f
    80f0:	e081c103 	add	ip, r1, r3, lsl #2
    80f4:	0a000012 	beq	8144 <_lshift+0xd0>
    80f8:	e264e020 	rsb	lr, r4, #32	; 0x20
    80fc:	e3a02000 	mov	r2, #0	; 0x0
    8100:	e5913000 	ldr	r3, [r1]
    8104:	e1823413 	orr	r3, r2, r3, lsl r4
    8108:	e4803004 	str	r3, [r0], #4
    810c:	e4912004 	ldr	r2, [r1], #4
    8110:	e15c0001 	cmp	ip, r1
    8114:	e1a02e32 	mov	r2, r2, lsr lr
    8118:	8afffff8 	bhi	8100 <_lshift+0x8c>
    811c:	e3520000 	cmp	r2, #0	; 0x0
    8120:	e5802000 	str	r2, [r0]
    8124:	12855001 	addne	r5, r5, #1	; 0x1
    8128:	e2453001 	sub	r3, r5, #1	; 0x1
    812c:	e1a0000a 	mov	r0, sl
    8130:	e5883010 	str	r3, [r8, #16]
    8134:	e1a01007 	mov	r1, r7
    8138:	ebfffe3d 	bl	7a34 <_Bfree>
    813c:	e1a00008 	mov	r0, r8
    8140:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}
    8144:	e4913004 	ldr	r3, [r1], #4
    8148:	e15c0001 	cmp	ip, r1
    814c:	e4803004 	str	r3, [r0], #4
    8150:	9afffff4 	bls	8128 <_lshift+0xb4>
    8154:	e4913004 	ldr	r3, [r1], #4
    8158:	e15c0001 	cmp	ip, r1
    815c:	e4803004 	str	r3, [r0], #4
    8160:	8afffff7 	bhi	8144 <_lshift+0xd0>
    8164:	eaffffef 	b	8128 <_lshift+0xb4>

00008168 <_multiply>:
    8168:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    816c:	e5918010 	ldr	r8, [r1, #16]
    8170:	e5925010 	ldr	r5, [r2, #16]
    8174:	e1580005 	cmp	r8, r5
    8178:	b1a03002 	movlt	r3, r2
    817c:	e1a06002 	mov	r6, r2
    8180:	b1a06001 	movlt	r6, r1
    8184:	e1a04001 	mov	r4, r1
    8188:	b1a08005 	movlt	r8, r5
    818c:	b1a04003 	movlt	r4, r3
    8190:	b5965010 	ldrlt	r5, [r6, #16]
    8194:	e994000a 	ldmib	r4, {r1, r3}
    8198:	e0889005 	add	r9, r8, r5
    819c:	e1590003 	cmp	r9, r3
    81a0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    81a4:	c2811001 	addgt	r1, r1, #1	; 0x1
    81a8:	ebfffef1 	bl	7d74 <_Balloc>
    81ac:	e2801014 	add	r1, r0, #20	; 0x14
    81b0:	e58d0000 	str	r0, [sp]
    81b4:	e0810109 	add	r0, r1, r9, lsl #2
    81b8:	e1510000 	cmp	r1, r0
    81bc:	e58d0004 	str	r0, [sp, #4]
    81c0:	2a000005 	bcs	81dc <_multiply+0x74>
    81c4:	e1a03001 	mov	r3, r1
    81c8:	e3a02000 	mov	r2, #0	; 0x0
    81cc:	e4832004 	str	r2, [r3], #4
    81d0:	e59d0004 	ldr	r0, [sp, #4]
    81d4:	e1500003 	cmp	r0, r3
    81d8:	8afffffb 	bhi	81cc <_multiply+0x64>
    81dc:	e2867014 	add	r7, r6, #20	; 0x14
    81e0:	e0875105 	add	r5, r7, r5, lsl #2
    81e4:	e284b014 	add	fp, r4, #20	; 0x14
    81e8:	e1570005 	cmp	r7, r5
    81ec:	e58d5008 	str	r5, [sp, #8]
    81f0:	e08b8108 	add	r8, fp, r8, lsl #2
    81f4:	2a000038 	bcs	82dc <_multiply+0x174>
    81f8:	e1a0a001 	mov	sl, r1
    81fc:	e5973000 	ldr	r3, [r7]
    8200:	e1a06803 	mov	r6, r3, lsl #16
    8204:	e1a06826 	mov	r6, r6, lsr #16
    8208:	e3560000 	cmp	r6, #0	; 0x0
    820c:	0a000015 	beq	8268 <_multiply+0x100>
    8210:	e1a0500b 	mov	r5, fp
    8214:	e1a0400a 	mov	r4, sl
    8218:	e3a03000 	mov	r3, #0	; 0x0
    821c:	e594c000 	ldr	ip, [r4]
    8220:	e4950004 	ldr	r0, [r5], #4
    8224:	e1a0280c 	mov	r2, ip, lsl #16
    8228:	e1a01800 	mov	r1, r0, lsl #16
    822c:	e1a02822 	mov	r2, r2, lsr #16
    8230:	e0832002 	add	r2, r3, r2
    8234:	e1a01821 	mov	r1, r1, lsr #16
    8238:	e1a00820 	mov	r0, r0, lsr #16
    823c:	e1a0c82c 	mov	ip, ip, lsr #16
    8240:	e02e2691 	mla	lr, r1, r6, r2
    8244:	e023c690 	mla	r3, r0, r6, ip
    8248:	e1580005 	cmp	r8, r5
    824c:	e083382e 	add	r3, r3, lr, lsr #16
    8250:	e1c430b2 	strh	r3, [r4, #2]
    8254:	e0c4e0b4 	strh	lr, [r4], #4
    8258:	e1a03823 	mov	r3, r3, lsr #16
    825c:	8affffee 	bhi	821c <_multiply+0xb4>
    8260:	e5843000 	str	r3, [r4]
    8264:	e5973000 	ldr	r3, [r7]
    8268:	e1b05823 	movs	r5, r3, lsr #16
    826c:	0a000015 	beq	82c8 <_multiply+0x160>
    8270:	e59ae000 	ldr	lr, [sl]
    8274:	e1a0c00a 	mov	ip, sl
    8278:	e1a0400b 	mov	r4, fp
    827c:	e3a00000 	mov	r0, #0	; 0x0
    8280:	e4941004 	ldr	r1, [r4], #4
    8284:	e59c2000 	ldr	r2, [ip]
    8288:	e1a03801 	mov	r3, r1, lsl #16
    828c:	e0802822 	add	r2, r0, r2, lsr #16
    8290:	e1a03823 	mov	r3, r3, lsr #16
    8294:	e0202593 	mla	r0, r3, r5, r2
    8298:	e1cce0b0 	strh	lr, [ip]
    829c:	e1cc00b2 	strh	r0, [ip, #2]
    82a0:	e5bc3004 	ldr	r3, [ip, #4]!
    82a4:	e1a03803 	mov	r3, r3, lsl #16
    82a8:	e1a01821 	mov	r1, r1, lsr #16
    82ac:	e1a03823 	mov	r3, r3, lsr #16
    82b0:	e0223591 	mla	r2, r1, r5, r3
    82b4:	e1580004 	cmp	r8, r4
    82b8:	e082e820 	add	lr, r2, r0, lsr #16
    82bc:	e1a0082e 	mov	r0, lr, lsr #16
    82c0:	8affffee 	bhi	8280 <_multiply+0x118>
    82c4:	e58ce000 	str	lr, [ip]
    82c8:	e59d2008 	ldr	r2, [sp, #8]
    82cc:	e2877004 	add	r7, r7, #4	; 0x4
    82d0:	e1520007 	cmp	r2, r7
    82d4:	828aa004 	addhi	sl, sl, #4	; 0x4
    82d8:	8affffc7 	bhi	81fc <_multiply+0x94>
    82dc:	e3590000 	cmp	r9, #0	; 0x0
    82e0:	da00000b 	ble	8314 <_multiply+0x1ac>
    82e4:	e59d0004 	ldr	r0, [sp, #4]
    82e8:	e5103004 	ldr	r3, [r0, #-4]
    82ec:	e3530000 	cmp	r3, #0	; 0x0
    82f0:	1a000007 	bne	8314 <_multiply+0x1ac>
    82f4:	e1a02000 	mov	r2, r0
    82f8:	ea000003 	b	830c <_multiply+0x1a4>
    82fc:	e5123008 	ldr	r3, [r2, #-8]
    8300:	e3530000 	cmp	r3, #0	; 0x0
    8304:	e2422004 	sub	r2, r2, #4	; 0x4
    8308:	1a000001 	bne	8314 <_multiply+0x1ac>
    830c:	e2599001 	subs	r9, r9, #1	; 0x1
    8310:	1afffff9 	bne	82fc <_multiply+0x194>
    8314:	e59d2000 	ldr	r2, [sp]
    8318:	e1a00002 	mov	r0, r2
    831c:	e5829010 	str	r9, [r2, #16]
    8320:	e28dd00c 	add	sp, sp, #12	; 0xc
    8324:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00008328 <_i2b>:
    8328:	e92d4010 	stmdb	sp!, {r4, lr}
    832c:	e1a04001 	mov	r4, r1
    8330:	e3a01001 	mov	r1, #1	; 0x1
    8334:	ebfffe8e 	bl	7d74 <_Balloc>
    8338:	e3a03001 	mov	r3, #1	; 0x1
    833c:	e5803010 	str	r3, [r0, #16]
    8340:	e5804014 	str	r4, [r0, #20]
    8344:	e8bd8010 	ldmia	sp!, {r4, pc}

00008348 <_multadd>:
    8348:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    834c:	e5916010 	ldr	r6, [r1, #16]
    8350:	e1a07001 	mov	r7, r1
    8354:	e1a08000 	mov	r8, r0
    8358:	e1a04002 	mov	r4, r2
    835c:	e1a05003 	mov	r5, r3
    8360:	e281c014 	add	ip, r1, #20	; 0x14
    8364:	e3a0e000 	mov	lr, #0	; 0x0
    8368:	e59c1000 	ldr	r1, [ip]
    836c:	e1a03801 	mov	r3, r1, lsl #16
    8370:	e1a03823 	mov	r3, r3, lsr #16
    8374:	e0225394 	mla	r2, r4, r3, r5
    8378:	e1a01821 	mov	r1, r1, lsr #16
    837c:	e1a03822 	mov	r3, r2, lsr #16
    8380:	e0203194 	mla	r0, r4, r1, r3
    8384:	e1a02802 	mov	r2, r2, lsl #16
    8388:	e1a02822 	mov	r2, r2, lsr #16
    838c:	e28ee001 	add	lr, lr, #1	; 0x1
    8390:	e0822800 	add	r2, r2, r0, lsl #16
    8394:	e156000e 	cmp	r6, lr
    8398:	e48c2004 	str	r2, [ip], #4
    839c:	e1a05820 	mov	r5, r0, lsr #16
    83a0:	cafffff0 	bgt	8368 <_multadd+0x20>
    83a4:	e3550000 	cmp	r5, #0	; 0x0
    83a8:	0a000006 	beq	83c8 <_multadd+0x80>
    83ac:	e5973008 	ldr	r3, [r7, #8]
    83b0:	e1560003 	cmp	r6, r3
    83b4:	aa000005 	bge	83d0 <_multadd+0x88>
    83b8:	e2862001 	add	r2, r6, #1	; 0x1
    83bc:	e0873106 	add	r3, r7, r6, lsl #2
    83c0:	e5835014 	str	r5, [r3, #20]
    83c4:	e5872010 	str	r2, [r7, #16]
    83c8:	e1a00007 	mov	r0, r7
    83cc:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    83d0:	e5971004 	ldr	r1, [r7, #4]
    83d4:	e1a00008 	mov	r0, r8
    83d8:	e2811001 	add	r1, r1, #1	; 0x1
    83dc:	ebfffe64 	bl	7d74 <_Balloc>
    83e0:	e5972010 	ldr	r2, [r7, #16]
    83e4:	e1a02102 	mov	r2, r2, lsl #2
    83e8:	e287100c 	add	r1, r7, #12	; 0xc
    83ec:	e1a04000 	mov	r4, r0
    83f0:	e2822008 	add	r2, r2, #8	; 0x8
    83f4:	e280000c 	add	r0, r0, #12	; 0xc
    83f8:	ebffe6e5 	bl	1f94 <memcpy>
    83fc:	e1a01007 	mov	r1, r7
    8400:	e1a00008 	mov	r0, r8
    8404:	ebfffd8a 	bl	7a34 <_Bfree>
    8408:	e1a07004 	mov	r7, r4
    840c:	eaffffe9 	b	83b8 <_multadd+0x70>

00008410 <_pow5mult>:
    8410:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8414:	e1a04002 	mov	r4, r2
    8418:	e2122003 	ands	r2, r2, #3	; 0x3
    841c:	e1a07000 	mov	r7, r0
    8420:	e1a08001 	mov	r8, r1
    8424:	1a000025 	bne	84c0 <_pow5mult+0xb0>
    8428:	e1b06144 	movs	r6, r4, asr #2
    842c:	0a00001c 	beq	84a4 <_pow5mult+0x94>
    8430:	e5975048 	ldr	r5, [r7, #72]
    8434:	e3550000 	cmp	r5, #0	; 0x0
    8438:	1a000009 	bne	8464 <_pow5mult+0x54>
    843c:	ea000026 	b	84dc <_pow5mult+0xcc>
    8440:	e1b060c6 	movs	r6, r6, asr #1
    8444:	e1a01005 	mov	r1, r5
    8448:	e1a02005 	mov	r2, r5
    844c:	e1a00007 	mov	r0, r7
    8450:	0a000013 	beq	84a4 <_pow5mult+0x94>
    8454:	e5954000 	ldr	r4, [r5]
    8458:	e3540000 	cmp	r4, #0	; 0x0
    845c:	0a000012 	beq	84ac <_pow5mult+0x9c>
    8460:	e1a05004 	mov	r5, r4
    8464:	e3160001 	tst	r6, #1	; 0x1
    8468:	e1a02005 	mov	r2, r5
    846c:	e1a00007 	mov	r0, r7
    8470:	e1a01008 	mov	r1, r8
    8474:	0afffff1 	beq	8440 <_pow5mult+0x30>
    8478:	ebffff3a 	bl	8168 <_multiply>
    847c:	e1a01008 	mov	r1, r8
    8480:	e1a04000 	mov	r4, r0
    8484:	e1a00007 	mov	r0, r7
    8488:	ebfffd69 	bl	7a34 <_Bfree>
    848c:	e1b060c6 	movs	r6, r6, asr #1
    8490:	e1a08004 	mov	r8, r4
    8494:	e1a01005 	mov	r1, r5
    8498:	e1a02005 	mov	r2, r5
    849c:	e1a00007 	mov	r0, r7
    84a0:	1affffeb 	bne	8454 <_pow5mult+0x44>
    84a4:	e1a00008 	mov	r0, r8
    84a8:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    84ac:	ebffff2d 	bl	8168 <_multiply>
    84b0:	e5850000 	str	r0, [r5]
    84b4:	e1a05000 	mov	r5, r0
    84b8:	e5804000 	str	r4, [r0]
    84bc:	eaffffe8 	b	8464 <_pow5mult+0x54>
    84c0:	e59f3038 	ldr	r3, [pc, #56]	; 8500 <.text+0x8500>
    84c4:	e0833102 	add	r3, r3, r2, lsl #2
    84c8:	e5132004 	ldr	r2, [r3, #-4]
    84cc:	e3a03000 	mov	r3, #0	; 0x0
    84d0:	ebffff9c 	bl	8348 <_multadd>
    84d4:	e1a08000 	mov	r8, r0
    84d8:	eaffffd2 	b	8428 <_pow5mult+0x18>
    84dc:	e3a01e27 	mov	r1, #624	; 0x270
    84e0:	e2811001 	add	r1, r1, #1	; 0x1
    84e4:	e1a00007 	mov	r0, r7
    84e8:	ebffff8e 	bl	8328 <_i2b>
    84ec:	e3a03000 	mov	r3, #0	; 0x0
    84f0:	e1a05000 	mov	r5, r0
    84f4:	e5870048 	str	r0, [r7, #72]
    84f8:	e5803000 	str	r3, [r0]
    84fc:	eaffffd8 	b	8464 <_pow5mult+0x54>
    8500:	0000a83c 	andeq	sl, r0, ip, lsr r8

00008504 <_s2b>:
    8504:	e59fc0d4 	ldr	ip, [pc, #212]	; 85e0 <.text+0x85e0>
    8508:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    850c:	e1a08003 	mov	r8, r3
    8510:	e2833008 	add	r3, r3, #8	; 0x8
    8514:	e0ce439c 	smull	r4, lr, ip, r3
    8518:	e1a03fc3 	mov	r3, r3, asr #31
    851c:	e063c0ce 	rsb	ip, r3, lr, asr #1
    8520:	e35c0001 	cmp	ip, #1	; 0x1
    8524:	e1a05001 	mov	r5, r1
    8528:	e1a06000 	mov	r6, r0
    852c:	e1a07002 	mov	r7, r2
    8530:	d3a01000 	movle	r1, #0	; 0x0
    8534:	da000005 	ble	8550 <_s2b+0x4c>
    8538:	e3a03001 	mov	r3, #1	; 0x1
    853c:	e3a01000 	mov	r1, #0	; 0x0
    8540:	e1a03083 	mov	r3, r3, lsl #1
    8544:	e15c0003 	cmp	ip, r3
    8548:	e2811001 	add	r1, r1, #1	; 0x1
    854c:	cafffffb 	bgt	8540 <_s2b+0x3c>
    8550:	e1a00006 	mov	r0, r6
    8554:	ebfffe06 	bl	7d74 <_Balloc>
    8558:	e59d3018 	ldr	r3, [sp, #24]
    855c:	e3570009 	cmp	r7, #9	; 0x9
    8560:	e3a02001 	mov	r2, #1	; 0x1
    8564:	e5803014 	str	r3, [r0, #20]
    8568:	e5802010 	str	r2, [r0, #16]
    856c:	d285700a 	addle	r7, r5, #10	; 0xa
    8570:	d3a04009 	movle	r4, #9	; 0x9
    8574:	da00000b 	ble	85a8 <_s2b+0xa4>
    8578:	e3a04009 	mov	r4, #9	; 0x9
    857c:	e7d43005 	ldrb	r3, [r4, r5]
    8580:	e1a01000 	mov	r1, r0
    8584:	e2433030 	sub	r3, r3, #48	; 0x30
    8588:	e2844001 	add	r4, r4, #1	; 0x1
    858c:	e1a00006 	mov	r0, r6
    8590:	e3a0200a 	mov	r2, #10	; 0xa
    8594:	ebffff6b 	bl	8348 <_multadd>
    8598:	e1570004 	cmp	r7, r4
    859c:	1afffff6 	bne	857c <_s2b+0x78>
    85a0:	e0853004 	add	r3, r5, r4
    85a4:	e2837001 	add	r7, r3, #1	; 0x1
    85a8:	e1580004 	cmp	r8, r4
    85ac:	d8bd81f0 	ldmleia	sp!, {r4, r5, r6, r7, r8, pc}
    85b0:	e0645008 	rsb	r5, r4, r8
    85b4:	e3a04000 	mov	r4, #0	; 0x0
    85b8:	e7d43007 	ldrb	r3, [r4, r7]
    85bc:	e1a01000 	mov	r1, r0
    85c0:	e2433030 	sub	r3, r3, #48	; 0x30
    85c4:	e2844001 	add	r4, r4, #1	; 0x1
    85c8:	e1a00006 	mov	r0, r6
    85cc:	e3a0200a 	mov	r2, #10	; 0xa
    85d0:	ebffff5c 	bl	8348 <_multadd>
    85d4:	e1550004 	cmp	r5, r4
    85d8:	1afffff6 	bne	85b8 <_s2b+0xb4>
    85dc:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    85e0:	38e38e39 	stmccia	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

000085e4 <_realloc_r>:
    85e4:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    85e8:	e251a000 	subs	sl, r1, #0	; 0x0
    85ec:	e24dd00c 	sub	sp, sp, #12	; 0xc
    85f0:	e1a06002 	mov	r6, r2
    85f4:	e58d0000 	str	r0, [sp]
    85f8:	0a00008d 	beq	8834 <_realloc_r+0x250>
    85fc:	ebfffd0a 	bl	7a2c <__malloc_lock>
    8600:	e286300b 	add	r3, r6, #11	; 0xb
    8604:	e3530016 	cmp	r3, #22	; 0x16
    8608:	83c3e007 	bichi	lr, r3, #7	; 0x7
    860c:	93a0e010 	movls	lr, #16	; 0x10
    8610:	958de004 	strls	lr, [sp, #4]
    8614:	858de004 	strhi	lr, [sp, #4]
    8618:	e59d0004 	ldr	r0, [sp, #4]
    861c:	93a03000 	movls	r3, #0	; 0x0
    8620:	81a03fae 	movhi	r3, lr, lsr #31
    8624:	e1500006 	cmp	r0, r6
    8628:	33833001 	orrcc	r3, r3, #1	; 0x1
    862c:	e24a5008 	sub	r5, sl, #8	; 0x8
    8630:	e3530000 	cmp	r3, #0	; 0x0
    8634:	e5959004 	ldr	r9, [r5, #4]
    8638:	1a0000d0 	bne	8980 <_realloc_r+0x39c>
    863c:	e3c94003 	bic	r4, r9, #3	; 0x3
    8640:	e154000e 	cmp	r4, lr
    8644:	a1a08005 	movge	r8, r5
    8648:	a1a07004 	movge	r7, r4
    864c:	a1a0c008 	movge	ip, r8
    8650:	a2884008 	addge	r4, r8, #8	; 0x8
    8654:	aa00004a 	bge	8784 <_realloc_r+0x1a0>
    8658:	e59f25b8 	ldr	r2, [pc, #1464]	; 8c18 <.text+0x8c18>
    865c:	e592b008 	ldr	fp, [r2, #8]
    8660:	e0850004 	add	r0, r5, r4
    8664:	e150000b 	cmp	r0, fp
    8668:	e1a08005 	mov	r8, r5
    866c:	0a0000c8 	beq	8994 <_realloc_r+0x3b0>
    8670:	e5901004 	ldr	r1, [r0, #4]
    8674:	e3c13001 	bic	r3, r1, #1	; 0x1
    8678:	e0833000 	add	r3, r3, r0
    867c:	e5932004 	ldr	r2, [r3, #4]
    8680:	e3120001 	tst	r2, #1	; 0x1
    8684:	0a00005f 	beq	8808 <_realloc_r+0x224>
    8688:	e3a0c000 	mov	ip, #0	; 0x0
    868c:	e1a0000c 	mov	r0, ip
    8690:	e3190001 	tst	r9, #1	; 0x1
    8694:	1a00006a 	bne	8844 <_realloc_r+0x260>
    8698:	e5953000 	ldr	r3, [r5]
    869c:	e0633005 	rsb	r3, r3, r5
    86a0:	e5932004 	ldr	r2, [r3, #4]
    86a4:	e3500000 	cmp	r0, #0	; 0x0
    86a8:	e58d3008 	str	r3, [sp, #8]
    86ac:	e3c22003 	bic	r2, r2, #3	; 0x3
    86b0:	0a000083 	beq	88c4 <_realloc_r+0x2e0>
    86b4:	e150000b 	cmp	r0, fp
    86b8:	0a0000f9 	beq	8aa4 <_realloc_r+0x4c0>
    86bc:	e0849002 	add	r9, r4, r2
    86c0:	e08c7009 	add	r7, ip, r9
    86c4:	e157000e 	cmp	r7, lr
    86c8:	ba00007e 	blt	88c8 <_realloc_r+0x2e4>
    86cc:	e2802008 	add	r2, r0, #8	; 0x8
    86d0:	e892000c 	ldmia	r2, {r2, r3}
    86d4:	e5832008 	str	r2, [r3, #8]
    86d8:	e582300c 	str	r3, [r2, #12]
    86dc:	e59d3008 	ldr	r3, [sp, #8]
    86e0:	e2444004 	sub	r4, r4, #4	; 0x4
    86e4:	e593200c 	ldr	r2, [r3, #12]
    86e8:	e59d8008 	ldr	r8, [sp, #8]
    86ec:	e5933008 	ldr	r3, [r3, #8]
    86f0:	e3540024 	cmp	r4, #36	; 0x24
    86f4:	e5823008 	str	r3, [r2, #8]
    86f8:	e583200c 	str	r2, [r3, #12]
    86fc:	e2885008 	add	r5, r8, #8	; 0x8
    8700:	8a0000d4 	bhi	8a58 <_realloc_r+0x474>
    8704:	e3540013 	cmp	r4, #19	; 0x13
    8708:	e1a0c00a 	mov	ip, sl
    870c:	e1a0e005 	mov	lr, r5
    8710:	9a000011 	bls	875c <_realloc_r+0x178>
    8714:	e1a0000a 	mov	r0, sl
    8718:	e4903004 	ldr	r3, [r0], #4
    871c:	e5883008 	str	r3, [r8, #8]
    8720:	e59a2004 	ldr	r2, [sl, #4]
    8724:	e354001b 	cmp	r4, #27	; 0x1b
    8728:	e588200c 	str	r2, [r8, #12]
    872c:	e288e010 	add	lr, r8, #16	; 0x10
    8730:	e280c004 	add	ip, r0, #4	; 0x4
    8734:	9a000008 	bls	875c <_realloc_r+0x178>
    8738:	e5903004 	ldr	r3, [r0, #4]
    873c:	e5883010 	str	r3, [r8, #16]
    8740:	e59c2004 	ldr	r2, [ip, #4]
    8744:	e28c3004 	add	r3, ip, #4	; 0x4
    8748:	e3540024 	cmp	r4, #36	; 0x24
    874c:	e5882014 	str	r2, [r8, #20]
    8750:	e288e018 	add	lr, r8, #24	; 0x18
    8754:	e283c004 	add	ip, r3, #4	; 0x4
    8758:	0a000119 	beq	8bc4 <_realloc_r+0x5e0>
    875c:	e1a0200c 	mov	r2, ip
    8760:	e4920004 	ldr	r0, [r2], #4
    8764:	e1a0100e 	mov	r1, lr
    8768:	e4810004 	str	r0, [r1], #4
    876c:	e59c3004 	ldr	r3, [ip, #4]
    8770:	e58e3004 	str	r3, [lr, #4]
    8774:	e5920004 	ldr	r0, [r2, #4]
    8778:	e59dc008 	ldr	ip, [sp, #8]
    877c:	e5810004 	str	r0, [r1, #4]
    8780:	e1a04005 	mov	r4, r5
    8784:	e59d1004 	ldr	r1, [sp, #4]
    8788:	e0610007 	rsb	r0, r1, r7
    878c:	e350000f 	cmp	r0, #15	; 0xf
    8790:	8a00000d 	bhi	87cc <_realloc_r+0x1e8>
    8794:	e59c3004 	ldr	r3, [ip, #4]
    8798:	e2033001 	and	r3, r3, #1	; 0x1
    879c:	e1873003 	orr	r3, r7, r3
    87a0:	e58c3004 	str	r3, [ip, #4]
    87a4:	e0872008 	add	r2, r7, r8
    87a8:	e5923004 	ldr	r3, [r2, #4]
    87ac:	e3833001 	orr	r3, r3, #1	; 0x1
    87b0:	e5823004 	str	r3, [r2, #4]
    87b4:	e59d0000 	ldr	r0, [sp]
    87b8:	ebfffc9c 	bl	7a30 <__malloc_unlock>
    87bc:	e1a06004 	mov	r6, r4
    87c0:	e1a00006 	mov	r0, r6
    87c4:	e28dd00c 	add	sp, sp, #12	; 0xc
    87c8:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    87cc:	e59c3004 	ldr	r3, [ip, #4]
    87d0:	e2033001 	and	r3, r3, #1	; 0x1
    87d4:	e1813003 	orr	r3, r1, r3
    87d8:	e3802001 	orr	r2, r0, #1	; 0x1
    87dc:	e0811008 	add	r1, r1, r8
    87e0:	e58c3004 	str	r3, [ip, #4]
    87e4:	e5812004 	str	r2, [r1, #4]
    87e8:	e0810000 	add	r0, r1, r0
    87ec:	e5903004 	ldr	r3, [r0, #4]
    87f0:	e3833001 	orr	r3, r3, #1	; 0x1
    87f4:	e5803004 	str	r3, [r0, #4]
    87f8:	e2811008 	add	r1, r1, #8	; 0x8
    87fc:	e59d0000 	ldr	r0, [sp]
    8800:	ebfff79e 	bl	6680 <_free_r>
    8804:	eaffffea 	b	87b4 <_realloc_r+0x1d0>
    8808:	e3c1c003 	bic	ip, r1, #3	; 0x3
    880c:	e084700c 	add	r7, r4, ip
    8810:	e15e0007 	cmp	lr, r7
    8814:	caffff9d 	bgt	8690 <_realloc_r+0xac>
    8818:	e2802008 	add	r2, r0, #8	; 0x8
    881c:	e892000c 	ldmia	r2, {r2, r3}
    8820:	e1a0c005 	mov	ip, r5
    8824:	e2854008 	add	r4, r5, #8	; 0x8
    8828:	e5832008 	str	r2, [r3, #8]
    882c:	e582300c 	str	r3, [r2, #12]
    8830:	eaffffd3 	b	8784 <_realloc_r+0x1a0>
    8834:	e1a01002 	mov	r1, r2
    8838:	e28dd00c 	add	sp, sp, #12	; 0xc
    883c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8840:	eafff9f7 	b	7024 <_malloc_r>
    8844:	e1a01006 	mov	r1, r6
    8848:	e59d0000 	ldr	r0, [sp]
    884c:	ebfff9f4 	bl	7024 <_malloc_r>
    8850:	e2506000 	subs	r6, r0, #0	; 0x0
    8854:	0a000017 	beq	88b8 <_realloc_r+0x2d4>
    8858:	e5953004 	ldr	r3, [r5, #4]
    885c:	e3c33001 	bic	r3, r3, #1	; 0x1
    8860:	e0853003 	add	r3, r5, r3
    8864:	e2462008 	sub	r2, r6, #8	; 0x8
    8868:	e1520003 	cmp	r2, r3
    886c:	0a0000c9 	beq	8b98 <_realloc_r+0x5b4>
    8870:	e2441004 	sub	r1, r4, #4	; 0x4
    8874:	e3510024 	cmp	r1, #36	; 0x24
    8878:	8a000085 	bhi	8a94 <_realloc_r+0x4b0>
    887c:	e3510013 	cmp	r1, #19	; 0x13
    8880:	e1a0c00a 	mov	ip, sl
    8884:	e1a0e006 	mov	lr, r6
    8888:	8a000057 	bhi	89ec <_realloc_r+0x408>
    888c:	e1a0000c 	mov	r0, ip
    8890:	e4902004 	ldr	r2, [r0], #4
    8894:	e1a0100e 	mov	r1, lr
    8898:	e4812004 	str	r2, [r1], #4
    889c:	e59c3004 	ldr	r3, [ip, #4]
    88a0:	e58e3004 	str	r3, [lr, #4]
    88a4:	e5902004 	ldr	r2, [r0, #4]
    88a8:	e5812004 	str	r2, [r1, #4]
    88ac:	e1a0100a 	mov	r1, sl
    88b0:	e59d0000 	ldr	r0, [sp]
    88b4:	ebfff771 	bl	6680 <_free_r>
    88b8:	e59d0000 	ldr	r0, [sp]
    88bc:	ebfffc5b 	bl	7a30 <__malloc_unlock>
    88c0:	eaffffbe 	b	87c0 <_realloc_r+0x1dc>
    88c4:	e0849002 	add	r9, r4, r2
    88c8:	e159000e 	cmp	r9, lr
    88cc:	baffffdc 	blt	8844 <_realloc_r+0x260>
    88d0:	e59d0008 	ldr	r0, [sp, #8]
    88d4:	e2444004 	sub	r4, r4, #4	; 0x4
    88d8:	e590200c 	ldr	r2, [r0, #12]
    88dc:	e5903008 	ldr	r3, [r0, #8]
    88e0:	e3540024 	cmp	r4, #36	; 0x24
    88e4:	e1a08000 	mov	r8, r0
    88e8:	e5823008 	str	r3, [r2, #8]
    88ec:	e583200c 	str	r2, [r3, #12]
    88f0:	e2805008 	add	r5, r0, #8	; 0x8
    88f4:	8a00005e 	bhi	8a74 <_realloc_r+0x490>
    88f8:	e3540013 	cmp	r4, #19	; 0x13
    88fc:	e1a0c00a 	mov	ip, sl
    8900:	e1a0e005 	mov	lr, r5
    8904:	9a000011 	bls	8950 <_realloc_r+0x36c>
    8908:	e1a0000a 	mov	r0, sl
    890c:	e4903004 	ldr	r3, [r0], #4
    8910:	e5883008 	str	r3, [r8, #8]
    8914:	e59a2004 	ldr	r2, [sl, #4]
    8918:	e354001b 	cmp	r4, #27	; 0x1b
    891c:	e588200c 	str	r2, [r8, #12]
    8920:	e288e010 	add	lr, r8, #16	; 0x10
    8924:	e280c004 	add	ip, r0, #4	; 0x4
    8928:	9a000008 	bls	8950 <_realloc_r+0x36c>
    892c:	e5903004 	ldr	r3, [r0, #4]
    8930:	e5883010 	str	r3, [r8, #16]
    8934:	e59c2004 	ldr	r2, [ip, #4]
    8938:	e28c3004 	add	r3, ip, #4	; 0x4
    893c:	e3540024 	cmp	r4, #36	; 0x24
    8940:	e5882014 	str	r2, [r8, #20]
    8944:	e288e018 	add	lr, r8, #24	; 0x18
    8948:	e283c004 	add	ip, r3, #4	; 0x4
    894c:	0a0000a3 	beq	8be0 <_realloc_r+0x5fc>
    8950:	e1a0200c 	mov	r2, ip
    8954:	e4921004 	ldr	r1, [r2], #4
    8958:	e1a0000e 	mov	r0, lr
    895c:	e4801004 	str	r1, [r0], #4
    8960:	e59c3004 	ldr	r3, [ip, #4]
    8964:	e58e3004 	str	r3, [lr, #4]
    8968:	e59dc008 	ldr	ip, [sp, #8]
    896c:	e5921004 	ldr	r1, [r2, #4]
    8970:	e1a07009 	mov	r7, r9
    8974:	e1a04005 	mov	r4, r5
    8978:	e5801004 	str	r1, [r0, #4]
    897c:	eaffff80 	b	8784 <_realloc_r+0x1a0>
    8980:	e59d1000 	ldr	r1, [sp]
    8984:	e3a0300c 	mov	r3, #12	; 0xc
    8988:	e3a06000 	mov	r6, #0	; 0x0
    898c:	e5813000 	str	r3, [r1]
    8990:	eaffff8a 	b	87c0 <_realloc_r+0x1dc>
    8994:	e5903004 	ldr	r3, [r0, #4]
    8998:	e59d1004 	ldr	r1, [sp, #4]
    899c:	e3c3c003 	bic	ip, r3, #3	; 0x3
    89a0:	e084200c 	add	r2, r4, ip
    89a4:	e2813010 	add	r3, r1, #16	; 0x10
    89a8:	e1520003 	cmp	r2, r3
    89ac:	baffff37 	blt	8690 <_realloc_r+0xac>
    89b0:	e0613002 	rsb	r3, r1, r2
    89b4:	e3833001 	orr	r3, r3, #1	; 0x1
    89b8:	e0851001 	add	r1, r5, r1
    89bc:	e5813004 	str	r3, [r1, #4]
    89c0:	e5952004 	ldr	r2, [r5, #4]
    89c4:	e59d3004 	ldr	r3, [sp, #4]
    89c8:	e2022001 	and	r2, r2, #1	; 0x1
    89cc:	e1832002 	orr	r2, r3, r2
    89d0:	e5852004 	str	r2, [r5, #4]
    89d4:	e59f223c 	ldr	r2, [pc, #572]	; 8c18 <.text+0x8c18>
    89d8:	e59d0000 	ldr	r0, [sp]
    89dc:	e5821008 	str	r1, [r2, #8]
    89e0:	ebfffc12 	bl	7a30 <__malloc_unlock>
    89e4:	e2856008 	add	r6, r5, #8	; 0x8
    89e8:	eaffff74 	b	87c0 <_realloc_r+0x1dc>
    89ec:	e1a0400a 	mov	r4, sl
    89f0:	e4943004 	ldr	r3, [r4], #4
    89f4:	e1a00006 	mov	r0, r6
    89f8:	e4803004 	str	r3, [r0], #4
    89fc:	e59a2004 	ldr	r2, [sl, #4]
    8a00:	e351001b 	cmp	r1, #27	; 0x1b
    8a04:	e5862004 	str	r2, [r6, #4]
    8a08:	e280e004 	add	lr, r0, #4	; 0x4
    8a0c:	e284c004 	add	ip, r4, #4	; 0x4
    8a10:	9affff9d 	bls	888c <_realloc_r+0x2a8>
    8a14:	e5943004 	ldr	r3, [r4, #4]
    8a18:	e5803004 	str	r3, [r0, #4]
    8a1c:	e59c2004 	ldr	r2, [ip, #4]
    8a20:	e3510024 	cmp	r1, #36	; 0x24
    8a24:	e28c3004 	add	r3, ip, #4	; 0x4
    8a28:	e28e1004 	add	r1, lr, #4	; 0x4
    8a2c:	e58e2004 	str	r2, [lr, #4]
    8a30:	e283c004 	add	ip, r3, #4	; 0x4
    8a34:	e281e004 	add	lr, r1, #4	; 0x4
    8a38:	1affff93 	bne	888c <_realloc_r+0x2a8>
    8a3c:	e5933004 	ldr	r3, [r3, #4]
    8a40:	e5813004 	str	r3, [r1, #4]
    8a44:	e59c2004 	ldr	r2, [ip, #4]
    8a48:	e28cc008 	add	ip, ip, #8	; 0x8
    8a4c:	e58e2004 	str	r2, [lr, #4]
    8a50:	e28ee008 	add	lr, lr, #8	; 0x8
    8a54:	eaffff8c 	b	888c <_realloc_r+0x2a8>
    8a58:	e1a02004 	mov	r2, r4
    8a5c:	e1a0100a 	mov	r1, sl
    8a60:	e1a00005 	mov	r0, r5
    8a64:	ebfffb8b 	bl	7898 <memmove>
    8a68:	e1a04005 	mov	r4, r5
    8a6c:	e1a0c008 	mov	ip, r8
    8a70:	eaffff43 	b	8784 <_realloc_r+0x1a0>
    8a74:	e1a02004 	mov	r2, r4
    8a78:	e1a0100a 	mov	r1, sl
    8a7c:	e1a00005 	mov	r0, r5
    8a80:	ebfffb84 	bl	7898 <memmove>
    8a84:	e1a07009 	mov	r7, r9
    8a88:	e1a04005 	mov	r4, r5
    8a8c:	e1a0c008 	mov	ip, r8
    8a90:	eaffff3b 	b	8784 <_realloc_r+0x1a0>
    8a94:	e1a02001 	mov	r2, r1
    8a98:	e1a0100a 	mov	r1, sl
    8a9c:	ebfffb7d 	bl	7898 <memmove>
    8aa0:	eaffff81 	b	88ac <_realloc_r+0x2c8>
    8aa4:	e59d0004 	ldr	r0, [sp, #4]
    8aa8:	e0849002 	add	r9, r4, r2
    8aac:	e08c7009 	add	r7, ip, r9
    8ab0:	e2803010 	add	r3, r0, #16	; 0x10
    8ab4:	e1570003 	cmp	r7, r3
    8ab8:	baffff82 	blt	88c8 <_realloc_r+0x2e4>
    8abc:	e59d1008 	ldr	r1, [sp, #8]
    8ac0:	e2444004 	sub	r4, r4, #4	; 0x4
    8ac4:	e591200c 	ldr	r2, [r1, #12]
    8ac8:	e5913008 	ldr	r3, [r1, #8]
    8acc:	e3540024 	cmp	r4, #36	; 0x24
    8ad0:	e5823008 	str	r3, [r2, #8]
    8ad4:	e583200c 	str	r2, [r3, #12]
    8ad8:	e2816008 	add	r6, r1, #8	; 0x8
    8adc:	8a000033 	bhi	8bb0 <_realloc_r+0x5cc>
    8ae0:	e3540013 	cmp	r4, #19	; 0x13
    8ae4:	e1a0c00a 	mov	ip, sl
    8ae8:	e1a0e006 	mov	lr, r6
    8aec:	9a000011 	bls	8b38 <_realloc_r+0x554>
    8af0:	e1a0000a 	mov	r0, sl
    8af4:	e4903004 	ldr	r3, [r0], #4
    8af8:	e5813008 	str	r3, [r1, #8]
    8afc:	e59a2004 	ldr	r2, [sl, #4]
    8b00:	e354001b 	cmp	r4, #27	; 0x1b
    8b04:	e581200c 	str	r2, [r1, #12]
    8b08:	e281e010 	add	lr, r1, #16	; 0x10
    8b0c:	e280c004 	add	ip, r0, #4	; 0x4
    8b10:	9a000008 	bls	8b38 <_realloc_r+0x554>
    8b14:	e5903004 	ldr	r3, [r0, #4]
    8b18:	e5813010 	str	r3, [r1, #16]
    8b1c:	e59c2004 	ldr	r2, [ip, #4]
    8b20:	e28c3004 	add	r3, ip, #4	; 0x4
    8b24:	e3540024 	cmp	r4, #36	; 0x24
    8b28:	e5812014 	str	r2, [r1, #20]
    8b2c:	e281e018 	add	lr, r1, #24	; 0x18
    8b30:	e283c004 	add	ip, r3, #4	; 0x4
    8b34:	0a000030 	beq	8bfc <_realloc_r+0x618>
    8b38:	e1a0000c 	mov	r0, ip
    8b3c:	e4902004 	ldr	r2, [r0], #4
    8b40:	e1a0100e 	mov	r1, lr
    8b44:	e4812004 	str	r2, [r1], #4
    8b48:	e59c3004 	ldr	r3, [ip, #4]
    8b4c:	e58e3004 	str	r3, [lr, #4]
    8b50:	e5902004 	ldr	r2, [r0, #4]
    8b54:	e5812004 	str	r2, [r1, #4]
    8b58:	e59d2004 	ldr	r2, [sp, #4]
    8b5c:	e59d0008 	ldr	r0, [sp, #8]
    8b60:	e0623007 	rsb	r3, r2, r7
    8b64:	e0801002 	add	r1, r0, r2
    8b68:	e3833001 	orr	r3, r3, #1	; 0x1
    8b6c:	e5813004 	str	r3, [r1, #4]
    8b70:	e5902004 	ldr	r2, [r0, #4]
    8b74:	e59d3004 	ldr	r3, [sp, #4]
    8b78:	e2022001 	and	r2, r2, #1	; 0x1
    8b7c:	e1832002 	orr	r2, r3, r2
    8b80:	e5802004 	str	r2, [r0, #4]
    8b84:	e59f208c 	ldr	r2, [pc, #140]	; 8c18 <.text+0x8c18>
    8b88:	e59d0000 	ldr	r0, [sp]
    8b8c:	e5821008 	str	r1, [r2, #8]
    8b90:	ebfffba6 	bl	7a30 <__malloc_unlock>
    8b94:	eaffff09 	b	87c0 <_realloc_r+0x1dc>
    8b98:	e5923004 	ldr	r3, [r2, #4]
    8b9c:	e3c33003 	bic	r3, r3, #3	; 0x3
    8ba0:	e0847003 	add	r7, r4, r3
    8ba4:	e1a0c005 	mov	ip, r5
    8ba8:	e2854008 	add	r4, r5, #8	; 0x8
    8bac:	eafffef4 	b	8784 <_realloc_r+0x1a0>
    8bb0:	e1a0100a 	mov	r1, sl
    8bb4:	e1a02004 	mov	r2, r4
    8bb8:	e1a00006 	mov	r0, r6
    8bbc:	ebfffb35 	bl	7898 <memmove>
    8bc0:	eaffffe4 	b	8b58 <_realloc_r+0x574>
    8bc4:	e5933004 	ldr	r3, [r3, #4]
    8bc8:	e5883018 	str	r3, [r8, #24]
    8bcc:	e59c2004 	ldr	r2, [ip, #4]
    8bd0:	e288e020 	add	lr, r8, #32	; 0x20
    8bd4:	e28cc008 	add	ip, ip, #8	; 0x8
    8bd8:	e588201c 	str	r2, [r8, #28]
    8bdc:	eafffede 	b	875c <_realloc_r+0x178>
    8be0:	e5933004 	ldr	r3, [r3, #4]
    8be4:	e5883018 	str	r3, [r8, #24]
    8be8:	e59c2004 	ldr	r2, [ip, #4]
    8bec:	e288e020 	add	lr, r8, #32	; 0x20
    8bf0:	e28cc008 	add	ip, ip, #8	; 0x8
    8bf4:	e588201c 	str	r2, [r8, #28]
    8bf8:	eaffff54 	b	8950 <_realloc_r+0x36c>
    8bfc:	e5933004 	ldr	r3, [r3, #4]
    8c00:	e5813018 	str	r3, [r1, #24]
    8c04:	e59c2004 	ldr	r2, [ip, #4]
    8c08:	e281e020 	add	lr, r1, #32	; 0x20
    8c0c:	e28cc008 	add	ip, ip, #8	; 0x8
    8c10:	e581201c 	str	r2, [r1, #28]
    8c14:	eaffffc7 	b	8b38 <_realloc_r+0x554>
    8c18:	00200450 	eoreq	r0, r0, r0, asr r4

00008c1c <isinf>:
    8c1c:	e2612000 	rsb	r2, r1, #0	; 0x0
    8c20:	e1822001 	orr	r2, r2, r1
    8c24:	e3c03102 	bic	r3, r0, #-2147483648	; 0x80000000
    8c28:	e3a0047f 	mov	r0, #2130706432	; 0x7f000000
    8c2c:	e1833fa2 	orr	r3, r3, r2, lsr #31
    8c30:	e280060f 	add	r0, r0, #15728640	; 0xf00000
    8c34:	e0630000 	rsb	r0, r3, r0
    8c38:	e52d4004 	str	r4, [sp, #-4]!
    8c3c:	e2602000 	rsb	r2, r0, #0	; 0x0
    8c40:	e1800002 	orr	r0, r0, r2
    8c44:	e1a00fa0 	mov	r0, r0, lsr #31
    8c48:	e1a04001 	mov	r4, r1
    8c4c:	e2600001 	rsb	r0, r0, #1	; 0x1
    8c50:	e8bd0010 	ldmia	sp!, {r4}
    8c54:	e12fff1e 	bx	lr

00008c58 <isnan>:
    8c58:	e52d4004 	str	r4, [sp, #-4]!
    8c5c:	e2612000 	rsb	r2, r1, #0	; 0x0
    8c60:	e1822001 	orr	r2, r2, r1
    8c64:	e3c03102 	bic	r3, r0, #-2147483648	; 0x80000000
    8c68:	e3a0047f 	mov	r0, #2130706432	; 0x7f000000
    8c6c:	e1833fa2 	orr	r3, r3, r2, lsr #31
    8c70:	e280060f 	add	r0, r0, #15728640	; 0xf00000
    8c74:	e0630000 	rsb	r0, r3, r0
    8c78:	e1a04001 	mov	r4, r1
    8c7c:	e1a00fa0 	mov	r0, r0, lsr #31
    8c80:	e8bd0010 	ldmia	sp!, {r4}
    8c84:	e12fff1e 	bx	lr

00008c88 <__sclose>:
    8c88:	e59f3008 	ldr	r3, [pc, #8]	; 8c98 <.text+0x8c98>
    8c8c:	e1d010fe 	ldrsh	r1, [r0, #14]
    8c90:	e5930000 	ldr	r0, [r3]
    8c94:	eaffe208 	b	14bc <_close_r>
    8c98:	0020003c 	eoreq	r0, r0, ip, lsr r0

00008c9c <__sseek>:
    8c9c:	e1a03002 	mov	r3, r2
    8ca0:	e59f2038 	ldr	r2, [pc, #56]	; 8ce0 <.text+0x8ce0>
    8ca4:	e92d4010 	stmdb	sp!, {r4, lr}
    8ca8:	e1a04000 	mov	r4, r0
    8cac:	e5920000 	ldr	r0, [r2]
    8cb0:	e1a02001 	mov	r2, r1
    8cb4:	e1d410fe 	ldrsh	r1, [r4, #14]
    8cb8:	ebffe201 	bl	14c4 <_lseek_r>
    8cbc:	e3700001 	cmn	r0, #1	; 0x1
    8cc0:	01d430bc 	ldreqh	r3, [r4, #12]
    8cc4:	11d430bc 	ldrneh	r3, [r4, #12]
    8cc8:	03c33a01 	biceq	r3, r3, #4096	; 0x1000
    8ccc:	13833a01 	orrne	r3, r3, #4096	; 0x1000
    8cd0:	01c430bc 	streqh	r3, [r4, #12]
    8cd4:	11c430bc 	strneh	r3, [r4, #12]
    8cd8:	15840050 	strne	r0, [r4, #80]
    8cdc:	e8bd8010 	ldmia	sp!, {r4, pc}
    8ce0:	0020003c 	eoreq	r0, r0, ip, lsr r0

00008ce4 <__swrite>:
    8ce4:	e1d0c0bc 	ldrh	ip, [r0, #12]
    8ce8:	e31c0c01 	tst	ip, #256	; 0x100
    8cec:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    8cf0:	e3a03002 	mov	r3, #2	; 0x2
    8cf4:	e59f7044 	ldr	r7, [pc, #68]	; 8d40 <.text+0x8d40>
    8cf8:	e1a06002 	mov	r6, r2
    8cfc:	e1a04000 	mov	r4, r0
    8d00:	e1a05001 	mov	r5, r1
    8d04:	e3a02000 	mov	r2, #0	; 0x0
    8d08:	059f7030 	ldreq	r7, [pc, #48]	; 8d40 <.text+0x8d40>
    8d0c:	0a000003 	beq	8d20 <__swrite+0x3c>
    8d10:	e5970000 	ldr	r0, [r7]
    8d14:	e1d410fe 	ldrsh	r1, [r4, #14]
    8d18:	ebffe1e9 	bl	14c4 <_lseek_r>
    8d1c:	e1d4c0bc 	ldrh	ip, [r4, #12]
    8d20:	e5970000 	ldr	r0, [r7]
    8d24:	e1d410fe 	ldrsh	r1, [r4, #14]
    8d28:	e3ccca01 	bic	ip, ip, #4096	; 0x1000
    8d2c:	e1a02005 	mov	r2, r5
    8d30:	e1a03006 	mov	r3, r6
    8d34:	e1c4c0bc 	strh	ip, [r4, #12]
    8d38:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    8d3c:	eaffe1ce 	b	147c <_write_r>
    8d40:	0020003c 	eoreq	r0, r0, ip, lsr r0

00008d44 <__sread>:
    8d44:	e1a03002 	mov	r3, r2
    8d48:	e59f2034 	ldr	r2, [pc, #52]	; 8d84 <.text+0x8d84>
    8d4c:	e92d4010 	stmdb	sp!, {r4, lr}
    8d50:	e1a04000 	mov	r4, r0
    8d54:	e5920000 	ldr	r0, [r2]
    8d58:	e1a02001 	mov	r2, r1
    8d5c:	e1d410fe 	ldrsh	r1, [r4, #14]
    8d60:	ebffe1ac 	bl	1418 <_read_r>
    8d64:	e3500000 	cmp	r0, #0	; 0x0
    8d68:	a5943050 	ldrge	r3, [r4, #80]
    8d6c:	b1d430bc 	ldrlth	r3, [r4, #12]
    8d70:	a0833000 	addge	r3, r3, r0
    8d74:	b3c33a01 	biclt	r3, r3, #4096	; 0x1000
    8d78:	a5843050 	strge	r3, [r4, #80]
    8d7c:	b1c430bc 	strlth	r3, [r4, #12]
    8d80:	e8bd8010 	ldmia	sp!, {r4, pc}
    8d84:	0020003c 	eoreq	r0, r0, ip, lsr r0

00008d88 <_calloc_r>:
    8d88:	e92d4010 	stmdb	sp!, {r4, lr}
    8d8c:	e0010192 	mul	r1, r2, r1
    8d90:	ebfff8a3 	bl	7024 <_malloc_r>
    8d94:	e2504000 	subs	r4, r0, #0	; 0x0
    8d98:	0a00000f 	beq	8ddc <_calloc_r+0x54>
    8d9c:	e5143004 	ldr	r3, [r4, #-4]
    8da0:	e3c33003 	bic	r3, r3, #3	; 0x3
    8da4:	e2433004 	sub	r3, r3, #4	; 0x4
    8da8:	e3a0c000 	mov	ip, #0	; 0x0
    8dac:	e3530024 	cmp	r3, #36	; 0x24
    8db0:	e1a02003 	mov	r2, r3
    8db4:	e1a0100c 	mov	r1, ip
    8db8:	8a000017 	bhi	8e1c <_calloc_r+0x94>
    8dbc:	e3530013 	cmp	r3, #19	; 0x13
    8dc0:	e1a01004 	mov	r1, r4
    8dc4:	e1a02004 	mov	r2, r4
    8dc8:	8a000005 	bhi	8de4 <_calloc_r+0x5c>
    8dcc:	e1a03002 	mov	r3, r2
    8dd0:	e483c004 	str	ip, [r3], #4
    8dd4:	e582c004 	str	ip, [r2, #4]
    8dd8:	e583c004 	str	ip, [r3, #4]
    8ddc:	e1a00004 	mov	r0, r4
    8de0:	e8bd8010 	ldmia	sp!, {r4, pc}
    8de4:	e481c004 	str	ip, [r1], #4
    8de8:	e353001b 	cmp	r3, #27	; 0x1b
    8dec:	e2812004 	add	r2, r1, #4	; 0x4
    8df0:	e584c004 	str	ip, [r4, #4]
    8df4:	e282e004 	add	lr, r2, #4	; 0x4
    8df8:	9afffff3 	bls	8dcc <_calloc_r+0x44>
    8dfc:	e3530024 	cmp	r3, #36	; 0x24
    8e00:	e581c004 	str	ip, [r1, #4]
    8e04:	e582c004 	str	ip, [r2, #4]
    8e08:	e28e2004 	add	r2, lr, #4	; 0x4
    8e0c:	058ec004 	streq	ip, [lr, #4]
    8e10:	0582c004 	streq	ip, [r2, #4]
    8e14:	02822008 	addeq	r2, r2, #8	; 0x8
    8e18:	eaffffeb 	b	8dcc <_calloc_r+0x44>
    8e1c:	ebfffadc 	bl	7994 <memset>
    8e20:	e1a00004 	mov	r0, r4
    8e24:	e8bd8010 	ldmia	sp!, {r4, pc}

00008e28 <_fclose_r>:
    8e28:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    8e2c:	e2515000 	subs	r5, r1, #0	; 0x0
    8e30:	e1a06000 	mov	r6, r0
    8e34:	01a04005 	moveq	r4, r5
    8e38:	0a00002b 	beq	8eec <_fclose_r+0xc4>
    8e3c:	ebfff548 	bl	6364 <__sfp_lock_acquire>
    8e40:	e3560000 	cmp	r6, #0	; 0x0
    8e44:	0a000002 	beq	8e54 <_fclose_r+0x2c>
    8e48:	e5963038 	ldr	r3, [r6, #56]
    8e4c:	e3530000 	cmp	r3, #0	; 0x0
    8e50:	0a000027 	beq	8ef4 <_fclose_r+0xcc>
    8e54:	e1d540bc 	ldrh	r4, [r5, #12]
    8e58:	e3540000 	cmp	r4, #0	; 0x0
    8e5c:	0a000021 	beq	8ee8 <_fclose_r+0xc0>
    8e60:	e2140008 	ands	r0, r4, #8	; 0x8
    8e64:	1a000025 	bne	8f00 <_fclose_r+0xd8>
    8e68:	e595302c 	ldr	r3, [r5, #44]
    8e6c:	e3530000 	cmp	r3, #0	; 0x0
    8e70:	e1a04000 	mov	r4, r0
    8e74:	0a000004 	beq	8e8c <_fclose_r+0x64>
    8e78:	e595001c 	ldr	r0, [r5, #28]
    8e7c:	e1a0e00f 	mov	lr, pc
    8e80:	e12fff13 	bx	r3
    8e84:	e3500000 	cmp	r0, #0	; 0x0
    8e88:	b3e04000 	mvnlt	r4, #0	; 0x0
    8e8c:	e1d530bc 	ldrh	r3, [r5, #12]
    8e90:	e3130080 	tst	r3, #128	; 0x80
    8e94:	1a000020 	bne	8f1c <_fclose_r+0xf4>
    8e98:	e5951030 	ldr	r1, [r5, #48]
    8e9c:	e3510000 	cmp	r1, #0	; 0x0
    8ea0:	0a000006 	beq	8ec0 <_fclose_r+0x98>
    8ea4:	e2853040 	add	r3, r5, #64	; 0x40
    8ea8:	e1510003 	cmp	r1, r3
    8eac:	159f3084 	ldrne	r3, [pc, #132]	; 8f38 <.text+0x8f38>
    8eb0:	15930000 	ldrne	r0, [r3]
    8eb4:	1bfff5f1 	blne	6680 <_free_r>
    8eb8:	e3a03000 	mov	r3, #0	; 0x0
    8ebc:	e5853030 	str	r3, [r5, #48]
    8ec0:	e5951044 	ldr	r1, [r5, #68]
    8ec4:	e3510000 	cmp	r1, #0	; 0x0
    8ec8:	0a000004 	beq	8ee0 <_fclose_r+0xb8>
    8ecc:	e59f3064 	ldr	r3, [pc, #100]	; 8f38 <.text+0x8f38>
    8ed0:	e5930000 	ldr	r0, [r3]
    8ed4:	ebfff5e9 	bl	6680 <_free_r>
    8ed8:	e3a03000 	mov	r3, #0	; 0x0
    8edc:	e5853044 	str	r3, [r5, #68]
    8ee0:	e3a03000 	mov	r3, #0	; 0x0
    8ee4:	e1c530bc 	strh	r3, [r5, #12]
    8ee8:	ebfff51e 	bl	6368 <__sfp_lock_release>
    8eec:	e1a00004 	mov	r0, r4
    8ef0:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    8ef4:	e1a00006 	mov	r0, r6
    8ef8:	ebfff51d 	bl	6374 <__sinit>
    8efc:	eaffffd4 	b	8e54 <_fclose_r+0x2c>
    8f00:	e1a00005 	mov	r0, r5
    8f04:	ebfff4c7 	bl	6228 <fflush>
    8f08:	e595302c 	ldr	r3, [r5, #44]
    8f0c:	e3530000 	cmp	r3, #0	; 0x0
    8f10:	e1a04000 	mov	r4, r0
    8f14:	1affffd7 	bne	8e78 <_fclose_r+0x50>
    8f18:	eaffffdb 	b	8e8c <_fclose_r+0x64>
    8f1c:	e5951010 	ldr	r1, [r5, #16]
    8f20:	e1a00006 	mov	r0, r6
    8f24:	ebfff5d5 	bl	6680 <_free_r>
    8f28:	e5951030 	ldr	r1, [r5, #48]
    8f2c:	e3510000 	cmp	r1, #0	; 0x0
    8f30:	1affffdb 	bne	8ea4 <_fclose_r+0x7c>
    8f34:	eaffffe1 	b	8ec0 <_fclose_r+0x98>
    8f38:	0020003c 	eoreq	r0, r0, ip, lsr r0

00008f3c <fclose>:
    8f3c:	e59f3008 	ldr	r3, [pc, #8]	; 8f4c <.text+0x8f4c>
    8f40:	e1a01000 	mov	r1, r0
    8f44:	e5930000 	ldr	r0, [r3]
    8f48:	eaffffb6 	b	8e28 <_fclose_r>
    8f4c:	0020003c 	eoreq	r0, r0, ip, lsr r0

00008f50 <__aeabi_uidiv>:
    8f50:	e2512001 	subs	r2, r1, #1	; 0x1
    8f54:	012fff1e 	bxeq	lr
    8f58:	3a000036 	bcc	9038 <__aeabi_uidiv+0xe8>
    8f5c:	e1500001 	cmp	r0, r1
    8f60:	9a000022 	bls	8ff0 <__aeabi_uidiv+0xa0>
    8f64:	e1110002 	tst	r1, r2
    8f68:	0a000023 	beq	8ffc <__aeabi_uidiv+0xac>
    8f6c:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    8f70:	01a01181 	moveq	r1, r1, lsl #3
    8f74:	03a03008 	moveq	r3, #8	; 0x8
    8f78:	13a03001 	movne	r3, #1	; 0x1
    8f7c:	e3510201 	cmp	r1, #268435456	; 0x10000000
    8f80:	31510000 	cmpcc	r1, r0
    8f84:	31a01201 	movcc	r1, r1, lsl #4
    8f88:	31a03203 	movcc	r3, r3, lsl #4
    8f8c:	3afffffa 	bcc	8f7c <__aeabi_uidiv+0x2c>
    8f90:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    8f94:	31510000 	cmpcc	r1, r0
    8f98:	31a01081 	movcc	r1, r1, lsl #1
    8f9c:	31a03083 	movcc	r3, r3, lsl #1
    8fa0:	3afffffa 	bcc	8f90 <__aeabi_uidiv+0x40>
    8fa4:	e3a02000 	mov	r2, #0	; 0x0
    8fa8:	e1500001 	cmp	r0, r1
    8fac:	20400001 	subcs	r0, r0, r1
    8fb0:	21822003 	orrcs	r2, r2, r3
    8fb4:	e15000a1 	cmp	r0, r1, lsr #1
    8fb8:	204000a1 	subcs	r0, r0, r1, lsr #1
    8fbc:	218220a3 	orrcs	r2, r2, r3, lsr #1
    8fc0:	e1500121 	cmp	r0, r1, lsr #2
    8fc4:	20400121 	subcs	r0, r0, r1, lsr #2
    8fc8:	21822123 	orrcs	r2, r2, r3, lsr #2
    8fcc:	e15001a1 	cmp	r0, r1, lsr #3
    8fd0:	204001a1 	subcs	r0, r0, r1, lsr #3
    8fd4:	218221a3 	orrcs	r2, r2, r3, lsr #3
    8fd8:	e3500000 	cmp	r0, #0	; 0x0
    8fdc:	11b03223 	movnes	r3, r3, lsr #4
    8fe0:	11a01221 	movne	r1, r1, lsr #4
    8fe4:	1affffef 	bne	8fa8 <__aeabi_uidiv+0x58>
    8fe8:	e1a00002 	mov	r0, r2
    8fec:	e12fff1e 	bx	lr
    8ff0:	03a00001 	moveq	r0, #1	; 0x1
    8ff4:	13a00000 	movne	r0, #0	; 0x0
    8ff8:	e12fff1e 	bx	lr
    8ffc:	e3510801 	cmp	r1, #65536	; 0x10000
    9000:	21a01821 	movcs	r1, r1, lsr #16
    9004:	23a02010 	movcs	r2, #16	; 0x10
    9008:	33a02000 	movcc	r2, #0	; 0x0
    900c:	e3510c01 	cmp	r1, #256	; 0x100
    9010:	21a01421 	movcs	r1, r1, lsr #8
    9014:	22822008 	addcs	r2, r2, #8	; 0x8
    9018:	e3510010 	cmp	r1, #16	; 0x10
    901c:	21a01221 	movcs	r1, r1, lsr #4
    9020:	22822004 	addcs	r2, r2, #4	; 0x4
    9024:	e3510004 	cmp	r1, #4	; 0x4
    9028:	82822003 	addhi	r2, r2, #3	; 0x3
    902c:	908220a1 	addls	r2, r2, r1, lsr #1
    9030:	e1a00230 	mov	r0, r0, lsr r2
    9034:	e12fff1e 	bx	lr
    9038:	e52de008 	str	lr, [sp, #-8]!
    903c:	eb00003a 	bl	912c <__aeabi_idiv0>
    9040:	e3a00000 	mov	r0, #0	; 0x0
    9044:	e49df008 	ldr	pc, [sp], #8

00009048 <__aeabi_uidivmod>:
    9048:	e92d4003 	stmdb	sp!, {r0, r1, lr}
    904c:	ebffffbf 	bl	8f50 <__aeabi_uidiv>
    9050:	e8bd4006 	ldmia	sp!, {r1, r2, lr}
    9054:	e0030092 	mul	r3, r2, r0
    9058:	e0411003 	sub	r1, r1, r3
    905c:	e12fff1e 	bx	lr

00009060 <__umodsi3>:
    9060:	e2512001 	subs	r2, r1, #1	; 0x1
    9064:	3a00002c 	bcc	911c <__umodsi3+0xbc>
    9068:	11500001 	cmpne	r0, r1
    906c:	03a00000 	moveq	r0, #0	; 0x0
    9070:	81110002 	tsthi	r1, r2
    9074:	00000002 	andeq	r0, r0, r2
    9078:	912fff1e 	bxls	lr
    907c:	e3a02000 	mov	r2, #0	; 0x0
    9080:	e3510201 	cmp	r1, #268435456	; 0x10000000
    9084:	31510000 	cmpcc	r1, r0
    9088:	31a01201 	movcc	r1, r1, lsl #4
    908c:	32822004 	addcc	r2, r2, #4	; 0x4
    9090:	3afffffa 	bcc	9080 <__umodsi3+0x20>
    9094:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    9098:	31510000 	cmpcc	r1, r0
    909c:	31a01081 	movcc	r1, r1, lsl #1
    90a0:	32822001 	addcc	r2, r2, #1	; 0x1
    90a4:	3afffffa 	bcc	9094 <__umodsi3+0x34>
    90a8:	e2522003 	subs	r2, r2, #3	; 0x3
    90ac:	ba00000e 	blt	90ec <__umodsi3+0x8c>
    90b0:	e1500001 	cmp	r0, r1
    90b4:	20400001 	subcs	r0, r0, r1
    90b8:	e15000a1 	cmp	r0, r1, lsr #1
    90bc:	204000a1 	subcs	r0, r0, r1, lsr #1
    90c0:	e1500121 	cmp	r0, r1, lsr #2
    90c4:	20400121 	subcs	r0, r0, r1, lsr #2
    90c8:	e15001a1 	cmp	r0, r1, lsr #3
    90cc:	204001a1 	subcs	r0, r0, r1, lsr #3
    90d0:	e3500001 	cmp	r0, #1	; 0x1
    90d4:	e1a01221 	mov	r1, r1, lsr #4
    90d8:	a2522004 	subges	r2, r2, #4	; 0x4
    90dc:	aafffff3 	bge	90b0 <__umodsi3+0x50>
    90e0:	e3120003 	tst	r2, #3	; 0x3
    90e4:	13300000 	teqne	r0, #0	; 0x0
    90e8:	0a00000a 	beq	9118 <__umodsi3+0xb8>
    90ec:	e3720002 	cmn	r2, #2	; 0x2
    90f0:	ba000006 	blt	9110 <__umodsi3+0xb0>
    90f4:	0a000002 	beq	9104 <__umodsi3+0xa4>
    90f8:	e1500001 	cmp	r0, r1
    90fc:	20400001 	subcs	r0, r0, r1
    9100:	e1a010a1 	mov	r1, r1, lsr #1
    9104:	e1500001 	cmp	r0, r1
    9108:	20400001 	subcs	r0, r0, r1
    910c:	e1a010a1 	mov	r1, r1, lsr #1
    9110:	e1500001 	cmp	r0, r1
    9114:	20400001 	subcs	r0, r0, r1
    9118:	e12fff1e 	bx	lr
    911c:	e52de008 	str	lr, [sp, #-8]!
    9120:	eb000001 	bl	912c <__aeabi_idiv0>
    9124:	e3a00000 	mov	r0, #0	; 0x0
    9128:	e49df008 	ldr	pc, [sp], #8

0000912c <__aeabi_idiv0>:
    912c:	e12fff1e 	bx	lr

00009130 <nan>:
    9130:	e59f0000 	ldr	r0, [pc, #0]	; 9138 <.text+0x9138>
    9134:	e12fff1e 	bx	lr
    9138:	0000a848 	andeq	sl, r0, r8, asr #16

0000913c <isnan>:
    913c:	e5900000 	ldr	r0, [r0]
    9140:	e3500001 	cmp	r0, #1	; 0x1
    9144:	83a00000 	movhi	r0, #0	; 0x0
    9148:	93a00001 	movls	r0, #1	; 0x1
    914c:	e12fff1e 	bx	lr

00009150 <isinf>:
    9150:	e5900000 	ldr	r0, [r0]
    9154:	e3500004 	cmp	r0, #4	; 0x4
    9158:	13a00000 	movne	r0, #0	; 0x0
    915c:	03a00001 	moveq	r0, #1	; 0x1
    9160:	e12fff1e 	bx	lr

00009164 <iszero>:
    9164:	e5900000 	ldr	r0, [r0]
    9168:	e3500002 	cmp	r0, #2	; 0x2
    916c:	13a00000 	movne	r0, #0	; 0x0
    9170:	03a00001 	moveq	r0, #1	; 0x1
    9174:	e12fff1e 	bx	lr

00009178 <_fpadd_parts>:
    9178:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    917c:	e24dd004 	sub	sp, sp, #4	; 0x4
    9180:	e1a07001 	mov	r7, r1
    9184:	e1a06002 	mov	r6, r2
    9188:	e1a05000 	mov	r5, r0
    918c:	ebffffea 	bl	913c <isnan>
    9190:	e3500000 	cmp	r0, #0	; 0x0
    9194:	0a000002 	beq	91a4 <_fpadd_parts+0x2c>
    9198:	e1a00005 	mov	r0, r5
    919c:	e28dd004 	add	sp, sp, #4	; 0x4
    91a0:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    91a4:	e1a00007 	mov	r0, r7
    91a8:	ebffffe3 	bl	913c <isnan>
    91ac:	e3500000 	cmp	r0, #0	; 0x0
    91b0:	0a000001 	beq	91bc <_fpadd_parts+0x44>
    91b4:	e1a05007 	mov	r5, r7
    91b8:	eafffff6 	b	9198 <_fpadd_parts+0x20>
    91bc:	e1a00005 	mov	r0, r5
    91c0:	ebffffe2 	bl	9150 <isinf>
    91c4:	e3500000 	cmp	r0, #0	; 0x0
    91c8:	1a000068 	bne	9370 <_fpadd_parts+0x1f8>
    91cc:	e1a00007 	mov	r0, r7
    91d0:	ebffffde 	bl	9150 <isinf>
    91d4:	e3500000 	cmp	r0, #0	; 0x0
    91d8:	1afffff5 	bne	91b4 <_fpadd_parts+0x3c>
    91dc:	e1a00007 	mov	r0, r7
    91e0:	ebffffdf 	bl	9164 <iszero>
    91e4:	e3500000 	cmp	r0, #0	; 0x0
    91e8:	1a00006b 	bne	939c <_fpadd_parts+0x224>
    91ec:	e1a00005 	mov	r0, r5
    91f0:	ebffffdb 	bl	9164 <iszero>
    91f4:	e3500000 	cmp	r0, #0	; 0x0
    91f8:	1affffed 	bne	91b4 <_fpadd_parts+0x3c>
    91fc:	e5953008 	ldr	r3, [r5, #8]
    9200:	e597c008 	ldr	ip, [r7, #8]
    9204:	e06ce003 	rsb	lr, ip, r3
    9208:	e58d3000 	str	r3, [sp]
    920c:	e02e3fce 	eor	r3, lr, lr, asr #31
    9210:	e0433fce 	sub	r3, r3, lr, asr #31
    9214:	e353003f 	cmp	r3, #63	; 0x3f
    9218:	e285a00c 	add	sl, r5, #12	; 0xc
    921c:	e89a0c00 	ldmia	sl, {sl, fp}
    9220:	e287800c 	add	r8, r7, #12	; 0xc
    9224:	e8980300 	ldmia	r8, {r8, r9}
    9228:	ca000081 	bgt	9434 <_fpadd_parts+0x2bc>
    922c:	e59d4000 	ldr	r4, [sp]
    9230:	e154000c 	cmp	r4, ip
    9234:	da00000b 	ble	9268 <_fpadd_parts+0xf0>
    9238:	e2800001 	add	r0, r0, #1	; 0x1
    923c:	e3a03001 	mov	r3, #1	; 0x1
    9240:	e3a04000 	mov	r4, #0	; 0x0
    9244:	e1b020a9 	movs	r2, r9, lsr #1
    9248:	e1a01068 	mov	r1, r8, rrx
    924c:	e0088003 	and	r8, r8, r3
    9250:	e0099004 	and	r9, r9, r4
    9254:	e150000e 	cmp	r0, lr
    9258:	e1888001 	orr	r8, r8, r1
    925c:	e1899002 	orr	r9, r9, r2
    9260:	1afffff4 	bne	9238 <_fpadd_parts+0xc0>
    9264:	e08cc000 	add	ip, ip, r0
    9268:	e59d4000 	ldr	r4, [sp]
    926c:	e154000c 	cmp	r4, ip
    9270:	aa00000f 	bge	92b4 <_fpadd_parts+0x13c>
    9274:	e064c00c 	rsb	ip, r4, ip
    9278:	e3a00000 	mov	r0, #0	; 0x0
    927c:	e2800001 	add	r0, r0, #1	; 0x1
    9280:	e3a03001 	mov	r3, #1	; 0x1
    9284:	e3a04000 	mov	r4, #0	; 0x0
    9288:	e1b020ab 	movs	r2, fp, lsr #1
    928c:	e1a0106a 	mov	r1, sl, rrx
    9290:	e00aa003 	and	sl, sl, r3
    9294:	e00bb004 	and	fp, fp, r4
    9298:	e15c0000 	cmp	ip, r0
    929c:	e18aa001 	orr	sl, sl, r1
    92a0:	e18bb002 	orr	fp, fp, r2
    92a4:	1afffff4 	bne	927c <_fpadd_parts+0x104>
    92a8:	e59d4000 	ldr	r4, [sp]
    92ac:	e0844000 	add	r4, r4, r0
    92b0:	e58d4000 	str	r4, [sp]
    92b4:	e5950004 	ldr	r0, [r5, #4]
    92b8:	e5973004 	ldr	r3, [r7, #4]
    92bc:	e1500003 	cmp	r0, r3
    92c0:	0a000068 	beq	9468 <_fpadd_parts+0x2f0>
    92c4:	e3500000 	cmp	r0, #0	; 0x0
    92c8:	0a000061 	beq	9454 <_fpadd_parts+0x2dc>
    92cc:	e1a01008 	mov	r1, r8
    92d0:	e1a02009 	mov	r2, r9
    92d4:	e051100a 	subs	r1, r1, sl
    92d8:	e0c2200b 	sbc	r2, r2, fp
    92dc:	e3520000 	cmp	r2, #0	; 0x0
    92e0:	ba000067 	blt	9484 <_fpadd_parts+0x30c>
    92e4:	e586100c 	str	r1, [r6, #12]
    92e8:	e5862010 	str	r2, [r6, #16]
    92ec:	e59d4000 	ldr	r4, [sp]
    92f0:	e3a03000 	mov	r3, #0	; 0x0
    92f4:	e9860018 	stmib	r6, {r3, r4}
    92f8:	e286100c 	add	r1, r6, #12	; 0xc
    92fc:	e8910006 	ldmia	r1, {r1, r2}
    9300:	e3e07000 	mvn	r7, #0	; 0x0
    9304:	e0977001 	adds	r7, r7, r1
    9308:	e3e08000 	mvn	r8, #0	; 0x0
    930c:	e0a88002 	adc	r8, r8, r2
    9310:	e378021f 	cmn	r8, #-268435455	; 0xf0000001
    9314:	e1a0a001 	mov	sl, r1
    9318:	e1a0b002 	mov	fp, r2
    931c:	8a000030 	bhi	93e4 <_fpadd_parts+0x26c>
    9320:	0a00002d 	beq	93dc <_fpadd_parts+0x264>
    9324:	e5963008 	ldr	r3, [r6, #8]
    9328:	e09a100a 	adds	r1, sl, sl
    932c:	e3e07000 	mvn	r7, #0	; 0x0
    9330:	e0ab200b 	adc	r2, fp, fp
    9334:	e3e08000 	mvn	r8, #0	; 0x0
    9338:	e0977001 	adds	r7, r7, r1
    933c:	e0a88002 	adc	r8, r8, r2
    9340:	e2433001 	sub	r3, r3, #1	; 0x1
    9344:	e378021f 	cmn	r8, #-268435455	; 0xf0000001
    9348:	e586100c 	str	r1, [r6, #12]
    934c:	e5862010 	str	r2, [r6, #16]
    9350:	e5863008 	str	r3, [r6, #8]
    9354:	e1a0a001 	mov	sl, r1
    9358:	e1a0b002 	mov	fp, r2
    935c:	8a000020 	bhi	93e4 <_fpadd_parts+0x26c>
    9360:	1afffff0 	bne	9328 <_fpadd_parts+0x1b0>
    9364:	e3770002 	cmn	r7, #2	; 0x2
    9368:	8a00001d 	bhi	93e4 <_fpadd_parts+0x26c>
    936c:	eaffffed 	b	9328 <_fpadd_parts+0x1b0>
    9370:	e1a00007 	mov	r0, r7
    9374:	ebffff75 	bl	9150 <isinf>
    9378:	e3500000 	cmp	r0, #0	; 0x0
    937c:	0affff85 	beq	9198 <_fpadd_parts+0x20>
    9380:	e5972004 	ldr	r2, [r7, #4]
    9384:	e5953004 	ldr	r3, [r5, #4]
    9388:	e1530002 	cmp	r3, r2
    938c:	0affff81 	beq	9198 <_fpadd_parts+0x20>
    9390:	e28dd004 	add	sp, sp, #4	; 0x4
    9394:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9398:	eaffff64 	b	9130 <nan>
    939c:	e1a00005 	mov	r0, r5
    93a0:	ebffff6f 	bl	9164 <iszero>
    93a4:	e3500000 	cmp	r0, #0	; 0x0
    93a8:	0affff7a 	beq	9198 <_fpadd_parts+0x20>
    93ac:	e1a0c005 	mov	ip, r5
    93b0:	e8bc000f 	ldmia	ip!, {r0, r1, r2, r3}
    93b4:	e1a0e006 	mov	lr, r6
    93b8:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
    93bc:	e5953010 	ldr	r3, [r5, #16]
    93c0:	e5863010 	str	r3, [r6, #16]
    93c4:	e5952004 	ldr	r2, [r5, #4]
    93c8:	e5973004 	ldr	r3, [r7, #4]
    93cc:	e1a05006 	mov	r5, r6
    93d0:	e0022003 	and	r2, r2, r3
    93d4:	e5862004 	str	r2, [r6, #4]
    93d8:	eaffff6e 	b	9198 <_fpadd_parts+0x20>
    93dc:	e3770002 	cmn	r7, #2	; 0x2
    93e0:	9affffcf 	bls	9324 <_fpadd_parts+0x1ac>
    93e4:	e372021e 	cmn	r2, #-536870911	; 0xe0000001
    93e8:	e3a03003 	mov	r3, #3	; 0x3
    93ec:	e5863000 	str	r3, [r6]
    93f0:	91a05006 	movls	r5, r6
    93f4:	9affff67 	bls	9198 <_fpadd_parts+0x20>
    93f8:	e5960008 	ldr	r0, [r6, #8]
    93fc:	e3a03001 	mov	r3, #1	; 0x1
    9400:	e3a04000 	mov	r4, #0	; 0x0
    9404:	e1b080a2 	movs	r8, r2, lsr #1
    9408:	e1a07061 	mov	r7, r1, rrx
    940c:	e0011003 	and	r1, r1, r3
    9410:	e0022004 	and	r2, r2, r4
    9414:	e1877001 	orr	r7, r7, r1
    9418:	e1888002 	orr	r8, r8, r2
    941c:	e2800001 	add	r0, r0, #1	; 0x1
    9420:	e1a05006 	mov	r5, r6
    9424:	e586700c 	str	r7, [r6, #12]
    9428:	e5868010 	str	r8, [r6, #16]
    942c:	e5860008 	str	r0, [r6, #8]
    9430:	eaffff58 	b	9198 <_fpadd_parts+0x20>
    9434:	e59d3000 	ldr	r3, [sp]
    9438:	e153000c 	cmp	r3, ip
    943c:	d3a0a000 	movle	sl, #0	; 0x0
    9440:	d3a0b000 	movle	fp, #0	; 0x0
    9444:	c3a08000 	movgt	r8, #0	; 0x0
    9448:	c3a09000 	movgt	r9, #0	; 0x0
    944c:	d58dc000 	strle	ip, [sp]
    9450:	eaffff97 	b	92b4 <_fpadd_parts+0x13c>
    9454:	e1a0100a 	mov	r1, sl
    9458:	e1a0200b 	mov	r2, fp
    945c:	e0511008 	subs	r1, r1, r8
    9460:	e0c22009 	sbc	r2, r2, r9
    9464:	eaffff9c 	b	92dc <_fpadd_parts+0x164>
    9468:	e09a1008 	adds	r1, sl, r8
    946c:	e0ab2009 	adc	r2, fp, r9
    9470:	e586100c 	str	r1, [r6, #12]
    9474:	e5862010 	str	r2, [r6, #16]
    9478:	e59d4000 	ldr	r4, [sp]
    947c:	e9860011 	stmib	r6, {r0, r4}
    9480:	eaffffd7 	b	93e4 <_fpadd_parts+0x26c>
    9484:	e3a03001 	mov	r3, #1	; 0x1
    9488:	e5863004 	str	r3, [r6, #4]
    948c:	e59d3000 	ldr	r3, [sp]
    9490:	e2711000 	rsbs	r1, r1, #0	; 0x0
    9494:	e2e22000 	rsc	r2, r2, #0	; 0x0
    9498:	e5863008 	str	r3, [r6, #8]
    949c:	e586100c 	str	r1, [r6, #12]
    94a0:	e5862010 	str	r2, [r6, #16]
    94a4:	eaffff93 	b	92f8 <_fpadd_parts+0x180>

000094a8 <__subdf3>:
    94a8:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    94ac:	e24dd04c 	sub	sp, sp, #76	; 0x4c
    94b0:	e28d5028 	add	r5, sp, #40	; 0x28
    94b4:	e58d0044 	str	r0, [sp, #68]
    94b8:	e58d1048 	str	r1, [sp, #72]
    94bc:	e28d4014 	add	r4, sp, #20	; 0x14
    94c0:	e28d0044 	add	r0, sp, #68	; 0x44
    94c4:	e1a01005 	mov	r1, r5
    94c8:	e58d203c 	str	r2, [sp, #60]
    94cc:	e58d3040 	str	r3, [sp, #64]
    94d0:	eb00037e 	bl	a2d0 <__unpack_d>
    94d4:	e28d003c 	add	r0, sp, #60	; 0x3c
    94d8:	e1a01004 	mov	r1, r4
    94dc:	eb00037b 	bl	a2d0 <__unpack_d>
    94e0:	e59d3018 	ldr	r3, [sp, #24]
    94e4:	e1a01004 	mov	r1, r4
    94e8:	e2233001 	eor	r3, r3, #1	; 0x1
    94ec:	e1a0200d 	mov	r2, sp
    94f0:	e1a00005 	mov	r0, r5
    94f4:	e58d3018 	str	r3, [sp, #24]
    94f8:	ebffff1e 	bl	9178 <_fpadd_parts>
    94fc:	eb0002b6 	bl	9fdc <__pack_d>
    9500:	e28dd04c 	add	sp, sp, #76	; 0x4c
    9504:	e8bd8030 	ldmia	sp!, {r4, r5, pc}

00009508 <__adddf3>:
    9508:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    950c:	e24dd04c 	sub	sp, sp, #76	; 0x4c
    9510:	e28d5028 	add	r5, sp, #40	; 0x28
    9514:	e58d0044 	str	r0, [sp, #68]
    9518:	e58d1048 	str	r1, [sp, #72]
    951c:	e28d4014 	add	r4, sp, #20	; 0x14
    9520:	e28d0044 	add	r0, sp, #68	; 0x44
    9524:	e1a01005 	mov	r1, r5
    9528:	e58d203c 	str	r2, [sp, #60]
    952c:	e58d3040 	str	r3, [sp, #64]
    9530:	eb000366 	bl	a2d0 <__unpack_d>
    9534:	e28d003c 	add	r0, sp, #60	; 0x3c
    9538:	e1a01004 	mov	r1, r4
    953c:	eb000363 	bl	a2d0 <__unpack_d>
    9540:	e1a01004 	mov	r1, r4
    9544:	e1a0200d 	mov	r2, sp
    9548:	e1a00005 	mov	r0, r5
    954c:	ebffff09 	bl	9178 <_fpadd_parts>
    9550:	eb0002a1 	bl	9fdc <__pack_d>
    9554:	e28dd04c 	add	sp, sp, #76	; 0x4c
    9558:	e8bd8030 	ldmia	sp!, {r4, r5, pc}

0000955c <nan>:
    955c:	e59f0000 	ldr	r0, [pc, #0]	; 9564 <.text+0x9564>
    9560:	e12fff1e 	bx	lr
    9564:	0000a848 	andeq	sl, r0, r8, asr #16

00009568 <isnan>:
    9568:	e5900000 	ldr	r0, [r0]
    956c:	e3500001 	cmp	r0, #1	; 0x1
    9570:	83a00000 	movhi	r0, #0	; 0x0
    9574:	93a00001 	movls	r0, #1	; 0x1
    9578:	e12fff1e 	bx	lr

0000957c <isinf>:
    957c:	e5900000 	ldr	r0, [r0]
    9580:	e3500004 	cmp	r0, #4	; 0x4
    9584:	13a00000 	movne	r0, #0	; 0x0
    9588:	03a00001 	moveq	r0, #1	; 0x1
    958c:	e12fff1e 	bx	lr

00009590 <iszero>:
    9590:	e5900000 	ldr	r0, [r0]
    9594:	e3500002 	cmp	r0, #2	; 0x2
    9598:	13a00000 	movne	r0, #0	; 0x0
    959c:	03a00001 	moveq	r0, #1	; 0x1
    95a0:	e12fff1e 	bx	lr

000095a4 <__muldf3>:
    95a4:	e92d4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
    95a8:	e24dd064 	sub	sp, sp, #100	; 0x64
    95ac:	e28d5040 	add	r5, sp, #64	; 0x40
    95b0:	e58d005c 	str	r0, [sp, #92]
    95b4:	e58d1060 	str	r1, [sp, #96]
    95b8:	e28d702c 	add	r7, sp, #44	; 0x2c
    95bc:	e28d005c 	add	r0, sp, #92	; 0x5c
    95c0:	e1a01005 	mov	r1, r5
    95c4:	e58d2054 	str	r2, [sp, #84]
    95c8:	e58d3058 	str	r3, [sp, #88]
    95cc:	eb00033f 	bl	a2d0 <__unpack_d>
    95d0:	e1a01007 	mov	r1, r7
    95d4:	e28d0054 	add	r0, sp, #84	; 0x54
    95d8:	eb00033c 	bl	a2d0 <__unpack_d>
    95dc:	e1a00005 	mov	r0, r5
    95e0:	ebffffe0 	bl	9568 <isnan>
    95e4:	e3500000 	cmp	r0, #0	; 0x0
    95e8:	0a000008 	beq	9610 <__muldf3+0x6c>
    95ec:	e59d3044 	ldr	r3, [sp, #68]
    95f0:	e59d2030 	ldr	r2, [sp, #48]
    95f4:	e0533002 	subs	r3, r3, r2
    95f8:	13a03001 	movne	r3, #1	; 0x1
    95fc:	e58d3044 	str	r3, [sp, #68]
    9600:	e1a00005 	mov	r0, r5
    9604:	eb000274 	bl	9fdc <__pack_d>
    9608:	e28dd064 	add	sp, sp, #100	; 0x64
    960c:	e8bd8df0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
    9610:	e1a00007 	mov	r0, r7
    9614:	ebffffd3 	bl	9568 <isnan>
    9618:	e3500000 	cmp	r0, #0	; 0x0
    961c:	0a000006 	beq	963c <__muldf3+0x98>
    9620:	e59d2030 	ldr	r2, [sp, #48]
    9624:	e59d3044 	ldr	r3, [sp, #68]
    9628:	e1a00007 	mov	r0, r7
    962c:	e0533002 	subs	r3, r3, r2
    9630:	13a03001 	movne	r3, #1	; 0x1
    9634:	e58d3030 	str	r3, [sp, #48]
    9638:	eafffff1 	b	9604 <__muldf3+0x60>
    963c:	e1a00005 	mov	r0, r5
    9640:	ebffffcd 	bl	957c <isinf>
    9644:	e3500000 	cmp	r0, #0	; 0x0
    9648:	1a000009 	bne	9674 <__muldf3+0xd0>
    964c:	e1a00007 	mov	r0, r7
    9650:	ebffffc9 	bl	957c <isinf>
    9654:	e3500000 	cmp	r0, #0	; 0x0
    9658:	0a00000b 	beq	968c <__muldf3+0xe8>
    965c:	e1a00005 	mov	r0, r5
    9660:	ebffffca 	bl	9590 <iszero>
    9664:	e3500000 	cmp	r0, #0	; 0x0
    9668:	0affffec 	beq	9620 <__muldf3+0x7c>
    966c:	ebffffba 	bl	955c <nan>
    9670:	eaffffe3 	b	9604 <__muldf3+0x60>
    9674:	e1a00007 	mov	r0, r7
    9678:	ebffffc4 	bl	9590 <iszero>
    967c:	e3500000 	cmp	r0, #0	; 0x0
    9680:	0affffd9 	beq	95ec <__muldf3+0x48>
    9684:	ebffffb4 	bl	955c <nan>
    9688:	eaffffdd 	b	9604 <__muldf3+0x60>
    968c:	e1a00005 	mov	r0, r5
    9690:	ebffffbe 	bl	9590 <iszero>
    9694:	e3500000 	cmp	r0, #0	; 0x0
    9698:	1affffd3 	bne	95ec <__muldf3+0x48>
    969c:	e1a00007 	mov	r0, r7
    96a0:	ebffffba 	bl	9590 <iszero>
    96a4:	e3500000 	cmp	r0, #0	; 0x0
    96a8:	1affffdc 	bne	9620 <__muldf3+0x7c>
    96ac:	e28d5038 	add	r5, sp, #56	; 0x38
    96b0:	e8950060 	ldmia	r5, {r5, r6}
    96b4:	e1a03006 	mov	r3, r6
    96b8:	e3a04000 	mov	r4, #0	; 0x0
    96bc:	e28d704c 	add	r7, sp, #76	; 0x4c
    96c0:	e8970180 	ldmia	r7, {r7, r8}
    96c4:	e58d3010 	str	r3, [sp, #16]
    96c8:	e58d4014 	str	r4, [sp, #20]
    96cc:	e59d0010 	ldr	r0, [sp, #16]
    96d0:	e1a01008 	mov	r1, r8
    96d4:	e3a08000 	mov	r8, #0	; 0x0
    96d8:	e0843097 	umull	r3, r4, r7, r0
    96dc:	e3a06000 	mov	r6, #0	; 0x0
    96e0:	e1a0a001 	mov	sl, r1
    96e4:	e3a0b000 	mov	fp, #0	; 0x0
    96e8:	e1a02004 	mov	r2, r4
    96ec:	e1a01003 	mov	r1, r3
    96f0:	e0a2159a 	umlal	r1, r2, sl, r5
    96f4:	e88d0006 	stmia	sp, {r1, r2}
    96f8:	e0810795 	umull	r0, r1, r5, r7
    96fc:	e1540002 	cmp	r4, r2
    9700:	e1a05000 	mov	r5, r0
    9704:	e1a06001 	mov	r6, r1
    9708:	8a00005f 	bhi	988c <__muldf3+0x2e8>
    970c:	0a00005b 	beq	9880 <__muldf3+0x2dc>
    9710:	e3a02000 	mov	r2, #0	; 0x0
    9714:	e3a03000 	mov	r3, #0	; 0x0
    9718:	e58d2008 	str	r2, [sp, #8]
    971c:	e58d300c 	str	r3, [sp, #12]
    9720:	e59d4000 	ldr	r4, [sp]
    9724:	e3a03000 	mov	r3, #0	; 0x0
    9728:	e0937005 	adds	r7, r3, r5
    972c:	e1a01004 	mov	r1, r4
    9730:	e3a02000 	mov	r2, #0	; 0x0
    9734:	e0a18006 	adc	r8, r1, r6
    9738:	e1560008 	cmp	r6, r8
    973c:	8a000046 	bhi	985c <__muldf3+0x2b8>
    9740:	0a000043 	beq	9854 <__muldf3+0x2b0>
    9744:	e59d0010 	ldr	r0, [sp, #16]
    9748:	e000009b 	mul	r0, fp, r0
    974c:	e59dc010 	ldr	ip, [sp, #16]
    9750:	e0821a9c 	umull	r1, r2, ip, sl
    9754:	e59dc014 	ldr	ip, [sp, #20]
    9758:	e02c0c9a 	mla	ip, sl, ip, r0
    975c:	e59d0004 	ldr	r0, [sp, #4]
    9760:	e08c2002 	add	r2, ip, r2
    9764:	e0905001 	adds	r5, r0, r1
    9768:	e3a04000 	mov	r4, #0	; 0x0
    976c:	e0a46002 	adc	r6, r4, r2
    9770:	e28d1008 	add	r1, sp, #8	; 0x8
    9774:	e8910006 	ldmia	r1, {r1, r2}
    9778:	e0955001 	adds	r5, r5, r1
    977c:	e59d1048 	ldr	r1, [sp, #72]
    9780:	e0a66002 	adc	r6, r6, r2
    9784:	e59d0044 	ldr	r0, [sp, #68]
    9788:	e59d3030 	ldr	r3, [sp, #48]
    978c:	e59d2034 	ldr	r2, [sp, #52]
    9790:	e2811004 	add	r1, r1, #4	; 0x4
    9794:	e0500003 	subs	r0, r0, r3
    9798:	13a00001 	movne	r0, #1	; 0x1
    979c:	e0822001 	add	r2, r2, r1
    97a0:	e376021e 	cmn	r6, #-536870911	; 0xe0000001
    97a4:	e58d001c 	str	r0, [sp, #28]
    97a8:	e58d2020 	str	r2, [sp, #32]
    97ac:	9a00000e 	bls	97ec <__muldf3+0x248>
    97b0:	e3a00001 	mov	r0, #1	; 0x1
    97b4:	e3a0a000 	mov	sl, #0	; 0x0
    97b8:	e3a0b102 	mov	fp, #-2147483648	; 0x80000000
    97bc:	e1150000 	tst	r5, r0
    97c0:	e2822001 	add	r2, r2, #1	; 0x1
    97c4:	0a000003 	beq	97d8 <__muldf3+0x234>
    97c8:	e1b040a8 	movs	r4, r8, lsr #1
    97cc:	e1a03067 	mov	r3, r7, rrx
    97d0:	e183700a 	orr	r7, r3, sl
    97d4:	e184800b 	orr	r8, r4, fp
    97d8:	e1b060a6 	movs	r6, r6, lsr #1
    97dc:	e1a05065 	mov	r5, r5, rrx
    97e0:	e376021e 	cmn	r6, #-536870911	; 0xe0000001
    97e4:	8afffff4 	bhi	97bc <__muldf3+0x218>
    97e8:	e58d2020 	str	r2, [sp, #32]
    97ec:	e376021f 	cmn	r6, #-268435455	; 0xf0000001
    97f0:	8a00000d 	bhi	982c <__muldf3+0x288>
    97f4:	e59d3020 	ldr	r3, [sp, #32]
    97f8:	e3a01001 	mov	r1, #1	; 0x1
    97fc:	e3a02000 	mov	r2, #0	; 0x0
    9800:	e0955005 	adds	r5, r5, r5
    9804:	e0a66006 	adc	r6, r6, r6
    9808:	e3580000 	cmp	r8, #0	; 0x0
    980c:	b1866002 	orrlt	r6, r6, r2
    9810:	b1855001 	orrlt	r5, r5, r1
    9814:	e0977007 	adds	r7, r7, r7
    9818:	e0a88008 	adc	r8, r8, r8
    981c:	e376021f 	cmn	r6, #-268435455	; 0xf0000001
    9820:	e2433001 	sub	r3, r3, #1	; 0x1
    9824:	9afffff5 	bls	9800 <__muldf3+0x25c>
    9828:	e58d3020 	str	r3, [sp, #32]
    982c:	e20530ff 	and	r3, r5, #255	; 0xff
    9830:	e3a04000 	mov	r4, #0	; 0x0
    9834:	e3530080 	cmp	r3, #128	; 0x80
    9838:	0a000018 	beq	98a0 <__muldf3+0x2fc>
    983c:	e3a03003 	mov	r3, #3	; 0x3
    9840:	e28d0018 	add	r0, sp, #24	; 0x18
    9844:	e58d5024 	str	r5, [sp, #36]
    9848:	e58d6028 	str	r6, [sp, #40]
    984c:	e58d3018 	str	r3, [sp, #24]
    9850:	eaffff6b 	b	9604 <__muldf3+0x60>
    9854:	e1550007 	cmp	r5, r7
    9858:	9affffb9 	bls	9744 <__muldf3+0x1a0>
    985c:	e28d0008 	add	r0, sp, #8	; 0x8
    9860:	e8900003 	ldmia	r0, {r0, r1}
    9864:	e3a03001 	mov	r3, #1	; 0x1
    9868:	e0900003 	adds	r0, r0, r3
    986c:	e3a04000 	mov	r4, #0	; 0x0
    9870:	e0a11004 	adc	r1, r1, r4
    9874:	e58d0008 	str	r0, [sp, #8]
    9878:	e58d100c 	str	r1, [sp, #12]
    987c:	eaffffb0 	b	9744 <__muldf3+0x1a0>
    9880:	e59d1000 	ldr	r1, [sp]
    9884:	e1530001 	cmp	r3, r1
    9888:	9affffa0 	bls	9710 <__muldf3+0x16c>
    988c:	e3a03000 	mov	r3, #0	; 0x0
    9890:	e3a04001 	mov	r4, #1	; 0x1
    9894:	e58d3008 	str	r3, [sp, #8]
    9898:	e58d400c 	str	r4, [sp, #12]
    989c:	eaffff9f 	b	9720 <__muldf3+0x17c>
    98a0:	e3540000 	cmp	r4, #0	; 0x0
    98a4:	1affffe4 	bne	983c <__muldf3+0x298>
    98a8:	e3a01c01 	mov	r1, #256	; 0x100
    98ac:	e3a02000 	mov	r2, #0	; 0x0
    98b0:	e0053001 	and	r3, r5, r1
    98b4:	e0064002 	and	r4, r6, r2
    98b8:	e1933004 	orrs	r3, r3, r4
    98bc:	1affffde 	bne	983c <__muldf3+0x298>
    98c0:	e1977008 	orrs	r7, r7, r8
    98c4:	0affffdc 	beq	983c <__muldf3+0x298>
    98c8:	e3a03080 	mov	r3, #128	; 0x80
    98cc:	e0933005 	adds	r3, r3, r5
    98d0:	e3a04000 	mov	r4, #0	; 0x0
    98d4:	e0a44006 	adc	r4, r4, r6
    98d8:	e3e010ff 	mvn	r1, #255	; 0xff
    98dc:	e3e02000 	mvn	r2, #0	; 0x0
    98e0:	e0035001 	and	r5, r3, r1
    98e4:	e0046002 	and	r6, r4, r2
    98e8:	eaffffd3 	b	983c <__muldf3+0x298>

000098ec <nan>:
    98ec:	e59f0000 	ldr	r0, [pc, #0]	; 98f4 <.text+0x98f4>
    98f0:	e12fff1e 	bx	lr
    98f4:	0000a848 	andeq	sl, r0, r8, asr #16

000098f8 <isnan>:
    98f8:	e5900000 	ldr	r0, [r0]
    98fc:	e3500001 	cmp	r0, #1	; 0x1
    9900:	83a00000 	movhi	r0, #0	; 0x0
    9904:	93a00001 	movls	r0, #1	; 0x1
    9908:	e12fff1e 	bx	lr

0000990c <isinf>:
    990c:	e5900000 	ldr	r0, [r0]
    9910:	e3500004 	cmp	r0, #4	; 0x4
    9914:	13a00000 	movne	r0, #0	; 0x0
    9918:	03a00001 	moveq	r0, #1	; 0x1
    991c:	e12fff1e 	bx	lr

00009920 <iszero>:
    9920:	e5900000 	ldr	r0, [r0]
    9924:	e3500002 	cmp	r0, #2	; 0x2
    9928:	13a00000 	movne	r0, #0	; 0x0
    992c:	03a00001 	moveq	r0, #1	; 0x1
    9930:	e12fff1e 	bx	lr

00009934 <__divdf3>:
    9934:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9938:	e24dd038 	sub	sp, sp, #56	; 0x38
    993c:	e28d7014 	add	r7, sp, #20	; 0x14
    9940:	e58d0030 	str	r0, [sp, #48]
    9944:	e58d1034 	str	r1, [sp, #52]
    9948:	e28d0030 	add	r0, sp, #48	; 0x30
    994c:	e1a01007 	mov	r1, r7
    9950:	e58d2028 	str	r2, [sp, #40]
    9954:	e58d302c 	str	r3, [sp, #44]
    9958:	eb00025c 	bl	a2d0 <__unpack_d>
    995c:	e1a0100d 	mov	r1, sp
    9960:	e28d0028 	add	r0, sp, #40	; 0x28
    9964:	eb000259 	bl	a2d0 <__unpack_d>
    9968:	e1a00007 	mov	r0, r7
    996c:	ebffffe1 	bl	98f8 <isnan>
    9970:	e3500000 	cmp	r0, #0	; 0x0
    9974:	e1a0500d 	mov	r5, sp
    9978:	0a000003 	beq	998c <__divdf3+0x58>
    997c:	e1a00007 	mov	r0, r7
    9980:	eb000195 	bl	9fdc <__pack_d>
    9984:	e28dd038 	add	sp, sp, #56	; 0x38
    9988:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    998c:	e1a0000d 	mov	r0, sp
    9990:	ebffffd8 	bl	98f8 <isnan>
    9994:	e3500000 	cmp	r0, #0	; 0x0
    9998:	11a0000d 	movne	r0, sp
    999c:	1afffff7 	bne	9980 <__divdf3+0x4c>
    99a0:	e59d3018 	ldr	r3, [sp, #24]
    99a4:	e59d2004 	ldr	r2, [sp, #4]
    99a8:	e0233002 	eor	r3, r3, r2
    99ac:	e58d3018 	str	r3, [sp, #24]
    99b0:	e1a00007 	mov	r0, r7
    99b4:	ebffffd4 	bl	990c <isinf>
    99b8:	e3500000 	cmp	r0, #0	; 0x0
    99bc:	0a000005 	beq	99d8 <__divdf3+0xa4>
    99c0:	e59d2014 	ldr	r2, [sp, #20]
    99c4:	e59d3000 	ldr	r3, [sp]
    99c8:	e1520003 	cmp	r2, r3
    99cc:	1affffea 	bne	997c <__divdf3+0x48>
    99d0:	ebffffc5 	bl	98ec <nan>
    99d4:	eaffffe9 	b	9980 <__divdf3+0x4c>
    99d8:	e1a00007 	mov	r0, r7
    99dc:	ebffffcf 	bl	9920 <iszero>
    99e0:	e2506000 	subs	r6, r0, #0	; 0x0
    99e4:	1afffff5 	bne	99c0 <__divdf3+0x8c>
    99e8:	e1a0000d 	mov	r0, sp
    99ec:	ebffffc6 	bl	990c <isinf>
    99f0:	e3500000 	cmp	r0, #0	; 0x0
    99f4:	0a000006 	beq	9a14 <__divdf3+0xe0>
    99f8:	e3a03000 	mov	r3, #0	; 0x0
    99fc:	e3a04000 	mov	r4, #0	; 0x0
    9a00:	e1a00007 	mov	r0, r7
    9a04:	e58d601c 	str	r6, [sp, #28]
    9a08:	e58d3020 	str	r3, [sp, #32]
    9a0c:	e58d4024 	str	r4, [sp, #36]
    9a10:	eaffffda 	b	9980 <__divdf3+0x4c>
    9a14:	e1a0000d 	mov	r0, sp
    9a18:	ebffffc0 	bl	9920 <iszero>
    9a1c:	e3500000 	cmp	r0, #0	; 0x0
    9a20:	13a03004 	movne	r3, #4	; 0x4
    9a24:	11a00007 	movne	r0, r7
    9a28:	158d3014 	strne	r3, [sp, #20]
    9a2c:	1affffd3 	bne	9980 <__divdf3+0x4c>
    9a30:	e59d201c 	ldr	r2, [sp, #28]
    9a34:	e28d0020 	add	r0, sp, #32	; 0x20
    9a38:	e8900003 	ldmia	r0, {r0, r1}
    9a3c:	e28d800c 	add	r8, sp, #12	; 0xc
    9a40:	e8980300 	ldmia	r8, {r8, r9}
    9a44:	e59d3008 	ldr	r3, [sp, #8]
    9a48:	e1590001 	cmp	r9, r1
    9a4c:	e0632002 	rsb	r2, r3, r2
    9a50:	e58d201c 	str	r2, [sp, #28]
    9a54:	8a000022 	bhi	9ae4 <__divdf3+0x1b0>
    9a58:	0a00001f 	beq	9adc <__divdf3+0x1a8>
    9a5c:	e3a02000 	mov	r2, #0	; 0x0
    9a60:	e3a03201 	mov	r3, #268435456	; 0x10000000
    9a64:	e3a0a000 	mov	sl, #0	; 0x0
    9a68:	e3a0b000 	mov	fp, #0	; 0x0
    9a6c:	e3a0c000 	mov	ip, #0	; 0x0
    9a70:	ea00000b 	b	9aa4 <__divdf3+0x170>
    9a74:	e0500008 	subs	r0, r0, r8
    9a78:	e0c11009 	sbc	r1, r1, r9
    9a7c:	e18aa002 	orr	sl, sl, r2
    9a80:	e18bb003 	orr	fp, fp, r3
    9a84:	e0905000 	adds	r5, r0, r0
    9a88:	e0a16001 	adc	r6, r1, r1
    9a8c:	e1b030a3 	movs	r3, r3, lsr #1
    9a90:	e1a02062 	mov	r2, r2, rrx
    9a94:	e35c003d 	cmp	ip, #61	; 0x3d
    9a98:	e1a00005 	mov	r0, r5
    9a9c:	e1a01006 	mov	r1, r6
    9aa0:	0a000006 	beq	9ac0 <__divdf3+0x18c>
    9aa4:	e1590001 	cmp	r9, r1
    9aa8:	e28cc001 	add	ip, ip, #1	; 0x1
    9aac:	8afffff4 	bhi	9a84 <__divdf3+0x150>
    9ab0:	1affffef 	bne	9a74 <__divdf3+0x140>
    9ab4:	e1580000 	cmp	r8, r0
    9ab8:	8afffff1 	bhi	9a84 <__divdf3+0x150>
    9abc:	eaffffec 	b	9a74 <__divdf3+0x140>
    9ac0:	e20a20ff 	and	r2, sl, #255	; 0xff
    9ac4:	e3a03000 	mov	r3, #0	; 0x0
    9ac8:	e3520080 	cmp	r2, #128	; 0x80
    9acc:	0a000009 	beq	9af8 <__divdf3+0x1c4>
    9ad0:	e58da020 	str	sl, [sp, #32]
    9ad4:	e58db024 	str	fp, [sp, #36]
    9ad8:	eaffffa7 	b	997c <__divdf3+0x48>
    9adc:	e1580000 	cmp	r8, r0
    9ae0:	9affffdd 	bls	9a5c <__divdf3+0x128>
    9ae4:	e0900000 	adds	r0, r0, r0
    9ae8:	e2423001 	sub	r3, r2, #1	; 0x1
    9aec:	e0a11001 	adc	r1, r1, r1
    9af0:	e58d301c 	str	r3, [sp, #28]
    9af4:	eaffffd8 	b	9a5c <__divdf3+0x128>
    9af8:	e3530000 	cmp	r3, #0	; 0x0
    9afc:	1afffff3 	bne	9ad0 <__divdf3+0x19c>
    9b00:	e3a01c01 	mov	r1, #256	; 0x100
    9b04:	e3a02000 	mov	r2, #0	; 0x0
    9b08:	e00a3001 	and	r3, sl, r1
    9b0c:	e00b4002 	and	r4, fp, r2
    9b10:	e1933004 	orrs	r3, r3, r4
    9b14:	1affffed 	bne	9ad0 <__divdf3+0x19c>
    9b18:	e1955006 	orrs	r5, r5, r6
    9b1c:	0affffeb 	beq	9ad0 <__divdf3+0x19c>
    9b20:	e3a03080 	mov	r3, #128	; 0x80
    9b24:	e093300a 	adds	r3, r3, sl
    9b28:	e3a04000 	mov	r4, #0	; 0x0
    9b2c:	e0a4400b 	adc	r4, r4, fp
    9b30:	e3e010ff 	mvn	r1, #255	; 0xff
    9b34:	e3e02000 	mvn	r2, #0	; 0x0
    9b38:	e003a001 	and	sl, r3, r1
    9b3c:	e004b002 	and	fp, r4, r2
    9b40:	eaffffe2 	b	9ad0 <__divdf3+0x19c>

00009b44 <isnan>:
    9b44:	e5900000 	ldr	r0, [r0]
    9b48:	e3500001 	cmp	r0, #1	; 0x1
    9b4c:	83a00000 	movhi	r0, #0	; 0x0
    9b50:	93a00001 	movls	r0, #1	; 0x1
    9b54:	e12fff1e 	bx	lr

00009b58 <__eqdf2>:
    9b58:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9b5c:	e24dd038 	sub	sp, sp, #56	; 0x38
    9b60:	e28d5014 	add	r5, sp, #20	; 0x14
    9b64:	e58d0030 	str	r0, [sp, #48]
    9b68:	e58d1034 	str	r1, [sp, #52]
    9b6c:	e28d0030 	add	r0, sp, #48	; 0x30
    9b70:	e1a01005 	mov	r1, r5
    9b74:	e58d2028 	str	r2, [sp, #40]
    9b78:	e58d302c 	str	r3, [sp, #44]
    9b7c:	eb0001d3 	bl	a2d0 <__unpack_d>
    9b80:	e1a0100d 	mov	r1, sp
    9b84:	e28d0028 	add	r0, sp, #40	; 0x28
    9b88:	eb0001d0 	bl	a2d0 <__unpack_d>
    9b8c:	e1a00005 	mov	r0, r5
    9b90:	ebffffeb 	bl	9b44 <isnan>
    9b94:	e3500000 	cmp	r0, #0	; 0x0
    9b98:	e1a0400d 	mov	r4, sp
    9b9c:	e1a0000d 	mov	r0, sp
    9ba0:	0a000002 	beq	9bb0 <__eqdf2+0x58>
    9ba4:	e3a00001 	mov	r0, #1	; 0x1
    9ba8:	e28dd038 	add	sp, sp, #56	; 0x38
    9bac:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9bb0:	ebffffe3 	bl	9b44 <isnan>
    9bb4:	e3500000 	cmp	r0, #0	; 0x0
    9bb8:	e1a0100d 	mov	r1, sp
    9bbc:	e1a00005 	mov	r0, r5
    9bc0:	1afffff7 	bne	9ba4 <__eqdf2+0x4c>
    9bc4:	eb000219 	bl	a430 <__fpcmp_parts_d>
    9bc8:	eafffff6 	b	9ba8 <__eqdf2+0x50>

00009bcc <isnan>:
    9bcc:	e5900000 	ldr	r0, [r0]
    9bd0:	e3500001 	cmp	r0, #1	; 0x1
    9bd4:	83a00000 	movhi	r0, #0	; 0x0
    9bd8:	93a00001 	movls	r0, #1	; 0x1
    9bdc:	e12fff1e 	bx	lr

00009be0 <__nedf2>:
    9be0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9be4:	e24dd038 	sub	sp, sp, #56	; 0x38
    9be8:	e28d5014 	add	r5, sp, #20	; 0x14
    9bec:	e58d0030 	str	r0, [sp, #48]
    9bf0:	e58d1034 	str	r1, [sp, #52]
    9bf4:	e28d0030 	add	r0, sp, #48	; 0x30
    9bf8:	e1a01005 	mov	r1, r5
    9bfc:	e58d2028 	str	r2, [sp, #40]
    9c00:	e58d302c 	str	r3, [sp, #44]
    9c04:	eb0001b1 	bl	a2d0 <__unpack_d>
    9c08:	e1a0100d 	mov	r1, sp
    9c0c:	e28d0028 	add	r0, sp, #40	; 0x28
    9c10:	eb0001ae 	bl	a2d0 <__unpack_d>
    9c14:	e1a00005 	mov	r0, r5
    9c18:	ebffffeb 	bl	9bcc <isnan>
    9c1c:	e3500000 	cmp	r0, #0	; 0x0
    9c20:	e1a0400d 	mov	r4, sp
    9c24:	e1a0000d 	mov	r0, sp
    9c28:	0a000002 	beq	9c38 <__nedf2+0x58>
    9c2c:	e3a00001 	mov	r0, #1	; 0x1
    9c30:	e28dd038 	add	sp, sp, #56	; 0x38
    9c34:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9c38:	ebffffe3 	bl	9bcc <isnan>
    9c3c:	e3500000 	cmp	r0, #0	; 0x0
    9c40:	e1a0100d 	mov	r1, sp
    9c44:	e1a00005 	mov	r0, r5
    9c48:	1afffff7 	bne	9c2c <__nedf2+0x4c>
    9c4c:	eb0001f7 	bl	a430 <__fpcmp_parts_d>
    9c50:	eafffff6 	b	9c30 <__nedf2+0x50>

00009c54 <isnan>:
    9c54:	e5900000 	ldr	r0, [r0]
    9c58:	e3500001 	cmp	r0, #1	; 0x1
    9c5c:	83a00000 	movhi	r0, #0	; 0x0
    9c60:	93a00001 	movls	r0, #1	; 0x1
    9c64:	e12fff1e 	bx	lr

00009c68 <__gtdf2>:
    9c68:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9c6c:	e24dd038 	sub	sp, sp, #56	; 0x38
    9c70:	e28d5014 	add	r5, sp, #20	; 0x14
    9c74:	e58d0030 	str	r0, [sp, #48]
    9c78:	e58d1034 	str	r1, [sp, #52]
    9c7c:	e28d0030 	add	r0, sp, #48	; 0x30
    9c80:	e1a01005 	mov	r1, r5
    9c84:	e58d2028 	str	r2, [sp, #40]
    9c88:	e58d302c 	str	r3, [sp, #44]
    9c8c:	eb00018f 	bl	a2d0 <__unpack_d>
    9c90:	e1a0100d 	mov	r1, sp
    9c94:	e28d0028 	add	r0, sp, #40	; 0x28
    9c98:	eb00018c 	bl	a2d0 <__unpack_d>
    9c9c:	e1a00005 	mov	r0, r5
    9ca0:	ebffffeb 	bl	9c54 <isnan>
    9ca4:	e3500000 	cmp	r0, #0	; 0x0
    9ca8:	e1a0400d 	mov	r4, sp
    9cac:	e1a0000d 	mov	r0, sp
    9cb0:	0a000002 	beq	9cc0 <__gtdf2+0x58>
    9cb4:	e3e00000 	mvn	r0, #0	; 0x0
    9cb8:	e28dd038 	add	sp, sp, #56	; 0x38
    9cbc:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9cc0:	ebffffe3 	bl	9c54 <isnan>
    9cc4:	e3500000 	cmp	r0, #0	; 0x0
    9cc8:	e1a0100d 	mov	r1, sp
    9ccc:	e1a00005 	mov	r0, r5
    9cd0:	1afffff7 	bne	9cb4 <__gtdf2+0x4c>
    9cd4:	eb0001d5 	bl	a430 <__fpcmp_parts_d>
    9cd8:	eafffff6 	b	9cb8 <__gtdf2+0x50>

00009cdc <isnan>:
    9cdc:	e5900000 	ldr	r0, [r0]
    9ce0:	e3500001 	cmp	r0, #1	; 0x1
    9ce4:	83a00000 	movhi	r0, #0	; 0x0
    9ce8:	93a00001 	movls	r0, #1	; 0x1
    9cec:	e12fff1e 	bx	lr

00009cf0 <__gedf2>:
    9cf0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9cf4:	e24dd038 	sub	sp, sp, #56	; 0x38
    9cf8:	e28d5014 	add	r5, sp, #20	; 0x14
    9cfc:	e58d0030 	str	r0, [sp, #48]
    9d00:	e58d1034 	str	r1, [sp, #52]
    9d04:	e28d0030 	add	r0, sp, #48	; 0x30
    9d08:	e1a01005 	mov	r1, r5
    9d0c:	e58d2028 	str	r2, [sp, #40]
    9d10:	e58d302c 	str	r3, [sp, #44]
    9d14:	eb00016d 	bl	a2d0 <__unpack_d>
    9d18:	e1a0100d 	mov	r1, sp
    9d1c:	e28d0028 	add	r0, sp, #40	; 0x28
    9d20:	eb00016a 	bl	a2d0 <__unpack_d>
    9d24:	e1a00005 	mov	r0, r5
    9d28:	ebffffeb 	bl	9cdc <isnan>
    9d2c:	e3500000 	cmp	r0, #0	; 0x0
    9d30:	e1a0400d 	mov	r4, sp
    9d34:	e1a0000d 	mov	r0, sp
    9d38:	0a000002 	beq	9d48 <__gedf2+0x58>
    9d3c:	e3e00000 	mvn	r0, #0	; 0x0
    9d40:	e28dd038 	add	sp, sp, #56	; 0x38
    9d44:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9d48:	ebffffe3 	bl	9cdc <isnan>
    9d4c:	e3500000 	cmp	r0, #0	; 0x0
    9d50:	e1a0100d 	mov	r1, sp
    9d54:	e1a00005 	mov	r0, r5
    9d58:	1afffff7 	bne	9d3c <__gedf2+0x4c>
    9d5c:	eb0001b3 	bl	a430 <__fpcmp_parts_d>
    9d60:	eafffff6 	b	9d40 <__gedf2+0x50>

00009d64 <isnan>:
    9d64:	e5900000 	ldr	r0, [r0]
    9d68:	e3500001 	cmp	r0, #1	; 0x1
    9d6c:	83a00000 	movhi	r0, #0	; 0x0
    9d70:	93a00001 	movls	r0, #1	; 0x1
    9d74:	e12fff1e 	bx	lr

00009d78 <__ltdf2>:
    9d78:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9d7c:	e24dd038 	sub	sp, sp, #56	; 0x38
    9d80:	e28d5014 	add	r5, sp, #20	; 0x14
    9d84:	e58d0030 	str	r0, [sp, #48]
    9d88:	e58d1034 	str	r1, [sp, #52]
    9d8c:	e28d0030 	add	r0, sp, #48	; 0x30
    9d90:	e1a01005 	mov	r1, r5
    9d94:	e58d2028 	str	r2, [sp, #40]
    9d98:	e58d302c 	str	r3, [sp, #44]
    9d9c:	eb00014b 	bl	a2d0 <__unpack_d>
    9da0:	e1a0100d 	mov	r1, sp
    9da4:	e28d0028 	add	r0, sp, #40	; 0x28
    9da8:	eb000148 	bl	a2d0 <__unpack_d>
    9dac:	e1a00005 	mov	r0, r5
    9db0:	ebffffeb 	bl	9d64 <isnan>
    9db4:	e3500000 	cmp	r0, #0	; 0x0
    9db8:	e1a0400d 	mov	r4, sp
    9dbc:	e1a0000d 	mov	r0, sp
    9dc0:	0a000002 	beq	9dd0 <__ltdf2+0x58>
    9dc4:	e3a00001 	mov	r0, #1	; 0x1
    9dc8:	e28dd038 	add	sp, sp, #56	; 0x38
    9dcc:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9dd0:	ebffffe3 	bl	9d64 <isnan>
    9dd4:	e3500000 	cmp	r0, #0	; 0x0
    9dd8:	e1a0100d 	mov	r1, sp
    9ddc:	e1a00005 	mov	r0, r5
    9de0:	1afffff7 	bne	9dc4 <__ltdf2+0x4c>
    9de4:	eb000191 	bl	a430 <__fpcmp_parts_d>
    9de8:	eafffff6 	b	9dc8 <__ltdf2+0x50>

00009dec <__floatsidf>:
    9dec:	e92d4010 	stmdb	sp!, {r4, lr}
    9df0:	e3a03003 	mov	r3, #3	; 0x3
    9df4:	e24dd014 	sub	sp, sp, #20	; 0x14
    9df8:	e3500000 	cmp	r0, #0	; 0x0
    9dfc:	e58d3000 	str	r3, [sp]
    9e00:	e1a02fa0 	mov	r2, r0, lsr #31
    9e04:	02433001 	subeq	r3, r3, #1	; 0x1
    9e08:	e58d2004 	str	r2, [sp, #4]
    9e0c:	058d3000 	streq	r3, [sp]
    9e10:	0a00001b 	beq	9e84 <__floatsidf+0x98>
    9e14:	e3520000 	cmp	r2, #0	; 0x0
    9e18:	e3a0203c 	mov	r2, #60	; 0x3c
    9e1c:	e58d2008 	str	r2, [sp, #8]
    9e20:	0a00001b 	beq	9e94 <__floatsidf+0xa8>
    9e24:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
    9e28:	03a004c1 	moveq	r0, #-1056964608	; 0xc1000000
    9e2c:	0280060e 	addeq	r0, r0, #14680064	; 0xe00000
    9e30:	03a01000 	moveq	r1, #0	; 0x0
    9e34:	0a000014 	beq	9e8c <__floatsidf+0xa0>
    9e38:	e2603000 	rsb	r3, r0, #0	; 0x0
    9e3c:	e1a04fc3 	mov	r4, r3, asr #31
    9e40:	e58d300c 	str	r3, [sp, #12]
    9e44:	e58d4010 	str	r4, [sp, #16]
    9e48:	e28d000c 	add	r0, sp, #12	; 0xc
    9e4c:	e8900003 	ldmia	r0, {r0, r1}
    9e50:	e371021f 	cmn	r1, #-268435455	; 0xf0000001
    9e54:	8a00000a 	bhi	9e84 <__floatsidf+0x98>
    9e58:	e59d2008 	ldr	r2, [sp, #8]
    9e5c:	e0903000 	adds	r3, r0, r0
    9e60:	e0a14001 	adc	r4, r1, r1
    9e64:	e2422001 	sub	r2, r2, #1	; 0x1
    9e68:	e374021f 	cmn	r4, #-268435455	; 0xf0000001
    9e6c:	e1a00003 	mov	r0, r3
    9e70:	e1a01004 	mov	r1, r4
    9e74:	e58d300c 	str	r3, [sp, #12]
    9e78:	e58d4010 	str	r4, [sp, #16]
    9e7c:	e58d2008 	str	r2, [sp, #8]
    9e80:	9afffff5 	bls	9e5c <__floatsidf+0x70>
    9e84:	e1a0000d 	mov	r0, sp
    9e88:	eb000053 	bl	9fdc <__pack_d>
    9e8c:	e28dd014 	add	sp, sp, #20	; 0x14
    9e90:	e8bd8010 	ldmia	sp!, {r4, pc}
    9e94:	e1a03000 	mov	r3, r0
    9e98:	e1a04fc3 	mov	r4, r3, asr #31
    9e9c:	e58d300c 	str	r3, [sp, #12]
    9ea0:	e58d4010 	str	r4, [sp, #16]
    9ea4:	eaffffe7 	b	9e48 <__floatsidf+0x5c>

00009ea8 <isnan>:
    9ea8:	e5900000 	ldr	r0, [r0]
    9eac:	e3500001 	cmp	r0, #1	; 0x1
    9eb0:	83a00000 	movhi	r0, #0	; 0x0
    9eb4:	93a00001 	movls	r0, #1	; 0x1
    9eb8:	e12fff1e 	bx	lr

00009ebc <isinf>:
    9ebc:	e5900000 	ldr	r0, [r0]
    9ec0:	e3500004 	cmp	r0, #4	; 0x4
    9ec4:	13a00000 	movne	r0, #0	; 0x0
    9ec8:	03a00001 	moveq	r0, #1	; 0x1
    9ecc:	e12fff1e 	bx	lr

00009ed0 <iszero>:
    9ed0:	e5900000 	ldr	r0, [r0]
    9ed4:	e3500002 	cmp	r0, #2	; 0x2
    9ed8:	13a00000 	movne	r0, #0	; 0x0
    9edc:	03a00001 	moveq	r0, #1	; 0x1
    9ee0:	e12fff1e 	bx	lr

00009ee4 <__fixdfsi>:
    9ee4:	e92d4010 	stmdb	sp!, {r4, lr}
    9ee8:	e24dd01c 	sub	sp, sp, #28	; 0x1c
    9eec:	e28d301c 	add	r3, sp, #28	; 0x1c
    9ef0:	e9230003 	stmdb	r3!, {r0, r1}
    9ef4:	e1a0100d 	mov	r1, sp
    9ef8:	e1a00003 	mov	r0, r3
    9efc:	eb0000f3 	bl	a2d0 <__unpack_d>
    9f00:	e1a0000d 	mov	r0, sp
    9f04:	ebfffff1 	bl	9ed0 <iszero>
    9f08:	e3500000 	cmp	r0, #0	; 0x0
    9f0c:	e1a0400d 	mov	r4, sp
    9f10:	0a000002 	beq	9f20 <__fixdfsi+0x3c>
    9f14:	e3a00000 	mov	r0, #0	; 0x0
    9f18:	e28dd01c 	add	sp, sp, #28	; 0x1c
    9f1c:	e8bd8010 	ldmia	sp!, {r4, pc}
    9f20:	e1a0000d 	mov	r0, sp
    9f24:	ebffffdf 	bl	9ea8 <isnan>
    9f28:	e3500000 	cmp	r0, #0	; 0x0
    9f2c:	1afffff8 	bne	9f14 <__fixdfsi+0x30>
    9f30:	e1a0000d 	mov	r0, sp
    9f34:	ebffffe0 	bl	9ebc <isinf>
    9f38:	e3500000 	cmp	r0, #0	; 0x0
    9f3c:	0a000004 	beq	9f54 <__fixdfsi+0x70>
    9f40:	e59d3004 	ldr	r3, [sp, #4]
    9f44:	e3530000 	cmp	r3, #0	; 0x0
    9f48:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    9f4c:	13a00102 	movne	r0, #-2147483648	; 0x80000000
    9f50:	eafffff0 	b	9f18 <__fixdfsi+0x34>
    9f54:	e59d3008 	ldr	r3, [sp, #8]
    9f58:	e3530000 	cmp	r3, #0	; 0x0
    9f5c:	baffffec 	blt	9f14 <__fixdfsi+0x30>
    9f60:	e353001e 	cmp	r3, #30	; 0x1e
    9f64:	cafffff5 	bgt	9f40 <__fixdfsi+0x5c>
    9f68:	e59d200c 	ldr	r2, [sp, #12]
    9f6c:	e263103c 	rsb	r1, r3, #60	; 0x3c
    9f70:	e1a03132 	mov	r3, r2, lsr r1
    9f74:	e59d0010 	ldr	r0, [sp, #16]
    9f78:	e261c020 	rsb	ip, r1, #32	; 0x20
    9f7c:	e1833c10 	orr	r3, r3, r0, lsl ip
    9f80:	e251e020 	subs	lr, r1, #32	; 0x20
    9f84:	51a03e30 	movpl	r3, r0, lsr lr
    9f88:	e1a04130 	mov	r4, r0, lsr r1
    9f8c:	e59d2004 	ldr	r2, [sp, #4]
    9f90:	e3520000 	cmp	r2, #0	; 0x0
    9f94:	e1a00003 	mov	r0, r3
    9f98:	12630000 	rsbne	r0, r3, #0	; 0x0
    9f9c:	eaffffdd 	b	9f18 <__fixdfsi+0x34>

00009fa0 <isnan>:
    9fa0:	e5900000 	ldr	r0, [r0]
    9fa4:	e3500001 	cmp	r0, #1	; 0x1
    9fa8:	83a00000 	movhi	r0, #0	; 0x0
    9fac:	93a00001 	movls	r0, #1	; 0x1
    9fb0:	e12fff1e 	bx	lr

00009fb4 <isinf>:
    9fb4:	e5900000 	ldr	r0, [r0]
    9fb8:	e3500004 	cmp	r0, #4	; 0x4
    9fbc:	13a00000 	movne	r0, #0	; 0x0
    9fc0:	03a00001 	moveq	r0, #1	; 0x1
    9fc4:	e12fff1e 	bx	lr

00009fc8 <iszero>:
    9fc8:	e5900000 	ldr	r0, [r0]
    9fcc:	e3500002 	cmp	r0, #2	; 0x2
    9fd0:	13a00000 	movne	r0, #0	; 0x0
    9fd4:	03a00001 	moveq	r0, #1	; 0x1
    9fd8:	e12fff1e 	bx	lr

00009fdc <__pack_d>:
    9fdc:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9fe0:	e24dd008 	sub	sp, sp, #8	; 0x8
    9fe4:	e1a05000 	mov	r5, r0
    9fe8:	ebffffec 	bl	9fa0 <isnan>
    9fec:	e3500000 	cmp	r0, #0	; 0x0
    9ff0:	e3a08000 	mov	r8, #0	; 0x0
    9ff4:	e285a00c 	add	sl, r5, #12	; 0xc
    9ff8:	e89a0c00 	ldmia	sl, {sl, fp}
    9ffc:	e5959004 	ldr	r9, [r5, #4]
    a000:	0a000019 	beq	a06c <__pack_d+0x90>
    a004:	e3a04702 	mov	r4, #524288	; 0x80000
    a008:	e3a03000 	mov	r3, #0	; 0x0
    a00c:	e18b1004 	orr	r1, fp, r4
    a010:	e3a04601 	mov	r4, #1048576	; 0x100000
    a014:	e18a0003 	orr	r0, sl, r3
    a018:	e3a0ce7f 	mov	ip, #2032	; 0x7f0
    a01c:	e3e03000 	mvn	r3, #0	; 0x0
    a020:	e2444001 	sub	r4, r4, #1	; 0x1
    a024:	e0000003 	and	r0, r0, r3
    a028:	e0011004 	and	r1, r1, r4
    a02c:	e28cc00f 	add	ip, ip, #15	; 0xf
    a030:	e1a03a28 	mov	r3, r8, lsr #20
    a034:	e1833601 	orr	r3, r3, r1, lsl #12
    a038:	e1a08663 	mov	r8, r3, ror #12
    a03c:	e3c8247f 	bic	r2, r8, #2130706432	; 0x7f000000
    a040:	e3c2260f 	bic	r2, r2, #15728640	; 0xf00000
    a044:	e1828a0c 	orr	r8, r2, ip, lsl #20
    a048:	e3c83102 	bic	r3, r8, #-2147483648	; 0x80000000
    a04c:	e1833f89 	orr	r3, r3, r9, lsl #31
    a050:	e1a02000 	mov	r2, r0
    a054:	e1a08000 	mov	r8, r0
    a058:	e1a07003 	mov	r7, r3
    a05c:	e1a00003 	mov	r0, r3
    a060:	e1a01002 	mov	r1, r2
    a064:	e28dd008 	add	sp, sp, #8	; 0x8
    a068:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a06c:	e1a00005 	mov	r0, r5
    a070:	ebffffcf 	bl	9fb4 <isinf>
    a074:	e3500000 	cmp	r0, #0	; 0x0
    a078:	0a000004 	beq	a090 <__pack_d+0xb4>
    a07c:	e3a0ce7f 	mov	ip, #2032	; 0x7f0
    a080:	e28cc00f 	add	ip, ip, #15	; 0xf
    a084:	e3a00000 	mov	r0, #0	; 0x0
    a088:	e3a01000 	mov	r1, #0	; 0x0
    a08c:	eaffffe7 	b	a030 <__pack_d+0x54>
    a090:	e1a00005 	mov	r0, r5
    a094:	ebffffcb 	bl	9fc8 <iszero>
    a098:	e250c000 	subs	ip, r0, #0	; 0x0
    a09c:	1a000023 	bne	a130 <__pack_d+0x154>
    a0a0:	e19a100b 	orrs	r1, sl, fp
    a0a4:	0a000021 	beq	a130 <__pack_d+0x154>
    a0a8:	e5950008 	ldr	r0, [r5, #8]
    a0ac:	e3e03fff 	mvn	r3, #1020	; 0x3fc
    a0b0:	e2433001 	sub	r3, r3, #1	; 0x1
    a0b4:	e1500003 	cmp	r0, r3
    a0b8:	ba000020 	blt	a140 <__pack_d+0x164>
    a0bc:	e3500b01 	cmp	r0, #1024	; 0x400
    a0c0:	aaffffed 	bge	a07c <__pack_d+0xa0>
    a0c4:	e20a20ff 	and	r2, sl, #255	; 0xff
    a0c8:	e3a03000 	mov	r3, #0	; 0x0
    a0cc:	e2800fff 	add	r0, r0, #1020	; 0x3fc
    a0d0:	e3520080 	cmp	r2, #128	; 0x80
    a0d4:	e2800003 	add	r0, r0, #3	; 0x3
    a0d8:	0a000054 	beq	a230 <__pack_d+0x254>
    a0dc:	e3a0307f 	mov	r3, #127	; 0x7f
    a0e0:	e3a04000 	mov	r4, #0	; 0x0
    a0e4:	e09aa003 	adds	sl, sl, r3
    a0e8:	e0abb004 	adc	fp, fp, r4
    a0ec:	e37b021e 	cmn	fp, #-536870911	; 0xe0000001
    a0f0:	9a000002 	bls	a100 <__pack_d+0x124>
    a0f4:	e1b0b0ab 	movs	fp, fp, lsr #1
    a0f8:	e1a0a06a 	mov	sl, sl, rrx
    a0fc:	e2800001 	add	r0, r0, #1	; 0x1
    a100:	e3c02b3e 	bic	r2, r0, #63488	; 0xf800
    a104:	e3a04601 	mov	r4, #1048576	; 0x100000
    a108:	e1a0042a 	mov	r0, sl, lsr #8
    a10c:	e1a02802 	mov	r2, r2, lsl #16
    a110:	e1800c0b 	orr	r0, r0, fp, lsl #24
    a114:	e1a0142b 	mov	r1, fp, lsr #8
    a118:	e3e03000 	mvn	r3, #0	; 0x0
    a11c:	e2444001 	sub	r4, r4, #1	; 0x1
    a120:	e0000003 	and	r0, r0, r3
    a124:	e0011004 	and	r1, r1, r4
    a128:	e1a0c822 	mov	ip, r2, lsr #16
    a12c:	eaffffbf 	b	a030 <__pack_d+0x54>
    a130:	e3a00000 	mov	r0, #0	; 0x0
    a134:	e3a01000 	mov	r1, #0	; 0x0
    a138:	e3a0c000 	mov	ip, #0	; 0x0
    a13c:	eaffffbb 	b	a030 <__pack_d+0x54>
    a140:	e26003bf 	rsb	r0, r0, #-67108862	; 0xfc000002
    a144:	e28007ff 	add	r0, r0, #66846720	; 0x3fc0000
    a148:	e2800bff 	add	r0, r0, #261120	; 0x3fc00
    a14c:	e3500038 	cmp	r0, #56	; 0x38
    a150:	c1a0000c 	movgt	r0, ip
    a154:	c3a0a000 	movgt	sl, #0	; 0x0
    a158:	c3a0b000 	movgt	fp, #0	; 0x0
    a15c:	ca00002a 	bgt	a20c <__pack_d+0x230>
    a160:	e1a0503a 	mov	r5, sl, lsr r0
    a164:	e2601020 	rsb	r1, r0, #32	; 0x20
    a168:	e3a0e001 	mov	lr, #1	; 0x1
    a16c:	e185511b 	orr	r5, r5, fp, lsl r1
    a170:	e18c413e 	orr	r4, ip, lr, lsr r1
    a174:	e2402020 	sub	r2, r0, #32	; 0x20
    a178:	e3520000 	cmp	r2, #0	; 0x0
    a17c:	e1a0301e 	mov	r3, lr, lsl r0
    a180:	a1a0421e 	movge	r4, lr, lsl r2
    a184:	e1a01005 	mov	r1, r5
    a188:	a1a0123b 	movge	r1, fp, lsr r2
    a18c:	e1a0003b 	mov	r0, fp, lsr r0
    a190:	e3e05000 	mvn	r5, #0	; 0x0
    a194:	e0933005 	adds	r3, r3, r5
    a198:	e3e06000 	mvn	r6, #0	; 0x0
    a19c:	e0a44006 	adc	r4, r4, r6
    a1a0:	e00b2004 	and	r2, fp, r4
    a1a4:	e58d1000 	str	r1, [sp]
    a1a8:	e58d0004 	str	r0, [sp, #4]
    a1ac:	e00a1003 	and	r1, sl, r3
    a1b0:	e1911002 	orrs	r1, r1, r2
    a1b4:	e89d0060 	ldmia	sp, {r5, r6}
    a1b8:	e3a02000 	mov	r2, #0	; 0x0
    a1bc:	13a02001 	movne	r2, #1	; 0x1
    a1c0:	e1855002 	orr	r5, r5, r2
    a1c4:	e205a0ff 	and	sl, r5, #255	; 0xff
    a1c8:	e3a0b000 	mov	fp, #0	; 0x0
    a1cc:	e3a03000 	mov	r3, #0	; 0x0
    a1d0:	13a03000 	movne	r3, #0	; 0x0
    a1d4:	e35a0080 	cmp	sl, #128	; 0x80
    a1d8:	e1866003 	orr	r6, r6, r3
    a1dc:	0a000020 	beq	a264 <__pack_d+0x288>
    a1e0:	e3a0307f 	mov	r3, #127	; 0x7f
    a1e4:	e0933005 	adds	r3, r3, r5
    a1e8:	e3a04000 	mov	r4, #0	; 0x0
    a1ec:	e0a44006 	adc	r4, r4, r6
    a1f0:	e3540201 	cmp	r4, #268435456	; 0x10000000
    a1f4:	31a0200c 	movcc	r2, ip
    a1f8:	21a0200e 	movcs	r2, lr
    a1fc:	e1a0a423 	mov	sl, r3, lsr #8
    a200:	e1a00002 	mov	r0, r2
    a204:	e18aac04 	orr	sl, sl, r4, lsl #24
    a208:	e1a0b424 	mov	fp, r4, lsr #8
    a20c:	e3c02b3e 	bic	r2, r0, #63488	; 0xf800
    a210:	e3a04601 	mov	r4, #1048576	; 0x100000
    a214:	e1a02802 	mov	r2, r2, lsl #16
    a218:	e3e03000 	mvn	r3, #0	; 0x0
    a21c:	e2444001 	sub	r4, r4, #1	; 0x1
    a220:	e00a0003 	and	r0, sl, r3
    a224:	e00b1004 	and	r1, fp, r4
    a228:	e1a0c822 	mov	ip, r2, lsr #16
    a22c:	eaffff7f 	b	a030 <__pack_d+0x54>
    a230:	e3530000 	cmp	r3, #0	; 0x0
    a234:	1affffa8 	bne	a0dc <__pack_d+0x100>
    a238:	e3a01c01 	mov	r1, #256	; 0x100
    a23c:	e3a02000 	mov	r2, #0	; 0x0
    a240:	e00a3001 	and	r3, sl, r1
    a244:	e00b4002 	and	r4, fp, r2
    a248:	e1933004 	orrs	r3, r3, r4
    a24c:	0affffa6 	beq	a0ec <__pack_d+0x110>
    a250:	e3a03080 	mov	r3, #128	; 0x80
    a254:	e3a04000 	mov	r4, #0	; 0x0
    a258:	e09aa003 	adds	sl, sl, r3
    a25c:	e0abb004 	adc	fp, fp, r4
    a260:	eaffffa1 	b	a0ec <__pack_d+0x110>
    a264:	e35b0000 	cmp	fp, #0	; 0x0
    a268:	1affffdc 	bne	a1e0 <__pack_d+0x204>
    a26c:	e3a01c01 	mov	r1, #256	; 0x100
    a270:	e3a02000 	mov	r2, #0	; 0x0
    a274:	e0053001 	and	r3, r5, r1
    a278:	e0064002 	and	r4, r6, r2
    a27c:	e1933004 	orrs	r3, r3, r4
    a280:	1a000006 	bne	a2a0 <__pack_d+0x2c4>
    a284:	e3560201 	cmp	r6, #268435456	; 0x10000000
    a288:	21a0300e 	movcs	r3, lr
    a28c:	e1a0a425 	mov	sl, r5, lsr #8
    a290:	e1a00003 	mov	r0, r3
    a294:	e18aac06 	orr	sl, sl, r6, lsl #24
    a298:	e1a0b426 	mov	fp, r6, lsr #8
    a29c:	eaffffda 	b	a20c <__pack_d+0x230>
    a2a0:	e3a03080 	mov	r3, #128	; 0x80
    a2a4:	e0933005 	adds	r3, r3, r5
    a2a8:	e3a04000 	mov	r4, #0	; 0x0
    a2ac:	e0a44006 	adc	r4, r4, r6
    a2b0:	e3540201 	cmp	r4, #268435456	; 0x10000000
    a2b4:	21a0200e 	movcs	r2, lr
    a2b8:	31a0200b 	movcc	r2, fp
    a2bc:	e1a0a423 	mov	sl, r3, lsr #8
    a2c0:	e1a00002 	mov	r0, r2
    a2c4:	e18aac04 	orr	sl, sl, r4, lsl #24
    a2c8:	e1a0b424 	mov	fp, r4, lsr #8
    a2cc:	eaffffce 	b	a20c <__pack_d+0x230>

0000a2d0 <__unpack_d>:
    a2d0:	e92d0070 	stmdb	sp!, {r4, r5, r6}
    a2d4:	e5904000 	ldr	r4, [r0]
    a2d8:	e1a02a24 	mov	r2, r4, lsr #20
    a2dc:	e5903004 	ldr	r3, [r0, #4]
    a2e0:	e3c22b3e 	bic	r2, r2, #63488	; 0xf800
    a2e4:	e1a0c001 	mov	ip, r1
    a2e8:	e3c464ff 	bic	r6, r4, #-16777216	; 0xff000000
    a2ec:	e1a01fa4 	mov	r1, r4, lsr #31
    a2f0:	e2520000 	subs	r0, r2, #0	; 0x0
    a2f4:	e1a05003 	mov	r5, r3
    a2f8:	e58c1004 	str	r1, [ip, #4]
    a2fc:	e3c6660f 	bic	r6, r6, #15728640	; 0xf00000
    a300:	1a000005 	bne	a31c <__unpack_d+0x4c>
    a304:	e1953006 	orrs	r3, r5, r6
    a308:	03a03002 	moveq	r3, #2	; 0x2
    a30c:	058c3000 	streq	r3, [ip]
    a310:	1a000014 	bne	a368 <__unpack_d+0x98>
    a314:	e8bd0070 	ldmia	sp!, {r4, r5, r6}
    a318:	e12fff1e 	bx	lr
    a31c:	e3a03e7f 	mov	r3, #2032	; 0x7f0
    a320:	e283300f 	add	r3, r3, #15	; 0xf
    a324:	e1500003 	cmp	r0, r3
    a328:	0a000022 	beq	a3b8 <__unpack_d+0xe8>
    a32c:	e1a04406 	mov	r4, r6, lsl #8
    a330:	e1844c25 	orr	r4, r4, r5, lsr #24
    a334:	e1a03405 	mov	r3, r5, lsl #8
    a338:	e3a01000 	mov	r1, #0	; 0x0
    a33c:	e3a02201 	mov	r2, #268435456	; 0x10000000
    a340:	e2400fff 	sub	r0, r0, #1020	; 0x3fc
    a344:	e1835001 	orr	r5, r3, r1
    a348:	e1846002 	orr	r6, r4, r2
    a34c:	e2400003 	sub	r0, r0, #3	; 0x3
    a350:	e3a03003 	mov	r3, #3	; 0x3
    a354:	e58c500c 	str	r5, [ip, #12]
    a358:	e58c6010 	str	r6, [ip, #16]
    a35c:	e58c0008 	str	r0, [ip, #8]
    a360:	e58c3000 	str	r3, [ip]
    a364:	eaffffea 	b	a314 <__unpack_d+0x44>
    a368:	e1a02406 	mov	r2, r6, lsl #8
    a36c:	e3e00fff 	mvn	r0, #1020	; 0x3fc
    a370:	e1822c25 	orr	r2, r2, r5, lsr #24
    a374:	e2400001 	sub	r0, r0, #1	; 0x1
    a378:	e3a03003 	mov	r3, #3	; 0x3
    a37c:	e372021f 	cmn	r2, #-268435455	; 0xf0000001
    a380:	e1a01405 	mov	r1, r5, lsl #8
    a384:	e58c3000 	str	r3, [ip]
    a388:	e58c0008 	str	r0, [ip, #8]
    a38c:	8a000006 	bhi	a3ac <__unpack_d+0xdc>
    a390:	e1a03000 	mov	r3, r0
    a394:	e0911001 	adds	r1, r1, r1
    a398:	e0a22002 	adc	r2, r2, r2
    a39c:	e372021f 	cmn	r2, #-268435455	; 0xf0000001
    a3a0:	e2433001 	sub	r3, r3, #1	; 0x1
    a3a4:	9afffffa 	bls	a394 <__unpack_d+0xc4>
    a3a8:	e58c3008 	str	r3, [ip, #8]
    a3ac:	e58c100c 	str	r1, [ip, #12]
    a3b0:	e58c2010 	str	r2, [ip, #16]
    a3b4:	eaffffd6 	b	a314 <__unpack_d+0x44>
    a3b8:	e1953006 	orrs	r3, r5, r6
    a3bc:	03a03004 	moveq	r3, #4	; 0x4
    a3c0:	058c3000 	streq	r3, [ip]
    a3c4:	0affffd2 	beq	a314 <__unpack_d+0x44>
    a3c8:	e3a01000 	mov	r1, #0	; 0x0
    a3cc:	e3a02702 	mov	r2, #524288	; 0x80000
    a3d0:	e0053001 	and	r3, r5, r1
    a3d4:	e0064002 	and	r4, r6, r2
    a3d8:	e1933004 	orrs	r3, r3, r4
    a3dc:	13a03001 	movne	r3, #1	; 0x1
    a3e0:	158c3000 	strne	r3, [ip]
    a3e4:	058c3000 	streq	r3, [ip]
    a3e8:	e58c500c 	str	r5, [ip, #12]
    a3ec:	e58c6010 	str	r6, [ip, #16]
    a3f0:	eaffffc7 	b	a314 <__unpack_d+0x44>

0000a3f4 <isnan>:
    a3f4:	e5900000 	ldr	r0, [r0]
    a3f8:	e3500001 	cmp	r0, #1	; 0x1
    a3fc:	83a00000 	movhi	r0, #0	; 0x0
    a400:	93a00001 	movls	r0, #1	; 0x1
    a404:	e12fff1e 	bx	lr

0000a408 <isinf>:
    a408:	e5900000 	ldr	r0, [r0]
    a40c:	e3500004 	cmp	r0, #4	; 0x4
    a410:	13a00000 	movne	r0, #0	; 0x0
    a414:	03a00001 	moveq	r0, #1	; 0x1
    a418:	e12fff1e 	bx	lr

0000a41c <iszero>:
    a41c:	e5900000 	ldr	r0, [r0]
    a420:	e3500002 	cmp	r0, #2	; 0x2
    a424:	13a00000 	movne	r0, #0	; 0x0
    a428:	03a00001 	moveq	r0, #1	; 0x1
    a42c:	e12fff1e 	bx	lr

0000a430 <__fpcmp_parts_d>:
    a430:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    a434:	e1a04001 	mov	r4, r1
    a438:	e1a05000 	mov	r5, r0
    a43c:	ebffffec 	bl	a3f4 <isnan>
    a440:	e3500000 	cmp	r0, #0	; 0x0
    a444:	0a000001 	beq	a450 <__fpcmp_parts_d+0x20>
    a448:	e3a00001 	mov	r0, #1	; 0x1
    a44c:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a450:	e1a00004 	mov	r0, r4
    a454:	ebffffe6 	bl	a3f4 <isnan>
    a458:	e3500000 	cmp	r0, #0	; 0x0
    a45c:	1afffff9 	bne	a448 <__fpcmp_parts_d+0x18>
    a460:	e1a00005 	mov	r0, r5
    a464:	ebffffe7 	bl	a408 <isinf>
    a468:	e3500000 	cmp	r0, #0	; 0x0
    a46c:	1a000013 	bne	a4c0 <__fpcmp_parts_d+0x90>
    a470:	e1a00004 	mov	r0, r4
    a474:	ebffffe3 	bl	a408 <isinf>
    a478:	e3500000 	cmp	r0, #0	; 0x0
    a47c:	1a000021 	bne	a508 <__fpcmp_parts_d+0xd8>
    a480:	e1a00005 	mov	r0, r5
    a484:	ebffffe4 	bl	a41c <iszero>
    a488:	e3500000 	cmp	r0, #0	; 0x0
    a48c:	1a000017 	bne	a4f0 <__fpcmp_parts_d+0xc0>
    a490:	e1a00004 	mov	r0, r4
    a494:	ebffffe0 	bl	a41c <iszero>
    a498:	e3500000 	cmp	r0, #0	; 0x0
    a49c:	1a00000f 	bne	a4e0 <__fpcmp_parts_d+0xb0>
    a4a0:	e595c004 	ldr	ip, [r5, #4]
    a4a4:	e5943004 	ldr	r3, [r4, #4]
    a4a8:	e15c0003 	cmp	ip, r3
    a4ac:	0a000019 	beq	a518 <__fpcmp_parts_d+0xe8>
    a4b0:	e35c0000 	cmp	ip, #0	; 0x0
    a4b4:	0affffe3 	beq	a448 <__fpcmp_parts_d+0x18>
    a4b8:	e3e00000 	mvn	r0, #0	; 0x0
    a4bc:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a4c0:	e1a00004 	mov	r0, r4
    a4c4:	ebffffcf 	bl	a408 <isinf>
    a4c8:	e3500000 	cmp	r0, #0	; 0x0
    a4cc:	0a000003 	beq	a4e0 <__fpcmp_parts_d+0xb0>
    a4d0:	e5942004 	ldr	r2, [r4, #4]
    a4d4:	e5953004 	ldr	r3, [r5, #4]
    a4d8:	e0630002 	rsb	r0, r3, r2
    a4dc:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a4e0:	e5953004 	ldr	r3, [r5, #4]
    a4e4:	e3530000 	cmp	r3, #0	; 0x0
    a4e8:	0affffd6 	beq	a448 <__fpcmp_parts_d+0x18>
    a4ec:	eafffff1 	b	a4b8 <__fpcmp_parts_d+0x88>
    a4f0:	e1a00004 	mov	r0, r4
    a4f4:	ebffffc8 	bl	a41c <iszero>
    a4f8:	e3500000 	cmp	r0, #0	; 0x0
    a4fc:	0a000001 	beq	a508 <__fpcmp_parts_d+0xd8>
    a500:	e3a00000 	mov	r0, #0	; 0x0
    a504:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a508:	e5943004 	ldr	r3, [r4, #4]
    a50c:	e3530000 	cmp	r3, #0	; 0x0
    a510:	1affffcc 	bne	a448 <__fpcmp_parts_d+0x18>
    a514:	eaffffe7 	b	a4b8 <__fpcmp_parts_d+0x88>
    a518:	e5952008 	ldr	r2, [r5, #8]
    a51c:	e5943008 	ldr	r3, [r4, #8]
    a520:	e1520003 	cmp	r2, r3
    a524:	caffffe1 	bgt	a4b0 <__fpcmp_parts_d+0x80>
    a528:	ba00000b 	blt	a55c <__fpcmp_parts_d+0x12c>
    a52c:	e285200c 	add	r2, r5, #12	; 0xc
    a530:	e892000c 	ldmia	r2, {r2, r3}
    a534:	e284000c 	add	r0, r4, #12	; 0xc
    a538:	e8900003 	ldmia	r0, {r0, r1}
    a53c:	e1530001 	cmp	r3, r1
    a540:	8affffda 	bhi	a4b0 <__fpcmp_parts_d+0x80>
    a544:	0a000007 	beq	a568 <__fpcmp_parts_d+0x138>
    a548:	e1510003 	cmp	r1, r3
    a54c:	8a000002 	bhi	a55c <__fpcmp_parts_d+0x12c>
    a550:	1affffea 	bne	a500 <__fpcmp_parts_d+0xd0>
    a554:	e1500002 	cmp	r0, r2
    a558:	9affffe8 	bls	a500 <__fpcmp_parts_d+0xd0>
    a55c:	e35c0000 	cmp	ip, #0	; 0x0
    a560:	1affffb8 	bne	a448 <__fpcmp_parts_d+0x18>
    a564:	eaffffd3 	b	a4b8 <__fpcmp_parts_d+0x88>
    a568:	e1520000 	cmp	r2, r0
    a56c:	9afffff5 	bls	a548 <__fpcmp_parts_d+0x118>
    a570:	eaffffce 	b	a4b0 <__fpcmp_parts_d+0x80>
Disassembly of section .data:

00200000 <LedSpeed>:
  200000:	0003a7f0                                ....

00200004 <maxPos>:
  200004:	00000384                                ....

00200008 <minPos>:
  200008:	0000012c                                ,...

0020000c <curPos>:
  20000c:	00000258                                X...

00200010 <maxForce>:
  200010:	000186a0                                ....

00200014 <minForce>:
  200014:	000101d0                                ....

00200018 <curForce>:
  200018:	000101d0                                ....

0020001c <minDiagForce>:
  20001c:	00015f90                                ._..

00200020 <lockDiagForce>:
  200020:	000186a0                                ....

00200024 <diagForce>:
  200024:	00013880                                .8..

00200028 <line>:
  200028:	0001c200 00080000                       ........

00200030 <a_pADC>:
  200030:	fffd8000                                ....

00200034 <a_pPMC>:
  200034:	fffffc00                                ....

00200038 <__ctype_ptr>:
  200038:	0000a5ea                                ....

0020003c <_impure_ptr>:
  20003c:	00200040                                @. .

00200040 <impure_data>:
  200040:	00000000 0020032c 00200388 002003e4     ....,. ... ... .
	...
  200074:	0000ac30 00000000 00000000 00000000     0...............
	...
  2000e4:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
  2000f4:	0005deec 0000000b 00000000 00000000     ................
	...

00200440 <__mb_cur_max>:
  200440:	00000001                                ....

00200444 <__lc_ctype>:
  200444:	00000043 00000000 00000000              C...........

00200450 <__malloc_av_>:
	...
  200458:	00200450 00200450 00200458 00200458     P. .P. .X. .X. .
  200468:	00200460 00200460 00200468 00200468     `. .`. .h. .h. .
  200478:	00200470 00200470 00200478 00200478     p. .p. .x. .x. .
  200488:	00200480 00200480 00200488 00200488     .. ... ... ... .
  200498:	00200490 00200490 00200498 00200498     .. ... ... ... .
  2004a8:	002004a0 002004a0 002004a8 002004a8     .. ... ... ... .
  2004b8:	002004b0 002004b0 002004b8 002004b8     .. ... ... ... .
  2004c8:	002004c0 002004c0 002004c8 002004c8     .. ... ... ... .
  2004d8:	002004d0 002004d0 002004d8 002004d8     .. ... ... ... .
  2004e8:	002004e0 002004e0 002004e8 002004e8     .. ... ... ... .
  2004f8:	002004f0 002004f0 002004f8 002004f8     .. ... ... ... .
  200508:	00200500 00200500 00200508 00200508     .. ... ... ... .
  200518:	00200510 00200510 00200518 00200518     .. ... ... ... .
  200528:	00200520 00200520 00200528 00200528      . . . .(. .(. .
  200538:	00200530 00200530 00200538 00200538     0. .0. .8. .8. .
  200548:	00200540 00200540 00200548 00200548     @. .@. .H. .H. .
  200558:	00200550 00200550 00200558 00200558     P. .P. .X. .X. .
  200568:	00200560 00200560 00200568 00200568     `. .`. .h. .h. .
  200578:	00200570 00200570 00200578 00200578     p. .p. .x. .x. .
  200588:	00200580 00200580 00200588 00200588     .. ... ... ... .
  200598:	00200590 00200590 00200598 00200598     .. ... ... ... .
  2005a8:	002005a0 002005a0 002005a8 002005a8     .. ... ... ... .
  2005b8:	002005b0 002005b0 002005b8 002005b8     .. ... ... ... .
  2005c8:	002005c0 002005c0 002005c8 002005c8     .. ... ... ... .
  2005d8:	002005d0 002005d0 002005d8 002005d8     .. ... ... ... .
  2005e8:	002005e0 002005e0 002005e8 002005e8     .. ... ... ... .
  2005f8:	002005f0 002005f0 002005f8 002005f8     .. ... ... ... .
  200608:	00200600 00200600 00200608 00200608     .. ... ... ... .
  200618:	00200610 00200610 00200618 00200618     .. ... ... ... .
  200628:	00200620 00200620 00200628 00200628      . . . .(. .(. .
  200638:	00200630 00200630 00200638 00200638     0. .0. .8. .8. .
  200648:	00200640 00200640 00200648 00200648     @. .@. .H. .H. .
  200658:	00200650 00200650 00200658 00200658     P. .P. .X. .X. .
  200668:	00200660 00200660 00200668 00200668     `. .`. .h. .h. .
  200678:	00200670 00200670 00200678 00200678     p. .p. .x. .x. .
  200688:	00200680 00200680 00200688 00200688     .. ... ... ... .
  200698:	00200690 00200690 00200698 00200698     .. ... ... ... .
  2006a8:	002006a0 002006a0 002006a8 002006a8     .. ... ... ... .
  2006b8:	002006b0 002006b0 002006b8 002006b8     .. ... ... ... .
  2006c8:	002006c0 002006c0 002006c8 002006c8     .. ... ... ... .
  2006d8:	002006d0 002006d0 002006d8 002006d8     .. ... ... ... .
  2006e8:	002006e0 002006e0 002006e8 002006e8     .. ... ... ... .
  2006f8:	002006f0 002006f0 002006f8 002006f8     .. ... ... ... .
  200708:	00200700 00200700 00200708 00200708     .. ... ... ... .
  200718:	00200710 00200710 00200718 00200718     .. ... ... ... .
  200728:	00200720 00200720 00200728 00200728      . . . .(. .(. .
  200738:	00200730 00200730 00200738 00200738     0. .0. .8. .8. .
  200748:	00200740 00200740 00200748 00200748     @. .@. .H. .H. .
  200758:	00200750 00200750 00200758 00200758     P. .P. .X. .X. .
  200768:	00200760 00200760 00200768 00200768     `. .`. .h. .h. .
  200778:	00200770 00200770 00200778 00200778     p. .p. .x. .x. .
  200788:	00200780 00200780 00200788 00200788     .. ... ... ... .
  200798:	00200790 00200790 00200798 00200798     .. ... ... ... .
  2007a8:	002007a0 002007a0 002007a8 002007a8     .. ... ... ... .
  2007b8:	002007b0 002007b0 002007b8 002007b8     .. ... ... ... .
  2007c8:	002007c0 002007c0 002007c8 002007c8     .. ... ... ... .
  2007d8:	002007d0 002007d0 002007d8 002007d8     .. ... ... ... .
  2007e8:	002007e0 002007e0 002007e8 002007e8     .. ... ... ... .
  2007f8:	002007f0 002007f0 002007f8 002007f8     .. ... ... ... .
  200808:	00200800 00200800 00200808 00200808     .. ... ... ... .
  200818:	00200810 00200810 00200818 00200818     .. ... ... ... .
  200828:	00200820 00200820 00200828 00200828      . . . .(. .(. .
  200838:	00200830 00200830 00200838 00200838     0. .0. .8. .8. .
  200848:	00200840 00200840 00200848 00200848     @. .@. .H. .H. .

00200858 <__malloc_trim_threshold>:
  200858:	00020000                                ....

0020085c <__malloc_sbrk_base>:
  20085c:	ffffffff                                ....

00200860 <flashWrite>:
// **              data must not cross a 256-byte boundary.
// **              Returns nonzero on successful write.
// **
FASTRUN int flashWrite(unsigned address, const void *data, unsigned size)
{
  200860:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    unsigned i;
    unsigned page;
    unsigned *src  = (unsigned *)data;
    unsigned *dest = (unsigned *)address;

// Get base location of memory controller peripheral.
    volatile AT91PS_MC mc = AT91C_BASE_MC;
  200864:	e3e030ff 	mvn	r3, #255	; 0xff
  200868:	e24dd004 	sub	sp, sp, #4	; 0x4
  20086c:	e58d3000 	str	r3, [sp]
  200870:	e1a04000 	mov	r4, r0
  200874:	e3a02000 	mov	r2, #0	; 0x0

// Calculate the number of DWORDs to be written.
    size = (size + 3) / 4;

// Copy the data into the flash write buffer (this must be done 32 bits at a time).
/*
    for(i = 0; i < size; i++)
        dest[i] = src[i];
*/
    for(i = 0; i < PAGE_SIZE; i++)
    {
        dest[i] = src[i];
  200878:	e7923001 	ldr	r3, [r2, r1]
  20087c:	e7823004 	str	r3, [r2, r4]
  200880:	e2822004 	add	r2, r2, #4	; 0x4
  200884:	e3520080 	cmp	r2, #128	; 0x80
  200888:	1afffffa 	bne	200878 <flashWrite+0x18>
    }

    //disable interrupts
    unsigned int mask;
    mask = AT91C_BASE_AIC->AIC_IMR;
  20088c:	e3e02c0f 	mvn	r2, #3840	; 0xf00
    AT91C_BASE_AIC->AIC_IDCR = 0xFFFFFFFF;
  200890:	e3e03000 	mvn	r3, #0	; 0x0
  200894:	e5925011 	ldr	r5, [r2, #17]
  200898:	e5823025 	str	r3, [r2, #37]

    flashInit();
  20089c:	ebf7fe26 	bl	13c <flashInit>
// Write the page to Flash memory.
    page = ((char *)dest - AT91C_IFLASH) / AT91C_IFLASH_PAGE_SIZE;
    //mc->MC_FCR = AT91C_MC_WRITE_KEY | AT91C_MC_FCMD_START_PROG | (page << 8);
    mc->MC_FCR = AT91C_MC_CORRECT_KEY | AT91C_MC_FCMD_START_PROG | (AT91C_MC_PAGEN & (page << 8)) ;
  2008a0:	e59f304c 	ldr	r3, [pc, #76]	; 2008f4 <.data+0x8f4>
  2008a4:	e1a02084 	mov	r2, r4, lsl #1
  2008a8:	e0023003 	and	r3, r2, r3
  2008ac:	e383345a 	orr	r3, r3, #1509949440	; 0x5a000000
  2008b0:	e59d2000 	ldr	r2, [sp]
  2008b4:	e3833001 	orr	r3, r3, #1	; 0x1
  2008b8:	e5823064 	str	r3, [r2, #100]

// Check for errors.
    if(0 != (mc->MC_FSR & AT91C_MC_PROGE))
  2008bc:	e59d3000 	ldr	r3, [sp]
  2008c0:	e5933068 	ldr	r3, [r3, #104]
  2008c4:	e3130008 	tst	r3, #8	; 0x8
  2008c8:	13a00000 	movne	r0, #0	; 0x0
  2008cc:	1a000006 	bne	2008ec <flashWrite+0x8c>
        return 0;

// Wait for write cycle to complete.
    while(0 == (mc->MC_FSR & AT91C_MC_FRDY));
  2008d0:	e59d3000 	ldr	r3, [sp]
  2008d4:	e5933068 	ldr	r3, [r3, #104]
  2008d8:	e3130001 	tst	r3, #1	; 0x1
  2008dc:	0afffffb 	beq	2008d0 <flashWrite+0x70>

    //enable interrupts
    AT91C_BASE_AIC->AIC_IECR = mask;
  2008e0:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  2008e4:	e5835021 	str	r5, [r3, #33]
  2008e8:	e3a00001 	mov	r0, #1	; 0x1

    return 1;
}
  2008ec:	e28dd004 	add	sp, sp, #4	; 0x4
  2008f0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
  2008f4:	0003ff00 	andeq	pc, r3, r0, lsl #30
