CacheLine and matrix multiplication
=========

Performance optimisation of matrix multiplication with SIMD instructions and cache line detection 
