# compile verilog/system verilog design source files
sv xil_defaultlib  -d "WRITE=1" -d "READ=0" \
"../../../../arch-project.srcs/sources_1/imports/cse450-project/./~reg2.sv" \
"../../../../arch-project.srcs/sources_1/imports/cse450-project/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
