(edif lab5_manual
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 4 21 10 30 12)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure lab5_manual.ngc lab5_manual.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FDCP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library lab5_manual_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell lab5_manual
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port RESET
              (direction INPUT)
            )
            (port Q1
              (direction OUTPUT)
            )
            (port Q2
              (direction OUTPUT)
            )
            (port Q3
              (direction OUTPUT)
            )
            (port X
              (direction INPUT)
            )
            (port Z
              (direction OUTPUT)
            )
            (port SET
              (direction INPUT)
            )
            (designator "xc3s1000-5-ft256")
            (property TYPE (string "lab5_manual") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "lab5_manual_lab5_manual") (owner "Xilinx"))
          )
          (contents
            (instance (rename VHDL_Device_2_Q_int_renamed_0 "VHDL_Device_2/Q_int")
              (viewRef view_1 (cellRef FDCP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_1_Q_int_renamed_1 "VHDL_Device_1/Q_int")
              (viewRef view_1 (cellRef FDCP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_0_Q_int_renamed_2 "VHDL_Device_0/Q_int")
              (viewRef view_1 (cellRef FDCP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_11_E1 "VHDL_Device_11/E1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_7_D1 "VHDL_Device_7/D1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_10_C1 "VHDL_Device_10/C1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3A") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_5_C1 "VHDL_Device_5/C1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7555") (owner "Xilinx"))
            )
            (instance (rename RESET_IBUF_renamed_3 "RESET_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename X_IBUF_renamed_4 "X_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SET_IBUF_renamed_5 "SET_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Z_OBUF_renamed_6 "Z_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename CLK_BUFGP_renamed_7 "CLK_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_BUFGP_renamed_7))
              )
            )
            (net CLK_BUFGP
              (joined
                (portRef C (instanceRef VHDL_Device_2_Q_int_renamed_0))
                (portRef C (instanceRef VHDL_Device_1_Q_int_renamed_1))
                (portRef C (instanceRef VHDL_Device_0_Q_int_renamed_2))
                (portRef O (instanceRef CLK_BUFGP_renamed_7))
              )
            )
            (net D1
              (joined
                (portRef D (instanceRef VHDL_Device_0_Q_int_renamed_2))
                (portRef O (instanceRef VHDL_Device_5_C1))
              )
            )
            (net D2
              (joined
                (portRef D (instanceRef VHDL_Device_1_Q_int_renamed_1))
                (portRef O (instanceRef VHDL_Device_7_D1))
              )
            )
            (net D3
              (joined
                (portRef D (instanceRef VHDL_Device_2_Q_int_renamed_0))
                (portRef O (instanceRef VHDL_Device_10_C1))
              )
            )
            (net Q1
              (joined
                (portRef Q1)
                (portRef O (instanceRef Q1_OBUF))
              )
            )
            (net Q2
              (joined
                (portRef Q2)
                (portRef O (instanceRef Q2_OBUF))
              )
            )
            (net Q3
              (joined
                (portRef Q3)
                (portRef O (instanceRef Q3_OBUF))
              )
            )
            (net RESET
              (joined
                (portRef RESET)
                (portRef I (instanceRef RESET_IBUF_renamed_3))
              )
            )
            (net RESET_IBUF
              (joined
                (portRef CLR (instanceRef VHDL_Device_0_Q_int_renamed_2))
                (portRef CLR (instanceRef VHDL_Device_2_Q_int_renamed_0))
                (portRef CLR (instanceRef VHDL_Device_1_Q_int_renamed_1))
                (portRef O (instanceRef RESET_IBUF_renamed_3))
              )
            )
            (net SET
              (joined
                (portRef SET)
                (portRef I (instanceRef SET_IBUF_renamed_5))
              )
            )
            (net SET_IBUF
              (joined
                (portRef PRE (instanceRef VHDL_Device_0_Q_int_renamed_2))
                (portRef PRE (instanceRef VHDL_Device_2_Q_int_renamed_0))
                (portRef PRE (instanceRef VHDL_Device_1_Q_int_renamed_1))
                (portRef O (instanceRef SET_IBUF_renamed_5))
              )
            )
            (net (rename VHDL_Device_0_Q_int "VHDL_Device_0/Q_int")
              (joined
                (portRef Q (instanceRef VHDL_Device_0_Q_int_renamed_2))
                (portRef I0 (instanceRef VHDL_Device_11_E1))
                (portRef I1 (instanceRef VHDL_Device_10_C1))
                (portRef I (instanceRef Q1_OBUF))
                (portRef I2 (instanceRef VHDL_Device_7_D1))
                (portRef I2 (instanceRef VHDL_Device_5_C1))
              )
            )
            (net (rename VHDL_Device_1_Q_int "VHDL_Device_1/Q_int")
              (joined
                (portRef Q (instanceRef VHDL_Device_1_Q_int_renamed_1))
                (portRef I3 (instanceRef VHDL_Device_11_E1))
                (portRef I (instanceRef Q2_OBUF))
                (portRef I1 (instanceRef VHDL_Device_7_D1))
                (portRef I2 (instanceRef VHDL_Device_10_C1))
                (portRef I3 (instanceRef VHDL_Device_5_C1))
              )
            )
            (net (rename VHDL_Device_2_Q_int "VHDL_Device_2/Q_int")
              (joined
                (portRef Q (instanceRef VHDL_Device_2_Q_int_renamed_0))
                (portRef I2 (instanceRef VHDL_Device_11_E1))
                (portRef I (instanceRef Q3_OBUF))
                (portRef I1 (instanceRef VHDL_Device_5_C1))
              )
            )
            (net X
              (joined
                (portRef X)
                (portRef I (instanceRef X_IBUF_renamed_4))
              )
            )
            (net X_IBUF
              (joined
                (portRef I1 (instanceRef VHDL_Device_11_E1))
                (portRef O (instanceRef X_IBUF_renamed_4))
                (portRef I0 (instanceRef VHDL_Device_7_D1))
                (portRef I0 (instanceRef VHDL_Device_10_C1))
                (portRef I0 (instanceRef VHDL_Device_5_C1))
              )
            )
            (net Z
              (joined
                (portRef Z)
                (portRef O (instanceRef Z_OBUF_renamed_6))
              )
            )
            (net Z_OBUF
              (joined
                (portRef O (instanceRef VHDL_Device_11_E1))
                (portRef I (instanceRef Z_OBUF_renamed_6))
              )
            )
          )
      )
    )
  )

  (design lab5_manual
    (cellRef lab5_manual
      (libraryRef lab5_manual_lib)
    )
    (property PART (string "xc3s1000-5-ft256") (owner "Xilinx"))
  )
)

