** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=11e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=121e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=7e-6 W=165e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=27e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=265e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=3e-6 W=600e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=121e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=45e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=121e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=73e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=103e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=492e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=7e-6 W=341e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=146e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=7e-6 W=341e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=9e-6 W=54e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=9e-6 W=54e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 98 dB
** Power consumption: 5.60601 mW
** Area: 14950 (mu_m)^2
** Transit frequency: 22.2661 MHz
** Transit frequency with error factor: 22.2489 MHz
** Slew rate: 20.9848 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 98 dB
** negPSRR: 118 dB
** posPSRR: 104 dB
** VoutMax: 4.75 V
** VoutMin: 0.180001 V
** VcmMax: 4.85001 V
** VcmMin: 1.40001 V


** Expected Currents: 
** NormalTransistorNmos: 40.9281 muA
** NormalTransistorNmos: 239.33 muA
** NormalTransistorPmos: -217.159 muA
** NormalTransistorPmos: -32.9239 muA
** NormalTransistorPmos: -32.9249 muA
** NormalTransistorPmos: -32.9239 muA
** NormalTransistorPmos: -32.9249 muA
** NormalTransistorNmos: 65.8451 muA
** NormalTransistorNmos: 65.8441 muA
** NormalTransistorNmos: 32.9231 muA
** NormalTransistorNmos: 32.9231 muA
** NormalTransistorNmos: 547.934 muA
** NormalTransistorPmos: -547.933 muA
** DiodeTransistorNmos: 217.16 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -40.9289 muA
** DiodeTransistorPmos: -239.329 muA


** Expected Voltages: 
** ibias: 0.584001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 4.18601  V
** outVoltageBiasXXnXX1: 0.844001  V
** outVoltageBiasXXpXX0: 3.78801  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.88001  V
** innerStageBias: 0.179001  V
** innerTransistorStack1Load1: 4.44401  V
** innerTransistorStack2Load1: 4.44401  V
** sourceTransconductance: 1.94501  V


.END