m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/simulation/modelsim
Efull_adder
Z1 w1664841115
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd
Z6 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd
l0
L5
VeKH69ae_]N^15lB?LdM`l3
!s100 HldeO?;XIlH9Tn;Zc^4lX0
Z7 OV;C;10.4b;61
31
Z8 !s110 1664844232
!i10b 1
Z9 !s108 1664844232.000000
Z10 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd|
Z11 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Astruct
R2
R3
R4
DEx4 work 10 full_adder 0 22 eKH69ae_]N^15lB?LdM`l3
l20
L12
V01<48TF63:CfRIkfk@iLf1
!s100 9o5ZhCKn;>0lm@W6CPPc10
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ehalf_adder
Z14 w1664829575
R2
R3
R4
R0
Z15 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd
Z16 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd
l0
L5
V:zd>e8P8@1f?P07`XBP3S1
!s100 ag`3:czhQalfJOUh[YW6A3
R7
31
Z17 !s110 1664844231
!i10b 1
Z18 !s108 1664844231.000000
Z19 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd|
Z20 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd|
!i113 1
R12
R13
Astruct
R2
R3
R4
DEx4 work 10 half_adder 0 22 :zd>e8P8@1f?P07`XBP3S1
l13
L12
V5a9X89c]K5nHM6WKdP5dY1
!s100 :A^3Wd@MO^3H6gaDY13M72
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Erca_structural
Z21 w1664844135
R2
R3
R4
R0
Z22 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd
Z23 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd
l0
L5
Vg:<;h`Y5f=2<C4THidj4Q0
!s100 ^S`BLcMZo`idfW_]2aKm30
R7
31
R8
!i10b 1
R9
Z24 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd|
Z25 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd|
!i113 1
R12
R13
Arca_struct
R2
R3
R4
DEx4 work 14 rca_structural 0 22 g:<;h`Y5f=2<C4THidj4Q0
l23
L12
VGiSJgZSdJFMYUl`bSJF8H0
!s100 idggaii`27^`b8zR=Az652
R7
31
R8
!i10b 1
R9
R24
R25
!i113 1
R12
R13
Erca_structural_tb
Z26 w1664843614
R2
R3
R4
R0
Z27 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd
Z28 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd
l0
L5
VmCF^Pee3f>3eVgKT<zHmT3
!s100 g8T50^RX1HdXXRP>hEL;<1
R7
31
R8
!i10b 1
R9
Z29 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd|
Z30 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd|
!i113 1
R12
R13
Atb
R2
R3
R4
DEx4 work 17 rca_structural_tb 0 22 mCF^Pee3f>3eVgKT<zHmT3
l21
L10
VXC]^zFeOjzVl3T08SN9aC2
!s100 HM^J?1GLUI`=66XhV0F^D0
R7
31
R8
!i10b 1
R9
R29
R30
!i113 1
R12
R13
