
---------- Begin Simulation Statistics ----------
final_tick                               1079418123500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 866411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781788                       # Number of bytes of host memory used
host_op_rate                                  1434554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   692.51                       # Real time elapsed on the host
host_tick_rate                             1558698542                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   600000001                       # Number of instructions simulated
sim_ops                                     993446297                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.079418                       # Number of seconds simulated
sim_ticks                                1079418123500                       # Number of ticks simulated
system.cpu.Branches                          77675780                       # Number of branches fetched
system.cpu.committedInsts                   600000001                       # Number of instructions committed
system.cpu.committedOps                     993446297                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2158836247                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2158836247                       # Number of busy cycles
system.cpu.num_cc_register_reads            435344811                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           404481282                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     54321245                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               23911951                       # Number of float alu accesses
system.cpu.num_fp_insts                      23911951                       # number of float instructions
system.cpu.num_fp_register_reads             14289208                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            12804440                       # number of times the floating registers were written
system.cpu.num_func_calls                    16358359                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             989315258                       # Number of integer alu accesses
system.cpu.num_int_insts                    989315258                       # number of integer instructions
system.cpu.num_int_register_reads          2070618875                       # number of times the integer registers were read
system.cpu.num_int_register_writes          850131580                       # number of times the integer registers were written
system.cpu.num_load_insts                   173060863                       # Number of load instructions
system.cpu.num_mem_refs                     246705427                       # number of memory refs
system.cpu.num_store_insts                   73644564                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2351674      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                 730021356     73.48%     73.72% # Class of executed instruction
system.cpu.op_class::IntMult                  3423195      0.34%     74.06% # Class of executed instruction
system.cpu.op_class::IntDiv                   9305859      0.94%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                  295012      0.03%     75.03% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.03% # Class of executed instruction
system.cpu.op_class::SimdAlu                   490059      0.05%     75.08% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     75.08% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28746      0.00%     75.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                  193037      0.02%     75.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              189584      0.02%     75.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                1011      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              320692      0.03%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 761      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             102013      0.01%     75.17% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                127      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.17% # Class of executed instruction
system.cpu.op_class::MemRead                161952922     16.30%     91.47% # Class of executed instruction
system.cpu.op_class::MemWrite                62761874      6.32%     97.79% # Class of executed instruction
system.cpu.op_class::FloatMemRead            11107941      1.12%     98.90% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           10882690      1.10%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  993450425                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        102113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2403784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4808592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            195                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    246815542                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        246815542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    246815683                       # number of overall hits
system.cpu.dcache.overall_hits::total       246815683                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2019902                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2019902                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2020037                       # number of overall misses
system.cpu.dcache.overall_misses::total       2020037                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30762228500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30762228500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30762228500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30762228500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    248835444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    248835444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    248835720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    248835720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008118                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15229.564850                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15229.564850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15228.547051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15228.547051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1846059                       # number of writebacks
system.cpu.dcache.writebacks::total           1846059                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2019902                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2019902                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2020037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2020037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28742326500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28742326500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28749833500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28749833500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008118                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14229.564850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14229.564850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14232.330150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14232.330150                       # average overall mshr miss latency
system.cpu.dcache.replacements                2019525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    172875839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       172875839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1247075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1247075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16756669000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16756669000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    174122914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    174122914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13436.777259                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13436.777259                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1247075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1247075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15509594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15509594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12436.777259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12436.777259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73939703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73939703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       772827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       772827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14005559500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14005559500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     74712530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74712530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18122.502837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18122.502837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       772827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       772827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13232732500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13232732500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17122.502837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17122.502837                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.966510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           248835720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2020037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.183744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.966510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         499691477                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        499691477                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   174123272                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    74716405                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        269987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         99979                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    797613371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        797613371                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    797613371                       # number of overall hits
system.cpu.icache.overall_hits::total       797613371                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       384771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         384771                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       384771                       # number of overall misses
system.cpu.icache.overall_misses::total        384771                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5304846000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5304846000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5304846000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5304846000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    797998142                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    797998142                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    797998142                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    797998142                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000482                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000482                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000482                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000482                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13787.021371                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13787.021371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13787.021371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13787.021371                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       384259                       # number of writebacks
system.cpu.icache.writebacks::total            384259                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       384771                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       384771                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       384771                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       384771                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4920075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4920075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4920075000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4920075000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000482                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000482                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000482                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12787.021371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12787.021371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12787.021371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12787.021371                       # average overall mshr miss latency
system.cpu.icache.replacements                 384259                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    797613371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       797613371                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       384771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        384771                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5304846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5304846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    797998142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    797998142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13787.021371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13787.021371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       384771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       384771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4920075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4920075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12787.021371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12787.021371                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.908022                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           797998142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            384771                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2073.956047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.908022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1596381055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1596381055                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   797998232                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1079418123500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               380416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1956951                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2337367                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              380416                       # number of overall hits
system.l2.overall_hits::.cpu.data             1956951                       # number of overall hits
system.l2.overall_hits::total                 2337367                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              63086                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4355                       # number of overall misses
system.l2.overall_misses::.cpu.data             63086                       # number of overall misses
system.l2.overall_misses::total                 67441                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    345358500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4938084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5283443000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    345358500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4938084500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5283443000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           384771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2020037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2404808                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          384771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2020037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2404808                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.031230                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028044                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.031230                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028044                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78275.441461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78341.706084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78275.441461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78341.706084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               30071                       # number of writebacks
system.l2.writebacks::total                     30071                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         63086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67441                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        63086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67441                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    301808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4307224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4609033000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    301808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4307224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4609033000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.031230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028044                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.031230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.028044                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68275.441461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68341.706084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68275.441461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68341.706084                       # average overall mshr miss latency
system.l2.replacements                          34867                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1846059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1846059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1846059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1846059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       384259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           384259                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       384259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       384259                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            714380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                714380                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58447                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4566748000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4566748000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        772827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            772827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.075628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.075628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78134.857221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78134.857221                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3982278000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3982278000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.075628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.075628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68134.857221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68134.857221                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         380416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             380416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       384771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         384771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1242571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1242571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    371336500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    371336500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1247210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1247210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80046.669541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80046.669541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    324946500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    324946500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70046.669541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70046.669541                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32313.288323                       # Cycle average of tags in use
system.l2.tags.total_refs                     4808591                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     71.096193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     107.490906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2128.529950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30077.267467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.064958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.917885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986123                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38536363                       # Number of tag accesses
system.l2.tags.data_accesses                 38536363                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     30071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     63078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1739                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1739                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              441470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30071                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67441                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30071                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30071                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.776883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.435261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    620.741268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1737     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1739                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.283496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.256379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.958049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              612     35.19%     35.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.73%     36.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1090     62.68%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.35%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1739                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4316224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1924544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1077135929500                       # Total gap between requests
system.mem_ctrls.avgGap                   11046188.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       278720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4036992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1923584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 258213.192767464236                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3739970.556460644584                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1782056.422920529265                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4355                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        63086                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        30071                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    123832000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1732435250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 25861416253750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28434.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27461.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 860011847.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       278720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4037504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4316224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1924544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1924544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        63086                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          67441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        30071                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         30071                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       258213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3740445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3998658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       258213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       258213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1782946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1782946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1782946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       258213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3740445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5781604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                67433                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               30056                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1896                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               591898500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             337165000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1856267250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8777.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27527.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               51936                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13952                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        31601                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.439828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.581628                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   242.532247                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14893     47.13%     47.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11057     34.99%     82.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1413      4.47%     86.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          778      2.46%     89.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          904      2.86%     91.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          494      1.56%     93.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          248      0.78%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          216      0.68%     94.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1598      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        31601                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4315712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1923584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.998184                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.782056                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       113740200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        60454350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      244966260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      79735500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 85208157840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22228858860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 395777520480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  503713433490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.652748                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1028712739000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  36044060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14661324500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       111890940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        59471445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      236505360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      77156820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 85208157840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22212709620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 395791119840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  503697011865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.637535                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1028748984000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  36044060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14625079500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30071                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4601                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58447                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8994                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       169554                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       169554                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 169554                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6240768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6240768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6240768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67441                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           222753500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          358312500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1631981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1876130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       384259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          178262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           772827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          772827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        384771                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1247210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1153801                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6059599                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7213400                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     49217920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    247430144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              296648064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           34867                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1924544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2439675                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2439479     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    196      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2439675                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1079418123500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4634614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         577156500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3030055500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
