Analysis & Synthesis report for DE2_115_ADDA
Fri Feb 11 09:39:32 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state
 12. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state
 13. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state
 14. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state
 15. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state
 16. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state
 17. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state
 18. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state
 19. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state
 20. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state
 21. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state
 22. State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state
 23. Registers Protected by Synthesis
 24. Registers Duplicated to Honor Maximum Fanout Requirements
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Registers Packed Into Inferred Megafunctions
 30. Multiplexer Restructuring Statistics (Restructuring Performed)
 31. Source assignments for DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst
 32. Source assignments for DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore
 33. Source assignments for DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst
 34. Source assignments for DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore
 35. Source assignments for DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst
 36. Source assignments for DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore
 37. Source assignments for DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst
 38. Source assignments for DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore
 39. Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 40. Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 41. Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 42. Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 43. Source assignments for DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 44. Source assignments for DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 45. Source assignments for DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 46. Source assignments for DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 47. Source assignments for DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 48. Source assignments for DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 49. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst
 50. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst
 51. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component
 53. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore
 54. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore
 55. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore
 56. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore
 57. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component
 58. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component
 59. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component
 60. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component
 61. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component
 62. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component
 63. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component
 64. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component
 65. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component
 66. Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component
 67. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 68. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
 69. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2
 70. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_3
 71. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_4
 72. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_5
 73. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_6
 74. altpll Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst"
 76. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|adcda:adcda_inst"
 77. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst"
 78. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|dacda:dacda_inst"
 79. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|datab:datab_inst"
 80. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|dataa:dataa_inst"
 81. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11"
 82. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10"
 83. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01"
 84. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00"
 85. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir11:band_pass_11"
 86. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir10:high_pass_10"
 87. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir01:low_pass_01"
 88. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir:no_filter_00"
 89. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|nco91:sin2"
 90. Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|nco91:sin1"
 91. SignalTap II Logic Analyzer Settings
 92. Elapsed Time Per Partition
 93. Connections to In-System Debugging Instance "auto_signaltap_0"
 94. Connections to In-System Debugging Instance "auto_signaltap_1"
 95. Connections to In-System Debugging Instance "auto_signaltap_2"
 96. Connections to In-System Debugging Instance "auto_signaltap_3"
 97. Connections to In-System Debugging Instance "auto_signaltap_4"
 98. Connections to In-System Debugging Instance "auto_signaltap_5"
 99. Connections to In-System Debugging Instance "auto_signaltap_6"
100. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 11 09:39:31 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_115_ADDA                                    ;
; Top-level Entity Name              ; DE2_115_ADDA                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 19,819                                          ;
;     Total combinational functions  ; 11,144                                          ;
;     Dedicated logic registers      ; 17,640                                          ;
; Total registers                    ; 17640                                           ;
; Total pins                         ; 77                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,352,239                                       ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; DE2_115_ADDA       ; DE2_115_ADDA       ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+-----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                    ; Library ;
+-----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; nco91_st.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco91_st.v                                                             ;         ;
; nco91.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco91.v                                                                ;         ;
; pll.v                                               ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/pll.v                                                                  ;         ;
; lpm_add.v                                           ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/lpm_add.v                                                              ;         ;
; DE2_115_ADDA_TOP.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/DE2_115_ADDA_TOP.v                                                     ;         ;
; fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd  ; yes             ; Encrypted User VHDL File               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd                     ;         ;
; fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd ; yes             ; Encrypted User VHDL File               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd                    ;         ;
; fir_st.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_st.v                                                               ;         ;
; fir_ast.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_ast.vhd                                                            ;         ;
; fir.v                                               ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir.v                                                                  ;         ;
; fir_out.v                                           ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_out.v                                                              ;         ;
; dataa.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/dataa.v                                                                ;         ;
; datab.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/datab.v                                                                ;         ;
; dacda.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/dacda.v                                                                ;         ;
; dacdb.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/dacdb.v                                                                ;         ;
; adcda.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/adcda.v                                                                ;         ;
; adcb.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/adcb.v                                                                 ;         ;
; selettore_canale_adc.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/selettore_canale_adc.v                                                 ;         ;
; demux_filter.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/demux_filter.v                                                         ;         ;
; fir01_st.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir01_st.v                                                             ;         ;
; fir01_ast.vhd                                       ; yes             ; User VHDL File                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir01_ast.vhd                                                          ;         ;
; fir01.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir01.v                                                                ;         ;
; fir10_st.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir10_st.v                                                             ;         ;
; fir10_ast.vhd                                       ; yes             ; User VHDL File                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir10_ast.vhd                                                          ;         ;
; fir10.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir10.v                                                                ;         ;
; fir11_st.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir11_st.v                                                             ;         ;
; fir11_ast.vhd                                       ; yes             ; User VHDL File                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir11_ast.vhd                                                          ;         ;
; fir11.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir11.v                                                                ;         ;
; de2_115_adda.v                                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/de2_115_adda.v                                                         ;         ;
; asj_altqmcpipe.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_altqmcpipe.v                                           ;         ;
; lpm_add_sub.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                               ;         ;
; addcore.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                   ;         ;
; look_add.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                  ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                  ;         ;
; altshift.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                  ;         ;
; alt_stratix_add_sub.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                       ;         ;
; aglobal130.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                ;         ;
; db/add_sub_v4i.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/add_sub_v4i.tdf                                                     ;         ;
; asj_dxx_g.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_dxx_g.v                                                ;         ;
; asj_dxx.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_dxx.v                                                  ;         ;
; db/add_sub_2uh.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/add_sub_2uh.tdf                                                     ;         ;
; asj_nco_apr_dxx.v                                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_apr_dxx.v                                          ;         ;
; asj_gam_dp.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_gam_dp.v                                               ;         ;
; asj_nco_as_m_dp_cen.v                               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_dp_cen.v                                      ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;         ;
; altrom.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                    ;         ;
; altram.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                    ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;         ;
; db/altsyncram_ai72.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_ai72.tdf                                                 ;         ;
; nco91_sin_c.hex                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco91_sin_c.hex                                                        ;         ;
; asj_nco_as_m_cen.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_cen.v                                         ;         ;
; db/altsyncram_1791.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_1791.tdf                                                 ;         ;
; nco91_sin_f.hex                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco91_sin_f.hex                                                        ;         ;
; db/altsyncram_s691.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_s691.tdf                                                 ;         ;
; nco91_cos_f.hex                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco91_cos_f.hex                                                        ;         ;
; asj_nco_madx_cen.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_madx_cen.v                                         ;         ;
; altmult_add.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf                                                               ;         ;
; stratix_mac_mult.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                          ;         ;
; stratix_mac_out.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_mac_out.inc                                                           ;         ;
; db/mult_add_hqb2.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/mult_add_hqb2.tdf                                                   ;         ;
; db/ded_mult_rj51.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/ded_mult_rj51.tdf                                                   ;         ;
; db/dffpipe_c3c.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/dffpipe_c3c.tdf                                                     ;         ;
; asj_nco_mady_cen.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mady_cen.v                                         ;         ;
; db/mult_add_gpb2.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/mult_add_gpb2.tdf                                                   ;         ;
; asj_nco_derot.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_derot.v                                            ;         ;
; asj_nco_mob_w.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mob_w.v                                            ;         ;
; db/add_sub_i7l.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/add_sub_i7l.tdf                                                     ;         ;
; asj_nco_isdr.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_isdr.v                                             ;         ;
; lpm_counter.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                                               ;         ;
; lpm_constant.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                              ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;         ;
; cmpconst.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                                                  ;         ;
; lpm_compare.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                               ;         ;
; lpm_counter.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                               ;         ;
; dffeea.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                                                    ;         ;
; alt_counter_stratix.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                       ;         ;
; db/cntr_ori.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_ori.tdf                                                        ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                    ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                               ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                             ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                             ;         ;
; db/add_sub_0hj.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/add_sub_0hj.tdf                                                     ;         ;
; auk_dspip_avalon_streaming_sink_fir_130.vhd         ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd       ;         ;
; scfifo.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                    ;         ;
; a_regfifo.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                 ;         ;
; a_dpfifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                  ;         ;
; a_i2fifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                  ;         ;
; a_fffifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                  ;         ;
; a_f2fifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                  ;         ;
; db/scfifo_ehh1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/scfifo_ehh1.tdf                                                     ;         ;
; db/a_dpfifo_7s81.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/a_dpfifo_7s81.tdf                                                   ;         ;
; db/altsyncram_ssf1.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_ssf1.tdf                                                 ;         ;
; db/cmpr_gs8.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cmpr_gs8.tdf                                                        ;         ;
; db/cntr_tnb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_tnb.tdf                                                        ;         ;
; db/cntr_ao7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_ao7.tdf                                                        ;         ;
; db/cntr_unb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_unb.tdf                                                        ;         ;
; auk_dspip_avalon_streaming_source_fir_130.vhd       ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd     ;         ;
; auk_dspip_avalon_streaming_controller_fir_130.vhd   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd ;         ;
; tdl_da_lc.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;         ;
; sadd_cen.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;         ;
; rom_lut_r_cen.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;         ;
; sadd_lpm_cen.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;         ;
; mac_tl.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/mac_tl.v                                          ;         ;
; rnd_dat.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rnd_dat.v                                         ;         ;
; par_ctrl.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/par_ctrl.v                                        ;         ;
; altsource_probe.v                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe.v                                                             ;         ;
; altsource_probe_body.vhd                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                      ;         ;
; sld_rom_sr.vhd                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;         ;
; pzdyqx.vhd                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                    ;         ;
; sld_signaltap.vhd                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                             ;         ;
; sld_signaltap_impl.vhd                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                        ;         ;
; sld_ela_control.vhd                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                           ;         ;
; lpm_shiftreg.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                              ;         ;
; sld_mbpmg.vhd                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                 ;         ;
; sld_ela_trigger_flow_mgr.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                  ;         ;
; sld_buffer_manager.vhd                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                        ;         ;
; db/altsyncram_4124.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_4124.tdf                                                 ;         ;
; altdpram.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                                                  ;         ;
; memmodes.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                                ;         ;
; a_hdffe.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                                                   ;         ;
; alt_le_rden_reg.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                           ;         ;
; altsyncram.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                                                ;         ;
; lpm_mux.tdf                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                   ;         ;
; muxlut.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                                    ;         ;
; db/mux_rsc.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/mux_rsc.tdf                                                         ;         ;
; lpm_decode.tdf                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                ;         ;
; declut.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                                                    ;         ;
; db/decode_dvf.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/decode_dvf.tdf                                                      ;         ;
; db/cntr_igi.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_igi.tdf                                                        ;         ;
; db/cmpr_tgc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cmpr_tgc.tdf                                                        ;         ;
; db/cntr_g9j.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_g9j.tdf                                                        ;         ;
; db/cntr_egi.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_egi.tdf                                                        ;         ;
; db/cmpr_rgc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cmpr_rgc.tdf                                                        ;         ;
; db/cntr_23j.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_23j.tdf                                                        ;         ;
; db/cmpr_ngc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cmpr_ngc.tdf                                                        ;         ;
; db/altsyncram_e124.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_e124.tdf                                                 ;         ;
; db/cntr_ngi.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_ngi.tdf                                                        ;         ;
; sld_hub.vhd                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ;         ;
; sld_jtag_hub.vhd                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;         ;
; altshift_taps.tdf                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                                             ;         ;
; db/shift_taps_a6m.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/shift_taps_a6m.tdf                                                  ;         ;
; db/altsyncram_vk31.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_vk31.tdf                                                 ;         ;
; db/add_sub_24e.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/add_sub_24e.tdf                                                     ;         ;
; db/cntr_6pf.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cntr_6pf.tdf                                                        ;         ;
; db/cmpr_ogc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/cmpr_ogc.tdf                                                        ;         ;
; db/shift_taps_nnm.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/shift_taps_nnm.tdf                                                  ;         ;
; db/altsyncram_0l31.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/db/altsyncram_0l31.tdf                                                 ;         ;
+-----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                 ;
+---------------------------------------------+---------------------------------------------------------------+
; Resource                                    ; Usage                                                         ;
+---------------------------------------------+---------------------------------------------------------------+
; Estimated Total logic elements              ; 19,819                                                        ;
;                                             ;                                                               ;
; Total combinational functions               ; 11144                                                         ;
; Logic element usage by number of LUT inputs ;                                                               ;
;     -- 4 input functions                    ; 3601                                                          ;
;     -- 3 input functions                    ; 5884                                                          ;
;     -- <=2 input functions                  ; 1659                                                          ;
;                                             ;                                                               ;
; Logic elements by mode                      ;                                                               ;
;     -- normal mode                          ; 6971                                                          ;
;     -- arithmetic mode                      ; 4173                                                          ;
;                                             ;                                                               ;
; Total registers                             ; 17640                                                         ;
;     -- Dedicated logic registers            ; 17640                                                         ;
;     -- I/O registers                        ; 0                                                             ;
;                                             ;                                                               ;
; I/O pins                                    ; 77                                                            ;
; Total memory bits                           ; 1352239                                                       ;
; Embedded Multiplier 9-bit elements          ; 8                                                             ;
; Total PLLs                                  ; 1                                                             ;
;     -- PLLs                                 ; 1                                                             ;
;                                             ;                                                               ;
; Maximum fan-out node                        ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 14590                                                         ;
; Total fan-out                               ; 101996                                                        ;
; Average fan-out                             ; 3.44                                                          ;
+---------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_ADDA                                                                                           ; 11144 (1)         ; 17640 (0)    ; 1352239     ; 8            ; 0       ; 4         ; 77   ; 0            ; |DE2_115_ADDA                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |DE2_115_ADDA_TOP:U1|                                                                                ; 6865 (0)          ; 9100 (0)     ; 320047      ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |adcb:adcdb_inst|                                                                                 ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                        ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 43 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                         ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 40 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                  ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                        ; work         ;
;       |adcda:adcda_inst|                                                                                ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                       ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 43 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                        ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 40 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                 ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                       ; work         ;
;       |dacda:dacda_inst|                                                                                ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                       ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 43 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                        ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 40 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                 ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                       ; work         ;
;       |dacdb:dacdb_inst|                                                                                ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                       ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 43 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                        ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 40 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                 ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                       ; work         ;
;       |dataa:dataa_inst|                                                                                ; 41 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 41 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                       ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 41 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                        ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 38 (20)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                 ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                       ; work         ;
;       |datab:datab_inst|                                                                                ; 41 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 41 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                       ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 41 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                        ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 38 (20)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                 ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                       ; work         ;
;       |demux_filter:comb_108|                                                                           ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|demux_filter:comb_108                                                                                                                                                                                                                                                                                            ; work         ;
;       |fir01:low_pass_01|                                                                               ; 1264 (0)          ; 1865 (0)     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01                                                                                                                                                                                                                                                                                                ; work         ;
;          |fir01_ast:fir01_ast_inst|                                                                     ; 1264 (0)          ; 1865 (0)     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|                                   ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl                                                                                                                                                                                                               ; work         ;
;             |auk_dspip_avalon_streaming_sink_fir_130:sink|                                              ; 37 (16)           ; 32 (16)      ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink                                                                                                                                                                                                                          ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 21 (0)            ; 16 (0)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                  ; work         ;
;                   |scfifo_ehh1:auto_generated|                                                          ; 21 (2)            ; 16 (1)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated                                                                                                                                                       ; work         ;
;                      |a_dpfifo_7s81:dpfifo|                                                             ; 19 (11)           ; 15 (7)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo                                                                                                                                  ; work         ;
;                         |altsyncram_ssf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram                                                                                                          ; work         ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter                                                                                                           ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                              ; work         ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr                                                                                                                  ; work         ;
;             |auk_dspip_avalon_streaming_source_fir_130:source|                                          ; 3 (3)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source                                                                                                                                                                                                                      ; work         ;
;             |fir01_st:fircore|                                                                          ; 1222 (0)          ; 1798 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore                                                                                                                                                                                                                                                      ; work         ;
;                |mac_tl:Umtl|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|mac_tl:Umtl                                                                                                                                                                                                                                          ; work         ;
;                |par_ctrl:Uctrl|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                                                       ; work         ;
;                |rnd_dat:Urnd|                                                                           ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rnd_dat:Urnd                                                                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur0_n_0_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_10_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_10_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_11_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_11_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_12_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_12_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_13_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_13_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_14_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_14_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_1_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_2_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_3_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_4_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_5_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_6_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_7_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_8_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur0_n_9_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_9_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_0_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_10_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_10_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_11_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_11_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_12_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_12_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_13_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_13_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_14_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_14_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_1_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_2_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_3_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_4_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_5_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_6_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_7_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_8_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur1_n_9_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_9_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_0_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_10_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_10_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_11_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_11_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_12_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_12_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_13_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_13_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_14_pp|                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_1_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_2_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_3_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_4_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_5_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_6_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_7_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_8_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                                                             ; work         ;
;                |rom_lut_r_cen:Ur2_n_9_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_9_pp                                                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_11_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_11_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_13_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_13_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_15_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_15_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_17_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_17_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_18_sym_add|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_1_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_1_sym_add                                                                                                                                                                                                                                 ; work         ;
;                |sadd_cen:U_3_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_3_sym_add                                                                                                                                                                                                                                 ; work         ;
;                |sadd_cen:U_5_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_5_sym_add                                                                                                                                                                                                                                 ; work         ;
;                |sadd_cen:U_7_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_7_sym_add                                                                                                                                                                                                                                 ; work         ;
;                |sadd_cen:U_9_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_9_sym_add                                                                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                      ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                      ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                      ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                      ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|                                                      ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|                                                      ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|                                                      ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                      ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                      ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|                                                      ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|                                                      ; 9 (9)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                      ; 14 (14)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|                                                      ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                      ; 17 (17)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                      ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                      ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|                                                      ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|                                                      ; 14 (14)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                      ; 19 (19)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|                                                      ; 17 (17)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                      ; 21 (21)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                      ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                      ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|                                                      ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                      ; 20 (20)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|                                                      ; 17 (17)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                      ; 21 (21)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                                                    ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                        ; 28 (28)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                                                      ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                        ; 0 (0)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                                                      ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                        ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                                                      ; work         ;
;                |tdl_da_lc:Utdldalc0n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc10n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc11n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc12n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc13n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc14n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc15n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc16n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc17n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc18n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc1n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc1n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc20n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc21n|                                                                  ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc22n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc23n|                                                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc24n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc25n|                                                                  ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc26n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc27n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc28n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc29n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc2n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc2n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc30n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc31n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc32n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc32n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc33n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc33n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc34n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc34n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc35n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc35n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc3n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc4n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc5n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc6n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc7n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc8n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                                                                 ; work         ;
;                |tdl_da_lc:Utdldalc9n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                                                                 ; work         ;
;       |fir10:high_pass_10|                                                                              ; 1295 (0)          ; 1897 (0)     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10                                                                                                                                                                                                                                                                                               ; work         ;
;          |fir10_ast:fir10_ast_inst|                                                                     ; 1295 (0)          ; 1897 (0)     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst                                                                                                                                                                                                                                                                      ; work         ;
;             |auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|                                   ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl                                                                                                                                                                                                              ; work         ;
;             |auk_dspip_avalon_streaming_sink_fir_130:sink|                                              ; 37 (16)           ; 32 (16)      ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink                                                                                                                                                                                                                         ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 21 (0)            ; 16 (0)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                 ; work         ;
;                   |scfifo_ehh1:auto_generated|                                                          ; 21 (2)            ; 16 (1)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated                                                                                                                                                      ; work         ;
;                      |a_dpfifo_7s81:dpfifo|                                                             ; 19 (11)           ; 15 (7)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo                                                                                                                                 ; work         ;
;                         |altsyncram_ssf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram                                                                                                         ; work         ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter                                                                                                          ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                             ; work         ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr                                                                                                                 ; work         ;
;             |auk_dspip_avalon_streaming_source_fir_130:source|                                          ; 3 (3)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source                                                                                                                                                                                                                     ; work         ;
;             |fir10_st:fircore|                                                                          ; 1253 (0)          ; 1830 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore                                                                                                                                                                                                                                                     ; work         ;
;                |mac_tl:Umtl|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|mac_tl:Umtl                                                                                                                                                                                                                                         ; work         ;
;                |par_ctrl:Uctrl|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                                                      ; work         ;
;                |rnd_dat:Urnd|                                                                           ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rnd_dat:Urnd                                                                                                                                                                                                                                        ; work         ;
;                |rom_lut_r_cen:Ur0_n_0_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_10_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_10_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_11_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_11_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_12_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_12_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_13_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_13_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_14_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_14_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_1_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_2_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_3_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_4_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_5_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_6_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_7_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_8_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_9_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_9_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_0_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_10_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_10_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_11_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_11_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_12_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_12_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_13_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_13_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_14_pp|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_14_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_1_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_2_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_3_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_4_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_5_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_6_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_7_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_8_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_9_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_9_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_0_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_10_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_10_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_11_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_12_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_12_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_13_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_14_pp|                                                              ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_14_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_1_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_2_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_3_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_4_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_5_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_6_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_7_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_8_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_9_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp                                                                                                                                                                                                                            ; work         ;
;                |sadd_cen:U_11_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_11_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_13_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_13_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_15_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_15_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_17_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_17_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_18_sym_add|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_1_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_1_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_3_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_3_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_5_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_5_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_7_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_7_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_9_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_9_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|                                                      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|                                                      ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                      ; 15 (15)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|                                                      ; 13 (13)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                      ; 18 (18)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|                                                      ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                      ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                      ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|                                                      ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|                                                      ; 14 (14)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                      ; 19 (19)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|                                                      ; 17 (17)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                      ; 21 (21)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                      ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                      ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|                                                      ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                      ; 20 (20)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|                                                      ; 17 (17)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                      ; 21 (21)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                        ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                                                     ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                        ; 0 (0)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                                                     ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                        ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                                                     ; work         ;
;                |tdl_da_lc:Utdldalc0n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc10n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc11n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc12n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc13n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc14n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc15n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc16n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc17n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc18n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc1n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc1n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc20n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc21n|                                                                  ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc22n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc23n|                                                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc24n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc25n|                                                                  ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc26n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc27n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc28n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc29n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc2n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc2n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc30n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc31n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc32n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc32n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc33n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc33n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc34n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc34n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc35n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc35n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc3n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc4n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc5n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc6n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc7n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc8n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc9n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                                                                ; work         ;
;       |fir11:band_pass_11|                                                                              ; 1984 (0)          ; 2657 (0)     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11                                                                                                                                                                                                                                                                                               ; work         ;
;          |fir11_ast:fir11_ast_inst|                                                                     ; 1984 (0)          ; 2657 (0)     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst                                                                                                                                                                                                                                                                      ; work         ;
;             |auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|                                   ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl                                                                                                                                                                                                              ; work         ;
;             |auk_dspip_avalon_streaming_sink_fir_130:sink|                                              ; 37 (16)           ; 32 (16)      ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink                                                                                                                                                                                                                         ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 21 (0)            ; 16 (0)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                 ; work         ;
;                   |scfifo_ehh1:auto_generated|                                                          ; 21 (2)            ; 16 (1)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated                                                                                                                                                      ; work         ;
;                      |a_dpfifo_7s81:dpfifo|                                                             ; 19 (11)           ; 15 (7)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo                                                                                                                                 ; work         ;
;                         |altsyncram_ssf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram                                                                                                         ; work         ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter                                                                                                          ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                             ; work         ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr                                                                                                                 ; work         ;
;             |auk_dspip_avalon_streaming_source_fir_130:source|                                          ; 3 (3)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source                                                                                                                                                                                                                     ; work         ;
;             |fir11_st:fircore|                                                                          ; 1942 (0)          ; 2589 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore                                                                                                                                                                                                                                                     ; work         ;
;                |mac_tl:Umtl|                                                                            ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|mac_tl:Umtl                                                                                                                                                                                                                                         ; work         ;
;                |par_ctrl:Uctrl|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                                                      ; work         ;
;                |rnd_dat:Urnd|                                                                           ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rnd_dat:Urnd                                                                                                                                                                                                                                        ; work         ;
;                |rom_lut_r_cen:Ur0_n_0_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_10_pp|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_10_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_11_pp|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_11_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_12_pp|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_12_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_13_pp|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_13_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_14_pp|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_14_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur0_n_1_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_2_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_3_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_4_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_5_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_6_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_7_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_8_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur0_n_9_pp|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_9_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_0_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_10_pp|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_10_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_11_pp|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_11_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_12_pp|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_12_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_13_pp|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_13_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_14_pp|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_14_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur1_n_1_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_2_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_3_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_4_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_5_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_6_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_7_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_8_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur1_n_9_pp|                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_9_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_0_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_10_pp|                                                              ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_10_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_11_pp|                                                              ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_11_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_12_pp|                                                              ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_12_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_13_pp|                                                              ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_13_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_14_pp|                                                              ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_14_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur2_n_1_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_2_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_3_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_4_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_5_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_6_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_7_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_8_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur2_n_9_pp|                                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_9_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_0_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_0_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_10_pp|                                                              ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_10_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur3_n_11_pp|                                                              ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_11_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur3_n_12_pp|                                                              ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_12_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur3_n_13_pp|                                                              ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_13_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur3_n_14_pp|                                                              ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_14_pp                                                                                                                                                                                                                           ; work         ;
;                |rom_lut_r_cen:Ur3_n_1_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_1_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_2_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_2_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_3_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_3_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_4_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_4_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_5_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_5_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_6_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_6_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_7_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_7_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_8_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_8_pp                                                                                                                                                                                                                            ; work         ;
;                |rom_lut_r_cen:Ur3_n_9_pp|                                                               ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_9_pp                                                                                                                                                                                                                            ; work         ;
;                |sadd_cen:U_10_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_10_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_11_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_11_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_13_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_13_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_14_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_14_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_15_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_15_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_16_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_16_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_17_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_17_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_18_sym_add|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add                                                                                                                                                                                                                               ; work         ;
;                |sadd_cen:U_1_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_1_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_2_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_2_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_3_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_3_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_4_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_4_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_5_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_5_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_7_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_7_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_8_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_8_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_cen:U_9_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_9_sym_add                                                                                                                                                                                                                                ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                      ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                      ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                      ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                      ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|                                                      ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|                                                      ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|                                                      ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                      ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                      ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|                                                      ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|                                                      ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                      ; 16 (16)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|                                                      ; 14 (14)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                      ; 19 (19)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                      ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                      ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                      ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                      ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|                                                      ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|                                                      ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|                                                      ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                      ; 15 (15)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                      ; 15 (15)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|                                                      ; 15 (15)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|                                                      ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                      ; 18 (18)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|                                                      ; 16 (16)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                      ; 21 (21)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|                                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|                                                      ; 15 (15)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                      ; 20 (20)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|                                                      ; 18 (18)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                      ; 22 (22)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|                                                      ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|                                                      ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|                                                      ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|                                                      ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|                                                      ; 21 (21)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|                                                      ; 18 (18)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|                                                      ; 22 (22)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n                                                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                        ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                                                     ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                        ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                                                     ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                        ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                                                     ; work         ;
;                |tdl_da_lc:Utdldalc0n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc10n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc11n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc12n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc13n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc14n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc15n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc16n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc17n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc18n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc1n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc1n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc20n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc21n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc22n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc23n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc24n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc25n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc26n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc27n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc28n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc29n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc2n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc2n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc30n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc31n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc32n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc32n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc33n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc33n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc34n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc34n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc35n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc35n                                                                                                                                                                                                                               ; work         ;
;                |tdl_da_lc:Utdldalc3n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc4n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc5n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc6n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc7n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc8n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                                                                ; work         ;
;                |tdl_da_lc:Utdldalc9n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                                                                ; work         ;
;       |fir:no_filter_00|                                                                                ; 1623 (0)          ; 2211 (0)     ; 154         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00                                                                                                                                                                                                                                                                                                 ; work         ;
;          |fir_ast:fir_ast_inst|                                                                         ; 1623 (0)          ; 2211 (0)     ; 154         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst                                                                                                                                                                                                                                                                            ; work         ;
;             |auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|                                   ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl                                                                                                                                                                                                                    ; work         ;
;             |auk_dspip_avalon_streaming_sink_fir_130:sink|                                              ; 37 (16)           ; 32 (16)      ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink                                                                                                                                                                                                                               ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 21 (0)            ; 16 (0)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                       ; work         ;
;                   |scfifo_ehh1:auto_generated|                                                          ; 21 (2)            ; 16 (1)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated                                                                                                                                                            ; work         ;
;                      |a_dpfifo_7s81:dpfifo|                                                             ; 19 (11)           ; 15 (7)       ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo                                                                                                                                       ; work         ;
;                         |altsyncram_ssf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram                                                                                                               ; work         ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                   ; work         ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr                                                                                                                       ; work         ;
;             |auk_dspip_avalon_streaming_source_fir_130:source|                                          ; 3 (3)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source                                                                                                                                                                                                                           ; work         ;
;             |fir_st:fircore|                                                                            ; 1581 (0)          ; 2144 (0)     ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore                                                                                                                                                                                                                                                             ; work         ;
;                |mac_tl:Umtl|                                                                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl                                                                                                                                                                                                                                                 ; work         ;
;                |par_ctrl:Uctrl|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                                                              ; work         ;
;                |rnd_dat:Urnd|                                                                           ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rnd_dat:Urnd                                                                                                                                                                                                                                                ; work         ;
;                |rom_lut_r_cen:Ur0_n_0_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_10_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_10_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur0_n_11_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_11_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur0_n_12_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_12_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur0_n_13_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_13_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur0_n_14_pp|                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_14_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur0_n_1_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_2_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_3_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_4_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_5_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_6_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_7_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_8_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_9_pp|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_9_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_0_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_10_pp|                                                              ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_10_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur1_n_11_pp|                                                              ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_11_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur1_n_12_pp|                                                              ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_12_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur1_n_13_pp|                                                              ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_13_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur1_n_14_pp|                                                              ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_14_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur1_n_1_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_2_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_3_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_4_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_5_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_6_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_7_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_8_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur1_n_9_pp|                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_9_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_0_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_10_pp|                                                              ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_10_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur2_n_11_pp|                                                              ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_11_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur2_n_12_pp|                                                              ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_12_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur2_n_13_pp|                                                              ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_13_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur2_n_14_pp|                                                              ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_14_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur2_n_1_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_2_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_3_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_4_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_5_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_6_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_7_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_8_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur2_n_9_pp|                                                               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_9_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_0_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_0_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_10_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_10_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur3_n_11_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_11_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur3_n_12_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_12_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur3_n_13_pp|                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_13_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur3_n_14_pp|                                                              ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp                                                                                                                                                                                                                                   ; work         ;
;                |rom_lut_r_cen:Ur3_n_1_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_1_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_2_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_2_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_3_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_3_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_4_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_4_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_5_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_5_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_6_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_6_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_7_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_7_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_8_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_8_pp                                                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur3_n_9_pp|                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_9_pp                                                                                                                                                                                                                                    ; work         ;
;                |sadd_cen:U_10_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_10_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_11_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_11_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_12_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_12_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_13_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_13_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_14_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_14_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_15_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_15_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_16_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_16_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_17_sym_add|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_17_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_18_sym_add|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add                                                                                                                                                                                                                                       ; work         ;
;                |sadd_cen:U_2_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_2_sym_add                                                                                                                                                                                                                                        ; work         ;
;                |sadd_cen:U_3_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_3_sym_add                                                                                                                                                                                                                                        ; work         ;
;                |sadd_cen:U_4_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_4_sym_add                                                                                                                                                                                                                                        ; work         ;
;                |sadd_cen:U_5_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_5_sym_add                                                                                                                                                                                                                                        ; work         ;
;                |sadd_cen:U_7_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_7_sym_add                                                                                                                                                                                                                                        ; work         ;
;                |sadd_cen:U_8_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_8_sym_add                                                                                                                                                                                                                                        ; work         ;
;                |sadd_cen:U_9_sym_add|                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_9_sym_add                                                                                                                                                                                                                                        ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|                                                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|                                                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|                                                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                      ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                      ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|                                                      ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|                                                      ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                      ; 10 (10)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|                                                      ; 8 (8)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                      ; 13 (13)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|                                                      ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|                                                      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|                                                      ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                      ; 15 (15)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|                                                      ; 13 (13)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                      ; 18 (18)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                      ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                      ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                      ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                      ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|                                                      ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|                                                      ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|                                                      ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                      ; 14 (14)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                      ; 14 (14)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|                                                      ; 14 (14)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|                                                      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                      ; 17 (17)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|                                                      ; 15 (15)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                      ; 20 (20)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|                                                      ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|                                                      ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|                                                      ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|                                                      ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|                                                      ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|                                                      ; 14 (14)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|                                                      ; 21 (21)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|                                                      ; 16 (16)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|                                                      ; 20 (20)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n                                                                                                                                                                                                                           ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                        ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                                                             ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                        ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                                                             ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                        ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc0n|                                                                   ; 7 (0)             ; 4 (0)        ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                                                                        ; work         ;
;                   |altshift_taps:data_out_rtl_0|                                                        ; 7 (0)             ; 4 (0)        ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|altshift_taps:data_out_rtl_0                                                                                                                                                                                                           ; work         ;
;                      |shift_taps_nnm:auto_generated|                                                    ; 7 (2)             ; 4 (2)        ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|altshift_taps:data_out_rtl_0|shift_taps_nnm:auto_generated                                                                                                                                                                             ; work         ;
;                         |altsyncram_0l31:altsyncram4|                                                   ; 0 (0)             ; 0 (0)        ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|altshift_taps:data_out_rtl_0|shift_taps_nnm:auto_generated|altsyncram_0l31:altsyncram4                                                                                                                                                 ; work         ;
;                         |cntr_6pf:cntr1|                                                                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|altshift_taps:data_out_rtl_0|shift_taps_nnm:auto_generated|cntr_6pf:cntr1                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc10n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc11n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc12n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc13n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc14n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc15n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc16n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc17n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc18n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc20n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc21n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc22n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc23n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc24n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc25n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc26n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc27n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc28n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc29n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc30n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc31n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc32n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc32n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc33n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc33n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc34n|                                                                  ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc34n                                                                                                                                                                                                                                       ; work         ;
;                |tdl_da_lc:Utdldalc3n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                                                                        ; work         ;
;                |tdl_da_lc:Utdldalc4n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                                                                        ; work         ;
;                |tdl_da_lc:Utdldalc5n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                                                                        ; work         ;
;                |tdl_da_lc:Utdldalc6n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                                                                        ; work         ;
;                |tdl_da_lc:Utdldalc7n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                                                                        ; work         ;
;                |tdl_da_lc:Utdldalc8n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                                                                        ; work         ;
;                |tdl_da_lc:Utdldalc9n|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                                                                        ; work         ;
;       |fir_out:fir_out_inst00|                                                                          ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                 ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 42 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                  ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 39 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                           ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                 ; work         ;
;       |fir_out:fir_out_inst01|                                                                          ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                 ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 42 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                  ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 39 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                           ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                 ; work         ;
;       |fir_out:fir_out_inst10|                                                                          ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                 ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 42 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                  ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 39 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                           ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                 ; work         ;
;       |fir_out:fir_out_inst11|                                                                          ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsource_probe:altsource_probe_component|                                                    ; 42 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                 ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                            ; 42 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                  ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                 ; 39 (22)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                           ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                 ; work         ;
;       |lpm_add:lpm|                                                                                     ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|lpm_add:lpm                                                                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|                                                            ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_0hj:auto_generated|                                                                ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated                                                                                                                                                                                                                                         ; work         ;
;       |nco91:sin1|                                                                                      ; 144 (0)           ; 164 (0)      ; 159744      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1                                                                                                                                                                                                                                                                                                       ; work         ;
;          |nco91_st:nco91_st_inst|                                                                       ; 144 (0)           ; 164 (0)      ; 159744      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst                                                                                                                                                                                                                                                                                ; work         ;
;             |asj_altqmcpipe:ux000|                                                                      ; 61 (29)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                           ; work         ;
;                |lpm_add_sub:acc|                                                                        ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_v4i:auto_generated|                                                          ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated                                                                                                                                                                                                                ; work         ;
;             |asj_dxx:ux002|                                                                             ; 29 (0)            ; 48 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:ux014|                                                                      ; 29 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_2uh:auto_generated|                                                          ; 29 (29)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated                                                                                                                                                                                                                     ; work         ;
;             |asj_dxx_g:ux001|                                                                           ; 6 (6)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                                                                ; work         ;
;             |asj_gam_dp:ux008|                                                                          ; 3 (3)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                                               ; work         ;
;             |asj_nco_as_m_cen:ux0122|                                                                   ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:altsyncram_component0|                                                       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_1791:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_1791:auto_generated                                                                                                                                                                                        ; work         ;
;             |asj_nco_as_m_cen:ux0123|                                                                   ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:altsyncram_component0|                                                       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_s691:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_s691:auto_generated                                                                                                                                                                                        ; work         ;
;             |asj_nco_as_m_dp_cen:ux0220|                                                                ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_ai72:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_ai72:auto_generated                                                                                                                                                                                      ; work         ;
;             |asj_nco_mady_cen:m0|                                                                       ; 26 (0)            ; 14 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                            ; work         ;
;                |altmult_add:ALTMULT_ADD_component|                                                      ; 26 (0)            ; 14 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                          ; work         ;
;                   |mult_add_gpb2:auto_generated|                                                        ; 26 (26)           ; 14 (14)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_gpb2:auto_generated                                                                                                                                                                                             ; work         ;
;                      |ded_mult_rj51:ded_mult1|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_gpb2:auto_generated|ded_mult_rj51:ded_mult1                                                                                                                                                                     ; work         ;
;                      |ded_mult_rj51:ded_mult2|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_gpb2:auto_generated|ded_mult_rj51:ded_mult2                                                                                                                                                                     ; work         ;
;             |asj_nco_mob_w:blk0|                                                                        ; 19 (6)            ; 27 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|                                                      ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_i7l:auto_generated|                                                          ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated                                                                                                                                                                                                ; work         ;
;       |nco91:sin2|                                                                                      ; 59 (0)            ; 52 (0)       ; 159813      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2                                                                                                                                                                                                                                                                                                       ; work         ;
;          |nco91_st:nco91_st_inst|                                                                       ; 59 (0)            ; 52 (0)       ; 159813      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst                                                                                                                                                                                                                                                                                ; work         ;
;             |asj_altqmcpipe:ux000|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                           ; work         ;
;             |asj_dxx:ux002|                                                                             ; 9 (0)             ; 8 (2)        ; 69          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:ux014|                                                                      ; 9 (0)             ; 6 (0)        ; 69          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_2uh:auto_generated|                                                          ; 9 (2)             ; 6 (2)        ; 69          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated                                                                                                                                                                                                                     ; work         ;
;                      |altshift_taps:pipeline_dffe_rtl_0|                                                ; 7 (0)             ; 4 (0)        ; 69          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|altshift_taps:pipeline_dffe_rtl_0                                                                                                                                                                                   ; work         ;
;                         |shift_taps_a6m:auto_generated|                                                 ; 7 (2)             ; 4 (2)        ; 69          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_a6m:auto_generated                                                                                                                                                     ; work         ;
;                            |altsyncram_vk31:altsyncram4|                                                ; 0 (0)             ; 0 (0)        ; 69          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4                                                                                                                         ; work         ;
;                            |cntr_6pf:cntr1|                                                             ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_a6m:auto_generated|cntr_6pf:cntr1                                                                                                                                      ; work         ;
;             |asj_gam_dp:ux008|                                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                                               ; work         ;
;             |asj_nco_as_m_cen:ux0122|                                                                   ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:altsyncram_component0|                                                       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_1791:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_1791:auto_generated                                                                                                                                                                                        ; work         ;
;             |asj_nco_as_m_cen:ux0123|                                                                   ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:altsyncram_component0|                                                       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_s691:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_s691:auto_generated                                                                                                                                                                                        ; work         ;
;             |asj_nco_as_m_dp_cen:ux0220|                                                                ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_ai72:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_ai72:auto_generated                                                                                                                                                                                      ; work         ;
;             |asj_nco_mady_cen:m0|                                                                       ; 26 (0)            ; 14 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                            ; work         ;
;                |altmult_add:ALTMULT_ADD_component|                                                      ; 26 (0)            ; 14 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                          ; work         ;
;                   |mult_add_gpb2:auto_generated|                                                        ; 26 (26)           ; 14 (14)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_gpb2:auto_generated                                                                                                                                                                                             ; work         ;
;                      |ded_mult_rj51:ded_mult1|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_gpb2:auto_generated|ded_mult_rj51:ded_mult1                                                                                                                                                                     ; work         ;
;                      |ded_mult_rj51:ded_mult2|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_gpb2:auto_generated|ded_mult_rj51:ded_mult2                                                                                                                                                                     ; work         ;
;             |asj_nco_mob_w:blk0|                                                                        ; 19 (6)            ; 27 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|                                                      ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_i7l:auto_generated|                                                          ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated                                                                                                                                                                                                ; work         ;
;       |pll:pll_100|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|pll:pll_100                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component                                                                                                                                                                                                                                                                              ; work         ;
;    |pzdyqx:nabboc|                                                                                      ; 124 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                    ; 124 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                             ; work         ;
;             |LQYT7093:MBPH5020|                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                         ; work         ;
;          |LQYT7093:LRYQ7721|                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                         ; work         ;
;          |PUDL0439:ESUL0435|                                                                            ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 673 (1)           ; 390 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 672 (614)         ; 390 (359)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 41 (41)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 490 (1)           ; 1130 (140)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 489 (0)           ; 990 (0)      ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 489 (20)          ; 990 (314)    ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_4124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 156 (10)          ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_1|                                                                     ; 490 (1)           ; 1130 (140)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 489 (0)           ; 990 (0)      ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 489 (20)          ; 990 (314)    ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_4124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 156 (10)          ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_2|                                                                     ; 491 (1)           ; 1130 (140)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 490 (0)           ; 990 (0)      ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 490 (20)          ; 990 (314)    ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_4124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 156 (10)          ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_3|                                                                     ; 491 (1)           ; 1130 (140)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 490 (0)           ; 990 (0)      ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 490 (20)          ; 990 (314)    ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_4124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 156 (10)          ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_4|                                                                     ; 491 (1)           ; 1130 (140)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 490 (0)           ; 990 (0)      ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 490 (20)          ; 990 (314)    ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_4124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 156 (10)          ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_5|                                                                     ; 491 (1)           ; 1130 (140)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 490 (0)           ; 990 (0)      ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 490 (20)          ; 990 (314)    ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_4124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 156 (10)          ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_6|                                                                     ; 537 (1)           ; 1298 (168)   ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 536 (0)           ; 1130 (0)     ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 536 (20)          ; 1130 (370)   ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_e124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 198 (1)           ; 436 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 168 (0)           ; 420 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 252 (252)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 168 (0)           ; 168 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 29 (29)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 170 (10)          ; 154 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_ngi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 84 (84)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_ADDA|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|altshift_taps:data_out_rtl_0|shift_taps_nnm:auto_generated|altsyncram_0l31:altsyncram4|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 3            ; 14           ; 3            ; 14           ; 42     ; None            ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_1791:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248  ; nco91_sin_f.hex ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_s691:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248  ; nco91_cos_f.hex ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_ai72:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; True Dual Port   ; 4096         ; 13           ; 4096         ; 13           ; 53248  ; nco91_sin_c.hex ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 3            ; 23           ; 3            ; 23           ; 69     ; None            ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_1791:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248  ; nco91_sin_f.hex ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_s691:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248  ; nco91_cos_f.hex ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_ai72:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; True Dual Port   ; 4096         ; 13           ; 4096         ; 13           ; 53248  ; nco91_sin_c.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 70           ; 2048         ; 70           ; 143360 ; None            ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 70           ; 2048         ; 70           ; 143360 ; None            ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 70           ; 2048         ; 70           ; 143360 ; None            ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 70           ; 2048         ; 70           ; 143360 ; None            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 70           ; 2048         ; 70           ; 143360 ; None            ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 70           ; 2048         ; 70           ; 143360 ; None            ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 84           ; 2048         ; 84           ; 172032 ; None            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                       ; IP Include File                                                                                                                 ;
+--------+------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst                                                                                    ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/adcda.v                                                                ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst                                                                                     ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/adcb.v                                                                 ;
; Altera ; FIR Compiler                 ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11                                                                                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir11.v                                                                ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/par_ctrl.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|mac_tl:Umtl                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rnd_dat:Urnd                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rnd_dat.v                                         ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source        ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd     ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst                                                                                    ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/dacda.v                                                                ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst                                                                                    ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/dacdb.v                                                                ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst                                                                                    ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/dataa.v                                                                ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst                                                                                    ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/datab.v                                                                ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00                                                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_out.v                                                              ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01                                                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_out.v                                                              ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10                                                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_out.v                                                              ;
; Altera ; In-System Sources and Probes ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11                                                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_out.v                                                              ;
; Altera ; FIR Compiler                 ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10                                                                                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir10.v                                                                ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/par_ctrl.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|mac_tl:Umtl                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rnd_dat:Urnd                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rnd_dat.v                                         ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source        ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd     ;
; Altera ; FIR Compiler                 ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01                                                                                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir01.v                                                                ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/par_ctrl.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|mac_tl:Umtl                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rnd_dat:Urnd                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rnd_dat.v                                         ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source        ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd     ;
; Altera ; LPM_ADD_SUB                  ; 9.1     ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|lpm_add:lpm                                                                                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/lpm_add.v                                                              ;
; Altera ; FIR Compiler                 ; 13.0    ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00                                                                                    ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir.v                                                                  ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_0_sym_add                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n      ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/par_ctrl.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|mac_tl:Umtl                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rnd_dat:Urnd                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/rnd_dat.v                                         ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc0n                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012)     ; N/A     ; May 2011     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source        ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd     ;
; Altera ; ALTPLL                       ; 9.1     ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|pll:pll_100                                                                                         ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/pll.v                                                                  ;
; Altera ; NCO                          ; 9.1     ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1                                                                                          ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco91.v                                                                ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0                                                ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mob_w.v                                            ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0                                                ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mob_w.v                                            ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0                                               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mady_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1                                               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_madx_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_altqmcpipe.v                                           ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001                                                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_dxx_g.v                                                ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002                                                     ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_dxx.v                                                  ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008                                                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_gam_dp.v                                               ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122                                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122                                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_derot:ux0136                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_derot.v                                            ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_apr_dxx:ux0219                                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_apr_dxx.v                                          ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220                                        ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_dp_cen.v                                      ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr                                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_isdr.v                                             ;
; Altera ; NCO                          ; 9.1     ; N/A          ; N/A           ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin2                                                                                          ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco91.v                                                                ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0                                                ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mob_w.v                                            ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0                                                ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mob_w.v                                            ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0                                               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_mady_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1                                               ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_madx_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_altqmcpipe.v                                           ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001                                                   ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_dxx_g.v                                                ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002                                                     ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_dxx.v                                                  ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008                                                  ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_gam_dp.v                                               ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122                                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122                                           ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_cen.v                                         ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_derot:ux0136                                              ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_derot.v                                            ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_apr_dxx:ux0219                                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_apr_dxx.v                                          ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220                                        ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_as_m_dp_cen.v                                      ;
; Altera ; NCO                          ; N/A     ; Nov 2009     ; OpenCore Plus ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr                                            ; C:/Users/guido/Desktop/PROGETTO CEP OFFICIAL/DE2_115_ADA/nco-library/asj_nco_isdr.v                                             ;
+--------+------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                   ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                    ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                    ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                    ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                    ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                    ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                   ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                    ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                    ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                    ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                    ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                    ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                  ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                   ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                   ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                   ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                   ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                   ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                             ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                              ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                              ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                              ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                              ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                              ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                    ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                        ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                        ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                        ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                         ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                             ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                             ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                             ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                      ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                     ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                     ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                     ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                     ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                     ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                          ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                              ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                              ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                              ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                       ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                      ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                      ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                      ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                      ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                      ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                          ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                              ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                              ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                              ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                       ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                      ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                      ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                      ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                      ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                      ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg       ; yes                                                              ; yes                                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg  ; yes                                                              ; yes                                        ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg ; yes                                                              ; yes                                        ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Register Name                                                                                                                     ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg       ; 500                        ; 2                                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg  ; 500                        ; 2                                     ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg ; 500                        ; 2                                     ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg ; 500                        ; 3                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_sop_int                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_eop_int                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_sop_int                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_eop_int                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_sop_int                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_eop_int                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_sop_int                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_eop_int                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[3..5,10,12]                              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[14]                                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[14]                                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[14]                                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[14]                                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[2,6..9,11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2,3]                                                              ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[4,5]                                                              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[6,7]                                                              ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8,9]                                                              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[10,11]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[12,13]                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14,15]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[16,17]                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[18,19]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[20,21]                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[22,23]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[24,25]                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[26,27]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[28..31]                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1..29]                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[30]                                                               ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[31]                                                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_start                                            ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_start                                       ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_start                                      ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_start                                      ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0..3] ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0..3] ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                    ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                    ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                     ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                            ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl|rdy_int                                                      ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|par_ctrl:Uctrl|rdy_int                                                      ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|par_ctrl:Uctrl|rdy_int                                                       ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|par_ctrl:Uctrl|rdy_int                                                              ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][33]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][32]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][33]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][33]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][32]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][33]                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][32]                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][28]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][33]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][28]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][32]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][33]                                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][12]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][13]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][12]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][13]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][12]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][13]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][12]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][13]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][12]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][13]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][17]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][18]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][19]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][22]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][23]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][20]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][21]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][22]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][23]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][18]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][19]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][20]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][21]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][22]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][23]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][16]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][17]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][18]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][19]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][20]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][21]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][22]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][23]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][12]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][13]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][12]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][13]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][12]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][13]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][16]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][20]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][21]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][22]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][23]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][25]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][12]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][13]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][12]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][13]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][14]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][12]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][13]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][12]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][13]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][12]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][13]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][15]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][12]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][13]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][32]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][32]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][32]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][32]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][32]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][31]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][32]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][32]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][32]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][30]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][23]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][30]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][19]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][20]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][21]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][22]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][23]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][29]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][30]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][9]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][10]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][11]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][9]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][10]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][11]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][12]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][9]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][10]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][11]                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][31]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][30]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][31]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][24]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][25]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][26]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][27]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][28]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][7]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][6]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][5]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][4]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][3]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][2]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][1]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][8]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][7]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][6]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][5]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][4]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][3]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][2]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][1]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][7]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][6]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][5]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][4]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][3]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][2]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][1]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][30]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][29]                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][30]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][0]                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][29]                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[14]                                              ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][28]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][29]                                       ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][28]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][28]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][14]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][13]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][14]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[4]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[4]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[10]                                      ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[6]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[4]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[10]                                      ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[6]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[4]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[10]                                      ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[6]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[4]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[10]                                      ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[6]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[4]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[6]                    ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[0]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[0]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[1]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[1]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[2]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[2]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[3]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[3]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[4]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[4]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[5]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[5]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[6]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[6]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[7]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[7]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[8]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[8]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[9]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[9]                            ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[10]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[10]                           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[11]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[11]                           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[12]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[12]                           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|tdl_da_lc:Utdldalc19n|data_out[13]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[13]                           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[14]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_cen:U_18_sym_add|res[13]                           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_stall_s                                    ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|sink_stall_reg   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_stall_int_d                          ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][14]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][13]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][14]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[2,6..9,11]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[1]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[4,5,10,12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[6..9,11]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[2]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[4,5,10,12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[6..9,11]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[2]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[4,5,10,12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[6..9,11]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[2]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[4,5,10,12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[3]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[6..9,11]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[2]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[1]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[2]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[0]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[0]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[1]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[1]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[2]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[2]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[3]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[3]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[4]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[4]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[5]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[5]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[6]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[6]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[7]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[7]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[8]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[8]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[9]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[9]                            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[10]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[10]                           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[11]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[11]                           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[12]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[12]                           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc19n|data_out[13]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[13]                           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[14]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_cen:U_18_sym_add|res[13]                           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[0]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[1]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[2]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[3]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[4]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[5]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[6]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[7]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[8]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[9]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[0]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[10]                      ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[0]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[11]                      ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[0]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[12]                      ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[0]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[13]                      ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[0]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc20n|data_out[13]                      ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_stall_s                                    ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|sink_stall_reg   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_stall_int_d                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][27]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][27]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][16]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][26]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][26]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][26]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][26]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][15]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][16]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][16]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][14]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][15]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][16]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][13]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][14]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][15]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][16]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[0]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[3..5,10,12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[1]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[4,5,10,12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[3]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[6..9,11]                                  ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[2]                    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[4,5,10,12]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[3]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[6..9,11]                                   ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[2]                     ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[0]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[0]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[1]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[1]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[2]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[2]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[3]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[3]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[4]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[4]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[5]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[5]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[6]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[6]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[7]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[7]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[8]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[8]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[9]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[9]                             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[10]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[10]                            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[11]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[11]                            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[12]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[12]                            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc19n|data_out[13]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[13]                            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[14]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_cen:U_18_sym_add|res[13]                            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[0]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[1]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[2]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[3]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[4]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[5]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[6]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[7]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[8]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[0]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[9]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[10]                       ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[11]                       ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[12]                       ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[13]                       ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[0]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc20n|data_out[13]                       ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_stall_s                                     ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|sink_stall_reg    ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_stall_int_d                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg  ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][26]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][11]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][12]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][11]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][12]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][7]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][9]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][11]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][5]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][6]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][7]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][9]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][12]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[10]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[8]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[12]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[11]                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[10]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[8]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[12]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[11]                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[10]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[8]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[12]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[11]                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[10]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[8]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[12]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[11]                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[10]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[8]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[12]                                              ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[11]                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[10]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[8]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[12]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[11]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[0]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[1]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[0]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[1]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[0]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[1]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[0]                                               ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[1]                           ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[0]                                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[1]                            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[0]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[0]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[1]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[1]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[2]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[2]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[3]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[3]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[4]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[4]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[5]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[5]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[6]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[6]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[7]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[7]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[8]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[8]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[9]                                                   ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[9]                                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[10]                                                  ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[10]                                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[11]                                                  ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[11]                                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[12]                                                  ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[12]                                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc19n|data_out[13]                                                  ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[13]                                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[14]                                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_18_sym_add|res[13]                                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_stall_s                                          ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|sink_stall_reg         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_stall_int_d                                ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg       ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[3]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[7]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[8]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[8]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[9]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[3]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[7]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[8]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[8]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[9]                                                                         ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[0..28]                   ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]  ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[13]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[12]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[10]                                          ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][10]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[8]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][8]            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[6]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][6]            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[4]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][4]            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[2]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][2]            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc21n|data_out[0]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][0]            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][15]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][0]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc22n|data_out[0]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][4]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc22n|data_out[4]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][8]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc22n|data_out[8]                       ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][12]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc22n|data_out[12]                      ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[13]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][14]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[12]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[10]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][10]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[8]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][8]             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[6]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][6]             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[4]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][4]             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[2]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][2]             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc21n|data_out[0]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][0]             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][0]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc22n|data_out[0]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][4]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc22n|data_out[4]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][8]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc22n|data_out[8]                        ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][12]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc22n|data_out[12]                       ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][22]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][25]                   ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc23n|data_out[8]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][8]            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc23n|data_out[0]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][0]            ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][0]                                ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc24n|data_out[0]                       ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc23n|data_out[8]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][8]             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc23n|data_out[0]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][0]             ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][0]                                 ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc24n|data_out[0]                        ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|tdl_da_lc:Utdldalc25n|data_out[0]                                           ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][0]              ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|tdl_da_lc:Utdldalc25n|data_out[0]                                            ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][0]               ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[0]                                                                               ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[0]                                                           ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[1]                                                                               ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[1]                                                           ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[2]                                                                               ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[2]                                                           ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[3]                                                                               ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[3]                                                           ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                               ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                           ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                            ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                        ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                           ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                       ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                           ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                       ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                           ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                       ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                           ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                       ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                           ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                       ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                           ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                       ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]                                     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0]               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int1[0..13]                            ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0]               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int1[0..13]                            ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0]                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int1[0..13]                             ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0]                     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int1[0..13]                                  ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1                             ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1                             ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1                              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|first_data                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|first_data                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|first_data                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|first_data                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][28]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][15]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][16]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][17]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][18]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]           ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][26]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][26]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][27]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][15]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][16]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][17]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][18]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][25]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][25]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][23]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                        ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][10]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][11]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][12]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                    ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[10]                                                                        ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[10]                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cs[10]                                                                        ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[10]                                               ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                      ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[0]   ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                      ; Merged with DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[1]   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][27]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][20]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][21]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][22]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][23]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][24]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][25]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]           ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][20]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][21]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][22]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][23]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][24]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][25]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][26]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][24]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][15]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][16]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][17]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][20]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                   ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][28]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][29]                               ; Merged with DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][26]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][26]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][27]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][28]                               ; Merged with DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]           ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][26]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][27]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][28]                                ; Merged with DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]            ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][25]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][25]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][21]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][22]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][23]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][24]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][26]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][27]                                       ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                   ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][27]                                         ; Merged with DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][26]                     ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg                     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg                     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.start                          ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.sop                            ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.run1                           ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.st_err                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.end1                           ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.start                          ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.sop                            ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.run1                           ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.st_err                         ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.end1                           ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.start                           ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.sop                             ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.run1                            ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.st_err                          ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.end1                            ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.start                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.sop                                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.run1                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.st_err                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.end1                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.start                                      ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.stall                                      ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.st_err                                     ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.start                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.stall                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.st_err                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.start                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.stall                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.st_err                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.start                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.stall                                ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.st_err                               ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.end1                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.end1                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.end1                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.end1                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.normal                                 ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_ready                        ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.normal                            ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_ready                   ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.normal                           ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_ready                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.normal                           ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_ready                  ; Lost fanout                                                                                                                                          ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_not_ready                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_not_ready               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_not_ready              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_not_ready              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Total Number of Removed Registers = 3946                                                                                                                     ;                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[14]           ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][21],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][22],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][23],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][24],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][29]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[14]           ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][21],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][22],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][23],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][24],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][29]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[14]           ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][21],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][22],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][23],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][24],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][29]                 ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][28]             ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][28],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][30],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][31],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][32],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][30],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][31]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][28]             ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][28],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][32],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][31]                         ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][1]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][22],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][23],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][24],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[14]           ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][22],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][23],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][24],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][29]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][5]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][23],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][24],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]     ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][32],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][31]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[14]           ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][24],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][29]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]     ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][31],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]      ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30]                  ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[2]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][20],                 ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][21],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][22],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][23],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][25]                  ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][24],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][25],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][26],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][28]                 ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]     ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][31],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][32],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][31]                 ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]     ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][31],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][32],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][31]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[14]          ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][26],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][27],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][29]                 ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][28]           ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][31]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][28]           ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][31]                         ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]      ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][29],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29]                  ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][27],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][28],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][3]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][29]   ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][29],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][31]                 ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[14]                                ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][29],                        ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][30]                         ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[14]          ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][28],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][29]                 ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]   ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][31]                 ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][30]   ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30],                ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][31]                 ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][29]    ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][29],                 ;
;                                                                                                                                  ;                           ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][30]                  ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[3]           ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][24],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][26]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][29],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][29],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][29],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][29],                ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][5]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][1]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][5]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][1]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][5]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][1]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][8]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][5]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][1]            ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][28],                        ;
;                                                                                                                                  ; due to stuck port data_in ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][29]                         ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                                    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]        ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl|rdy_to_ld                        ; Stuck at VCC              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|par_ctrl:Uctrl|rdy_int                                        ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|par_ctrl:Uctrl|rdy_to_ld                        ; Stuck at VCC              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|par_ctrl:Uctrl|rdy_int                                        ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                ; Stuck at VCC              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|par_ctrl:Uctrl|rdy_int                                                ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]     ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]     ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                 ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]     ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                 ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][3]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][30]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][1]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][29]    ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][29]                  ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][1]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][8]     ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][29]                  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]     ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][29]                  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][8]     ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][29]                  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][4]     ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][29]                  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][5]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][8]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][5]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][29]                 ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|par_ctrl:Uctrl|rdy_to_ld                         ; Stuck at VCC              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|par_ctrl:Uctrl|rdy_int                                         ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]      ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                  ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]      ; Lost Fanouts              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                  ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][8]     ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][0]                   ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]         ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0]       ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]    ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]   ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0] ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]   ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0] ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1 ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg       ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1 ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg       ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1  ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg        ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1       ; Stuck at GND              ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg             ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17640 ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 178   ;
; Number of registers using Asynchronous Clear ; 3482  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12029 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 94                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                         ; Megafunction                                                                                                                         ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_f[0..11]                                               ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|pipeline_dffe_rtl_0 ; SHIFT_TAPS ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|dxxpdo[5..26]                                                     ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|pipeline_dffe_rtl_0 ; SHIFT_TAPS ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|pipeline_dffe[5..26] ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|pipeline_dffe_rtl_0 ; SHIFT_TAPS ;
; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0..9]                                          ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|pipeline_dffe_rtl_0 ; SHIFT_TAPS ;
; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001|lsfr_reg[0..2]                                                  ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|pipeline_dffe_rtl_0 ; SHIFT_TAPS ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc2n|data_out[0..13]                         ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|data_out_rtl_0                         ; SHIFT_TAPS ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc1n|data_out[0..13]                         ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|data_out_rtl_0                         ; SHIFT_TAPS ;
; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|data_out[0..13]                         ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|data_out_rtl_0                         ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[5]                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[4]                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[11]                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[9]                                                                                                                         ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                             ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |DE2_115_ADDA|DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]             ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_ADDA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst ;
+-----------------+-------+------+-------------------------------------------------+
; Assignment      ; Value ; From ; To                                              ;
+-----------------+-------+------+-------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                               ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                               ;
+-----------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore ;
+-----------------+-------+------+----------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                             ;
+-----------------+-------+------+----------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                              ;
+-----------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst ;
+-----------------+-------+------+------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                   ;
+-----------------+-------+------+------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                    ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                    ;
+-----------------+-------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                    ;
+-----------------+-------+------+-------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                     ;
+-----------------+-------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                    ;
+-----------------+-------+------+-------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                     ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                     ;
+-----------------+-------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; mpr            ; 13              ; Signed Integer                                                  ;
; opr            ; 26              ; Signed Integer                                                  ;
; oprp1          ; 27              ; Signed Integer                                                  ;
; apr            ; 32              ; Signed Integer                                                  ;
; apri           ; 24              ; Signed Integer                                                  ;
; aprf           ; 32              ; Signed Integer                                                  ;
; aprp           ; 16              ; Signed Integer                                                  ;
; aprid          ; 29              ; Signed Integer                                                  ;
; dpri           ; 5               ; Signed Integer                                                  ;
; rdw            ; 13              ; Signed Integer                                                  ;
; rawc           ; 12              ; Signed Integer                                                  ;
; rnwc           ; 4096            ; Signed Integer                                                  ;
; rawf           ; 12              ; Signed Integer                                                  ;
; rnwf           ; 4096            ; Signed Integer                                                  ;
; Pn             ; 4194304         ; Signed Integer                                                  ;
; mxnbc          ; 53248           ; Signed Integer                                                  ;
; mxnbf          ; 53248           ; Signed Integer                                                  ;
; rsfc           ; nco91_sin_c.hex ; String                                                          ;
; rsff           ; nco91_sin_f.hex ; String                                                          ;
; rcfc           ; nco91_cos_c.hex ; String                                                          ;
; rcff           ; nco91_cos_f.hex ; String                                                          ;
; nc             ; 1               ; Signed Integer                                                  ;
; log2nc         ; 0               ; Signed Integer                                                  ;
; outselinit     ; -1              ; Signed Integer                                                  ;
; paci0          ; 0               ; Signed Integer                                                  ;
; paci1          ; 0               ; Signed Integer                                                  ;
; paci2          ; 0               ; Signed Integer                                                  ;
; paci3          ; 0               ; Signed Integer                                                  ;
; paci4          ; 0               ; Signed Integer                                                  ;
; paci5          ; 0               ; Signed Integer                                                  ;
; paci6          ; 0               ; Signed Integer                                                  ;
; paci7          ; 0               ; Signed Integer                                                  ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; mpr            ; 13              ; Signed Integer                                                  ;
; opr            ; 26              ; Signed Integer                                                  ;
; oprp1          ; 27              ; Signed Integer                                                  ;
; apr            ; 32              ; Signed Integer                                                  ;
; apri           ; 24              ; Signed Integer                                                  ;
; aprf           ; 32              ; Signed Integer                                                  ;
; aprp           ; 16              ; Signed Integer                                                  ;
; aprid          ; 29              ; Signed Integer                                                  ;
; dpri           ; 5               ; Signed Integer                                                  ;
; rdw            ; 13              ; Signed Integer                                                  ;
; rawc           ; 12              ; Signed Integer                                                  ;
; rnwc           ; 4096            ; Signed Integer                                                  ;
; rawf           ; 12              ; Signed Integer                                                  ;
; rnwf           ; 4096            ; Signed Integer                                                  ;
; Pn             ; 4194304         ; Signed Integer                                                  ;
; mxnbc          ; 53248           ; Signed Integer                                                  ;
; mxnbf          ; 53248           ; Signed Integer                                                  ;
; rsfc           ; nco91_sin_c.hex ; String                                                          ;
; rsff           ; nco91_sin_f.hex ; String                                                          ;
; rcfc           ; nco91_cos_c.hex ; String                                                          ;
; rcff           ; nco91_cos_f.hex ; String                                                          ;
; nc             ; 1               ; Signed Integer                                                  ;
; log2nc         ; 0               ; Signed Integer                                                  ;
; outselinit     ; -1              ; Signed Integer                                                  ;
; paci0          ; 0               ; Signed Integer                                                  ;
; paci1          ; 0               ; Signed Integer                                                  ;
; paci2          ; 0               ; Signed Integer                                                  ;
; paci3          ; 0               ; Signed Integer                                                  ;
; paci4          ; 0               ; Signed Integer                                                  ;
; paci5          ; 0               ; Signed Integer                                                  ;
; paci6          ; 0               ; Signed Integer                                                  ;
; paci7          ; 0               ; Signed Integer                                                  ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------------------------+
; Parameter Name                ; Value                 ; Type                                         ;
+-------------------------------+-----------------------+----------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                      ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                      ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                      ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                      ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                      ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                      ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                      ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                      ;
; LOCK_HIGH                     ; 1                     ; Untyped                                      ;
; LOCK_LOW                      ; 1                     ; Untyped                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                      ;
; SKIP_VCO                      ; OFF                   ; Untyped                                      ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                      ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                      ;
; BANDWIDTH                     ; 0                     ; Untyped                                      ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                      ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                      ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                      ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK1_MULTIPLY_BY              ; 5                     ; Signed Integer                               ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer                               ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK1_DIVIDE_BY                ; 4                     ; Signed Integer                               ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer                               ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                      ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                      ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                      ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                      ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                      ;
; VCO_MIN                       ; 0                     ; Untyped                                      ;
; VCO_MAX                       ; 0                     ; Untyped                                      ;
; VCO_CENTER                    ; 0                     ; Untyped                                      ;
; PFD_MIN                       ; 0                     ; Untyped                                      ;
; PFD_MAX                       ; 0                     ; Untyped                                      ;
; M_INITIAL                     ; 0                     ; Untyped                                      ;
; M                             ; 0                     ; Untyped                                      ;
; N                             ; 1                     ; Untyped                                      ;
; M2                            ; 1                     ; Untyped                                      ;
; N2                            ; 1                     ; Untyped                                      ;
; SS                            ; 1                     ; Untyped                                      ;
; C0_HIGH                       ; 0                     ; Untyped                                      ;
; C1_HIGH                       ; 0                     ; Untyped                                      ;
; C2_HIGH                       ; 0                     ; Untyped                                      ;
; C3_HIGH                       ; 0                     ; Untyped                                      ;
; C4_HIGH                       ; 0                     ; Untyped                                      ;
; C5_HIGH                       ; 0                     ; Untyped                                      ;
; C6_HIGH                       ; 0                     ; Untyped                                      ;
; C7_HIGH                       ; 0                     ; Untyped                                      ;
; C8_HIGH                       ; 0                     ; Untyped                                      ;
; C9_HIGH                       ; 0                     ; Untyped                                      ;
; C0_LOW                        ; 0                     ; Untyped                                      ;
; C1_LOW                        ; 0                     ; Untyped                                      ;
; C2_LOW                        ; 0                     ; Untyped                                      ;
; C3_LOW                        ; 0                     ; Untyped                                      ;
; C4_LOW                        ; 0                     ; Untyped                                      ;
; C5_LOW                        ; 0                     ; Untyped                                      ;
; C6_LOW                        ; 0                     ; Untyped                                      ;
; C7_LOW                        ; 0                     ; Untyped                                      ;
; C8_LOW                        ; 0                     ; Untyped                                      ;
; C9_LOW                        ; 0                     ; Untyped                                      ;
; C0_INITIAL                    ; 0                     ; Untyped                                      ;
; C1_INITIAL                    ; 0                     ; Untyped                                      ;
; C2_INITIAL                    ; 0                     ; Untyped                                      ;
; C3_INITIAL                    ; 0                     ; Untyped                                      ;
; C4_INITIAL                    ; 0                     ; Untyped                                      ;
; C5_INITIAL                    ; 0                     ; Untyped                                      ;
; C6_INITIAL                    ; 0                     ; Untyped                                      ;
; C7_INITIAL                    ; 0                     ; Untyped                                      ;
; C8_INITIAL                    ; 0                     ; Untyped                                      ;
; C9_INITIAL                    ; 0                     ; Untyped                                      ;
; C0_MODE                       ; BYPASS                ; Untyped                                      ;
; C1_MODE                       ; BYPASS                ; Untyped                                      ;
; C2_MODE                       ; BYPASS                ; Untyped                                      ;
; C3_MODE                       ; BYPASS                ; Untyped                                      ;
; C4_MODE                       ; BYPASS                ; Untyped                                      ;
; C5_MODE                       ; BYPASS                ; Untyped                                      ;
; C6_MODE                       ; BYPASS                ; Untyped                                      ;
; C7_MODE                       ; BYPASS                ; Untyped                                      ;
; C8_MODE                       ; BYPASS                ; Untyped                                      ;
; C9_MODE                       ; BYPASS                ; Untyped                                      ;
; C0_PH                         ; 0                     ; Untyped                                      ;
; C1_PH                         ; 0                     ; Untyped                                      ;
; C2_PH                         ; 0                     ; Untyped                                      ;
; C3_PH                         ; 0                     ; Untyped                                      ;
; C4_PH                         ; 0                     ; Untyped                                      ;
; C5_PH                         ; 0                     ; Untyped                                      ;
; C6_PH                         ; 0                     ; Untyped                                      ;
; C7_PH                         ; 0                     ; Untyped                                      ;
; C8_PH                         ; 0                     ; Untyped                                      ;
; C9_PH                         ; 0                     ; Untyped                                      ;
; L0_HIGH                       ; 1                     ; Untyped                                      ;
; L1_HIGH                       ; 1                     ; Untyped                                      ;
; G0_HIGH                       ; 1                     ; Untyped                                      ;
; G1_HIGH                       ; 1                     ; Untyped                                      ;
; G2_HIGH                       ; 1                     ; Untyped                                      ;
; G3_HIGH                       ; 1                     ; Untyped                                      ;
; E0_HIGH                       ; 1                     ; Untyped                                      ;
; E1_HIGH                       ; 1                     ; Untyped                                      ;
; E2_HIGH                       ; 1                     ; Untyped                                      ;
; E3_HIGH                       ; 1                     ; Untyped                                      ;
; L0_LOW                        ; 1                     ; Untyped                                      ;
; L1_LOW                        ; 1                     ; Untyped                                      ;
; G0_LOW                        ; 1                     ; Untyped                                      ;
; G1_LOW                        ; 1                     ; Untyped                                      ;
; G2_LOW                        ; 1                     ; Untyped                                      ;
; G3_LOW                        ; 1                     ; Untyped                                      ;
; E0_LOW                        ; 1                     ; Untyped                                      ;
; E1_LOW                        ; 1                     ; Untyped                                      ;
; E2_LOW                        ; 1                     ; Untyped                                      ;
; E3_LOW                        ; 1                     ; Untyped                                      ;
; L0_INITIAL                    ; 1                     ; Untyped                                      ;
; L1_INITIAL                    ; 1                     ; Untyped                                      ;
; G0_INITIAL                    ; 1                     ; Untyped                                      ;
; G1_INITIAL                    ; 1                     ; Untyped                                      ;
; G2_INITIAL                    ; 1                     ; Untyped                                      ;
; G3_INITIAL                    ; 1                     ; Untyped                                      ;
; E0_INITIAL                    ; 1                     ; Untyped                                      ;
; E1_INITIAL                    ; 1                     ; Untyped                                      ;
; E2_INITIAL                    ; 1                     ; Untyped                                      ;
; E3_INITIAL                    ; 1                     ; Untyped                                      ;
; L0_MODE                       ; BYPASS                ; Untyped                                      ;
; L1_MODE                       ; BYPASS                ; Untyped                                      ;
; G0_MODE                       ; BYPASS                ; Untyped                                      ;
; G1_MODE                       ; BYPASS                ; Untyped                                      ;
; G2_MODE                       ; BYPASS                ; Untyped                                      ;
; G3_MODE                       ; BYPASS                ; Untyped                                      ;
; E0_MODE                       ; BYPASS                ; Untyped                                      ;
; E1_MODE                       ; BYPASS                ; Untyped                                      ;
; E2_MODE                       ; BYPASS                ; Untyped                                      ;
; E3_MODE                       ; BYPASS                ; Untyped                                      ;
; L0_PH                         ; 0                     ; Untyped                                      ;
; L1_PH                         ; 0                     ; Untyped                                      ;
; G0_PH                         ; 0                     ; Untyped                                      ;
; G1_PH                         ; 0                     ; Untyped                                      ;
; G2_PH                         ; 0                     ; Untyped                                      ;
; G3_PH                         ; 0                     ; Untyped                                      ;
; E0_PH                         ; 0                     ; Untyped                                      ;
; E1_PH                         ; 0                     ; Untyped                                      ;
; E2_PH                         ; 0                     ; Untyped                                      ;
; E3_PH                         ; 0                     ; Untyped                                      ;
; M_PH                          ; 0                     ; Untyped                                      ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                      ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                      ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                      ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                      ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                      ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                      ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                      ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                      ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                      ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                      ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                      ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                      ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                      ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                      ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                      ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                      ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                      ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                      ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                      ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                      ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                      ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PLLENA                   ; PORT_USED             ; Untyped                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                      ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                      ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                      ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                      ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                      ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                               ;
+-------------------------------+-----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component ;
+------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                         ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                         ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                ;
; USE_WYS                ; OFF          ; Untyped                                                                ;
; STYLE                  ; FAST         ; Untyped                                                                ;
; CBXI_PARAMETER         ; add_sub_0hj  ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                         ;
+------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                               ;
; COEF_WIDTH     ; 14    ; Signed Integer                                                                               ;
; ACCUM_WIDTH    ; 28    ; Signed Integer                                                                               ;
; MSB_RM         ; 0     ; Signed Integer                                                                               ;
; LSB_RM         ; 14    ; Signed Integer                                                                               ;
; WIDTH_SAT      ; 14    ; Signed Integer                                                                               ;
; TOT_WIDTH      ; 28    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                                      ;
; COEF_WIDTH     ; 14    ; Signed Integer                                                                                      ;
; ACCUM_WIDTH    ; 29    ; Signed Integer                                                                                      ;
; MSB_RM         ; 0     ; Signed Integer                                                                                      ;
; LSB_RM         ; 15    ; Signed Integer                                                                                      ;
; WIDTH_SAT      ; 14    ; Signed Integer                                                                                      ;
; TOT_WIDTH      ; 29    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 14    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 29    ; Signed Integer                                                                                       ;
; MSB_RM         ; 0     ; Signed Integer                                                                                       ;
; LSB_RM         ; 15    ; Signed Integer                                                                                       ;
; WIDTH_SAT      ; 14    ; Signed Integer                                                                                       ;
; TOT_WIDTH      ; 29    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 14    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 30    ; Signed Integer                                                                                       ;
; MSB_RM         ; 0     ; Signed Integer                                                                                       ;
; LSB_RM         ; 16    ; Signed Integer                                                                                       ;
; WIDTH_SAT      ; 14    ; Signed Integer                                                                                       ;
; TOT_WIDTH      ; 30    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                  ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                                        ;
; instance_id             ; fir             ; String                                                                                ;
; probe_width             ; 14              ; Signed Integer                                                                        ;
; source_width            ; 1               ; Signed Integer                                                                        ;
; source_initial_value    ;  0              ; String                                                                                ;
; enable_metastability    ; NO              ; String                                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                  ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                                        ;
; instance_id             ; fir             ; String                                                                                ;
; probe_width             ; 14              ; Signed Integer                                                                        ;
; source_width            ; 1               ; Signed Integer                                                                        ;
; source_initial_value    ;  0              ; String                                                                                ;
; enable_metastability    ; NO              ; String                                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                  ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                                        ;
; instance_id             ; fir             ; String                                                                                ;
; probe_width             ; 14              ; Signed Integer                                                                        ;
; source_width            ; 1               ; Signed Integer                                                                        ;
; source_initial_value    ;  0              ; String                                                                                ;
; enable_metastability    ; NO              ; String                                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                  ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                                        ;
; instance_id             ; fir             ; String                                                                                ;
; probe_width             ; 14              ; Signed Integer                                                                        ;
; source_width            ; 1               ; Signed Integer                                                                        ;
; source_initial_value    ;  0              ; String                                                                                ;
; enable_metastability    ; NO              ; String                                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                            ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                          ;
; lpm_hint                ; UNUSED          ; String                                                                          ;
; sld_auto_instance_index ; YES             ; String                                                                          ;
; sld_instance_index      ; 0               ; Signed Integer                                                                  ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                  ;
; sld_ir_width            ; 4               ; Signed Integer                                                                  ;
; instance_id             ; da              ; String                                                                          ;
; probe_width             ; 14              ; Signed Integer                                                                  ;
; source_width            ; 1               ; Signed Integer                                                                  ;
; source_initial_value    ;  0              ; String                                                                          ;
; enable_metastability    ; NO              ; String                                                                          ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                            ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                          ;
; lpm_hint                ; UNUSED          ; String                                                                          ;
; sld_auto_instance_index ; YES             ; String                                                                          ;
; sld_instance_index      ; 0               ; Signed Integer                                                                  ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                  ;
; sld_ir_width            ; 4               ; Signed Integer                                                                  ;
; instance_id             ; datb            ; String                                                                          ;
; probe_width             ; 14              ; Signed Integer                                                                  ;
; source_width            ; 1               ; Signed Integer                                                                  ;
; source_initial_value    ;  0              ; String                                                                          ;
; enable_metastability    ; NO              ; String                                                                          ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                            ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                          ;
; lpm_hint                ; UNUSED          ; String                                                                          ;
; sld_auto_instance_index ; YES             ; String                                                                          ;
; sld_instance_index      ; 0               ; Signed Integer                                                                  ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                  ;
; sld_ir_width            ; 4               ; Signed Integer                                                                  ;
; instance_id             ; daca            ; String                                                                          ;
; probe_width             ; 14              ; Signed Integer                                                                  ;
; source_width            ; 1               ; Signed Integer                                                                  ;
; source_initial_value    ;  0              ; String                                                                          ;
; enable_metastability    ; NO              ; String                                                                          ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                            ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                          ;
; lpm_hint                ; UNUSED          ; String                                                                          ;
; sld_auto_instance_index ; YES             ; String                                                                          ;
; sld_instance_index      ; 0               ; Signed Integer                                                                  ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                  ;
; sld_ir_width            ; 4               ; Signed Integer                                                                  ;
; instance_id             ; dacb            ; String                                                                          ;
; probe_width             ; 14              ; Signed Integer                                                                  ;
; source_width            ; 1               ; Signed Integer                                                                  ;
; source_initial_value    ;  0              ; String                                                                          ;
; enable_metastability    ; NO              ; String                                                                          ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                            ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                          ;
; lpm_hint                ; UNUSED          ; String                                                                          ;
; sld_auto_instance_index ; YES             ; String                                                                          ;
; sld_instance_index      ; 0               ; Signed Integer                                                                  ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                  ;
; sld_ir_width            ; 4               ; Signed Integer                                                                  ;
; instance_id             ; adca            ; String                                                                          ;
; probe_width             ; 14              ; Signed Integer                                                                  ;
; source_width            ; 1               ; Signed Integer                                                                  ;
; source_initial_value    ;  0              ; String                                                                          ;
; enable_metastability    ; NO              ; String                                                                          ;
+-------------------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                           ;
+-------------------------+-----------------+--------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                         ;
; lpm_hint                ; UNUSED          ; String                                                                         ;
; sld_auto_instance_index ; YES             ; String                                                                         ;
; sld_instance_index      ; 0               ; Signed Integer                                                                 ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                 ;
; sld_ir_width            ; 4               ; Signed Integer                                                                 ;
; instance_id             ; adcb            ; String                                                                         ;
; probe_width             ; 14              ; Signed Integer                                                                 ;
; source_width            ; 1               ; Signed Integer                                                                 ;
; source_initial_value    ;  0              ; String                                                                         ;
; enable_metastability    ; NO              ; String                                                                         ;
+-------------------------+-----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 49528                                                                                                                                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 2232                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 235                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 49528                                                                                                                                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 32200                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 235                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334530                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 49528                                                                                                                                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 15481                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 235                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_3                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334531                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 49528                                                                                                                                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 19975                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 235                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_4                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334532                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 5313                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 7307                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 235                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_5                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334533                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 49528                                                                                                                                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 28405                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 235                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_6                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334534                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 84                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 84                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 4655                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 26219                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 277                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 1                                                       ;
; Entity Instance               ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst" ;
+--------+--------+----------+------------------------------------+
; Port   ; Type   ; Severity ; Details                            ;
+--------+--------+----------+------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected             ;
+--------+--------+----------+------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|adcda:adcda_inst" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|dacda:dacda_inst" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|datab:datab_inst" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|dataa:dataa_inst" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11" ;
+--------+--------+----------+-------------------------------------------+
; Port   ; Type   ; Severity ; Details                                   ;
+--------+--------+----------+-------------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected                    ;
+--------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10" ;
+--------+--------+----------+-------------------------------------------+
; Port   ; Type   ; Severity ; Details                                   ;
+--------+--------+----------+-------------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected                    ;
+--------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01" ;
+--------+--------+----------+-------------------------------------------+
; Port   ; Type   ; Severity ; Details                                   ;
+--------+--------+----------+-------------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected                    ;
+--------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00" ;
+--------+--------+----------+-------------------------------------------+
; Port   ; Type   ; Severity ; Details                                   ;
+--------+--------+----------+-------------------------------------------+
; source ; Output ; Info     ; Explicitly unconnected                    ;
+--------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir11:band_pass_11" ;
+------------------+--------+----------+-----------------------------+
; Port             ; Type   ; Severity ; Details                     ;
+------------------+--------+----------+-----------------------------+
; reset_n          ; Input  ; Info     ; Stuck at VCC                ;
; ast_sink_valid   ; Input  ; Info     ; Stuck at VCC                ;
; ast_source_ready ; Input  ; Info     ; Stuck at VCC                ;
; ast_sink_error   ; Input  ; Info     ; Stuck at GND                ;
; ast_sink_ready   ; Output ; Info     ; Explicitly unconnected      ;
; ast_source_valid ; Output ; Info     ; Explicitly unconnected      ;
; ast_source_error ; Output ; Info     ; Explicitly unconnected      ;
+------------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir10:high_pass_10" ;
+------------------+--------+----------+-----------------------------+
; Port             ; Type   ; Severity ; Details                     ;
+------------------+--------+----------+-----------------------------+
; reset_n          ; Input  ; Info     ; Stuck at VCC                ;
; ast_sink_valid   ; Input  ; Info     ; Stuck at VCC                ;
; ast_source_ready ; Input  ; Info     ; Stuck at VCC                ;
; ast_sink_error   ; Input  ; Info     ; Stuck at GND                ;
; ast_sink_ready   ; Output ; Info     ; Explicitly unconnected      ;
; ast_source_valid ; Output ; Info     ; Explicitly unconnected      ;
; ast_source_error ; Output ; Info     ; Explicitly unconnected      ;
+------------------+--------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir01:low_pass_01" ;
+------------------+--------+----------+----------------------------+
; Port             ; Type   ; Severity ; Details                    ;
+------------------+--------+----------+----------------------------+
; reset_n          ; Input  ; Info     ; Stuck at VCC               ;
; ast_sink_valid   ; Input  ; Info     ; Stuck at VCC               ;
; ast_source_ready ; Input  ; Info     ; Stuck at VCC               ;
; ast_sink_error   ; Input  ; Info     ; Stuck at GND               ;
; ast_sink_ready   ; Output ; Info     ; Explicitly unconnected     ;
; ast_source_valid ; Output ; Info     ; Explicitly unconnected     ;
; ast_source_error ; Output ; Info     ; Explicitly unconnected     ;
+------------------+--------+----------+----------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|fir:no_filter_00" ;
+------------------+--------+----------+---------------------------+
; Port             ; Type   ; Severity ; Details                   ;
+------------------+--------+----------+---------------------------+
; reset_n          ; Input  ; Info     ; Stuck at VCC              ;
; ast_sink_valid   ; Input  ; Info     ; Stuck at VCC              ;
; ast_source_ready ; Input  ; Info     ; Stuck at VCC              ;
; ast_sink_error   ; Input  ; Info     ; Stuck at GND              ;
; ast_sink_ready   ; Output ; Info     ; Explicitly unconnected    ;
; ast_source_valid ; Output ; Info     ; Explicitly unconnected    ;
; ast_source_error ; Output ; Info     ; Explicitly unconnected    ;
+------------------+--------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|nco91:sin2"                                                                                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fsin_o ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (14 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; fcos_o ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_ADDA_TOP:U1|nco91:sin1"                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fsin_o    ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (14 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; fcos_o    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 70                  ; 70               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; auto_signaltap_1 ; 70                  ; 70               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 2              ; auto_signaltap_2 ; 70                  ; 70               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 3              ; auto_signaltap_3 ; 70                  ; 70               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 4              ; auto_signaltap_4 ; 70                  ; 70               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 5              ; auto_signaltap_5 ; 70                  ; 70               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 6              ; auto_signaltap_6 ; 84                  ; 84               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
; pzdyqx:nabboc  ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                       ; Details ;
+--------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe_component.probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|pll:pll_100|c0                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0                                                                                           ; N/A     ;
+--------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                                                                      ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                       ; Details ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacda:dacda_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|pll:pll_100|c0             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0                                                                                           ; N/A     ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_2"                                                                                                                                                                                                                            ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                       ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                            ; N/A     ;
; DE2_115_ADDA_TOP:U1|pll:pll_100|c0                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0                                                                                           ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_3"                                                                                                                                                                                                                            ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                       ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                       ; N/A     ;
; DE2_115_ADDA_TOP:U1|pll:pll_100|c0                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0                                                                                           ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_4"                                                                                                                                                                                                                            ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                       ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|pll:pll_100|c0                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0                                                                                           ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_5"                                                                                                                                                                                                                            ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                       ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                                              ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                                               ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[0]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[10]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[11]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[12]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[13]                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[1]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[2]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[3]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[4]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[5]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[6]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[7]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[8]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated|pipeline_dffe[9]                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|dataa:dataa_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|datab:datab_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated|pipeline_dffe[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                     ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                      ; N/A     ;
; DE2_115_ADDA_TOP:U1|pll:pll_100|c0                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0                                                                                           ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_6"                                                                                                                                                                                                        ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                   ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[0]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[10]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[11]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[12]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[13]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[1]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[2]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[3]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[4]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[5]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[6]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[7]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[8]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|probe[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DB[9]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[0]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[0]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[10]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[10]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[11]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[11]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[12]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[12]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[13]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[13]                                                                                                                          ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[1]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[1]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[2]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[2]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[3]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[3]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[4]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[4]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[5]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[5]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[6]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[6]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[7]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[7]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[8]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[8]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[9]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|adcda:adcda_inst|probe[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DA[9]                                                                                                                           ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]       ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]        ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst01|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]   ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst10|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13] ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst11|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]  ; N/A     ;
; DE2_115_ADDA_TOP:U1|pll:pll_100|c0                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0                                                                       ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 11 09:38:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_ADDA -c DE2_115_ADDA
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file nco91_st.v
    Info (12023): Found entity 1: nco91_st
Info (12021): Found 1 design units, including 1 entities, in source file nco91.v
    Info (12023): Found entity 1: nco91
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add.v
    Info (12023): Found entity 1: lpm_add
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_adda_top.v
    Info (12023): Found entity 1: DE2_115_ADDA_TOP
Info (12021): Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fir_130
Info (12021): Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fir_130
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fir_130-body
Info (12021): Found 1 design units, including 1 entities, in source file fir_st.v
    Info (12023): Found entity 1: fir_st
Info (12021): Found 2 design units, including 1 entities, in source file fir_ast.vhd
    Info (12022): Found design unit 1: fir_ast-struct
    Info (12023): Found entity 1: fir_ast
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: fir
Info (12021): Found 1 design units, including 1 entities, in source file fir_out.v
    Info (12023): Found entity 1: fir_out
Info (12021): Found 1 design units, including 1 entities, in source file dataa.v
    Info (12023): Found entity 1: dataa
Info (12021): Found 1 design units, including 1 entities, in source file datab.v
    Info (12023): Found entity 1: datab
Info (12021): Found 1 design units, including 1 entities, in source file dacda.v
    Info (12023): Found entity 1: dacda
Info (12021): Found 1 design units, including 1 entities, in source file dacdb.v
    Info (12023): Found entity 1: dacdb
Info (12021): Found 1 design units, including 1 entities, in source file adcda.v
    Info (12023): Found entity 1: adcda
Info (12021): Found 1 design units, including 1 entities, in source file adcb.v
    Info (12023): Found entity 1: adcb
Info (12021): Found 1 design units, including 1 entities, in source file selettore_canale_adc.v
    Info (12023): Found entity 1: selettore_canale_adc
Info (12021): Found 1 design units, including 1 entities, in source file demux_filter.v
    Info (12023): Found entity 1: demux_filter
Info (12021): Found 1 design units, including 1 entities, in source file fir01_st.v
    Info (12023): Found entity 1: fir01_st
Info (12021): Found 2 design units, including 1 entities, in source file fir01_ast.vhd
    Info (12022): Found design unit 1: fir01_ast-struct
    Info (12023): Found entity 1: fir01_ast
Info (12021): Found 1 design units, including 1 entities, in source file fir01.v
    Info (12023): Found entity 1: fir01
Info (12021): Found 1 design units, including 1 entities, in source file fir10_st.v
    Info (12023): Found entity 1: fir10_st
Info (12021): Found 2 design units, including 1 entities, in source file fir10_ast.vhd
    Info (12022): Found design unit 1: fir10_ast-struct
    Info (12023): Found entity 1: fir10_ast
Info (12021): Found 1 design units, including 1 entities, in source file fir10.v
    Info (12023): Found entity 1: fir10
Info (12021): Found 1 design units, including 1 entities, in source file fir11_st.v
    Info (12023): Found entity 1: fir11_st
Info (12021): Found 2 design units, including 1 entities, in source file fir11_ast.vhd
    Info (12022): Found design unit 1: fir11_ast-struct
    Info (12023): Found entity 1: fir11_ast
Info (12021): Found 1 design units, including 1 entities, in source file fir11.v
    Info (12023): Found entity 1: fir11
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_ADDA_TOP.v(120): created implicit net for "CLK_125"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_ADDA_TOP.v(125): created implicit net for "ovalid"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_ADDA_TOP.v(144): created implicit net for "CLK_65"
Critical Warning (10846): Verilog HDL Instantiation warning at DE2_115_ADDA_TOP.v(172): instance has no name
Warning (12125): Using design file de2_115_adda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115_ADDA
Info (12127): Elaborating entity "DE2_115_ADDA" for the top level hierarchy
Warning (10034): Output port "I2C_SCLK" at de2_115_adda.v(94) has no driver
Info (12128): Elaborating entity "DE2_115_ADDA_TOP" for hierarchy "DE2_115_ADDA_TOP:U1"
Info (12128): Elaborating entity "nco91" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1"
Info (12128): Elaborating entity "nco91_st" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst"
Warning (10036): Verilog HDL or VHDL warning at nco91_st.v(89): object "select_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at nco91_st.v(90): object "select_c" assigned a value but never read
Warning (292021): Support for IP core "NCO" (6AF7_0014) in device family Cyclone IV E is preliminary and specifications are subject to change
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf
    Info (12023): Found entity 1: add_sub_v4i
Info (12128): Elaborating entity "add_sub_v4i" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx_g:ux001"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12128): Elaborating entity "asj_dxx" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "29"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2uh.tdf
    Info (12023): Found entity 1: add_sub_2uh
Info (12128): Elaborating entity "add_sub_2uh" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_apr_dxx:ux0219"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp
Info (12128): Elaborating entity "asj_gam_dp" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_gam_dp:ux008"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen
Info (12128): Elaborating entity "asj_nco_as_m_dp_cen" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco91_sin_c.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ai72.tdf
    Info (12023): Found entity 1: altsyncram_ai72
Info (12128): Elaborating entity "altsyncram_ai72" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_ai72:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco91_sin_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1791.tdf
    Info (12023): Found entity 1: altsyncram_1791
Info (12128): Elaborating entity "altsyncram_1791" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_1791:auto_generated"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco91_cos_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s691.tdf
    Info (12023): Found entity 1: altsyncram_s691
Info (12128): Elaborating entity "altsyncram_s691" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_s691:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_madx_cen.v
    Info (12023): Found entity 1: asj_nco_madx_cen
Info (12128): Elaborating entity "asj_nco_madx_cen" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1"
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "27"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_hqb2.tdf
    Info (12023): Found entity 1: mult_add_hqb2
Info (12128): Elaborating entity "mult_add_hqb2" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_rj51.tdf
    Info (12023): Found entity 1: ded_mult_rj51
Info (12128): Elaborating entity "ded_mult_rj51" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c3c.tdf
    Info (12023): Found entity 1: dffpipe_c3c
Info (12128): Elaborating entity "dffpipe_c3c" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult1|dffpipe_c3c:pre_result"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mady_cen.v
    Info (12023): Found entity 1: asj_nco_mady_cen
Info (12128): Elaborating entity "asj_nco_mady_cen" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "27"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_gpb2.tdf
    Info (12023): Found entity 1: mult_add_gpb2
Info (12128): Elaborating entity "mult_add_gpb2" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_gpb2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot
Info (12128): Elaborating entity "asj_nco_derot" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_derot:ux0136"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w
Info (12128): Elaborating entity "asj_nco_mob_w" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i7l.tdf
    Info (12023): Found entity 1: add_sub_i7l
Info (12128): Elaborating entity "add_sub_i7l" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_i7l:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ori.tdf
    Info (12023): Found entity 1: cntr_ori
Info (12128): Elaborating entity "cntr_ori" for hierarchy "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated"
Info (12128): Elaborating entity "pll" for hierarchy "DE2_115_ADDA_TOP:U1|pll:pll_100"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "4"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_USED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "lpm_add" for hierarchy "DE2_115_ADDA_TOP:U1|lpm_add:lpm"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0hj.tdf
    Info (12023): Found entity 1: add_sub_0hj
Info (12128): Elaborating entity "add_sub_0hj" for hierarchy "DE2_115_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_0hj:auto_generated"
Info (12128): Elaborating entity "selettore_canale_adc" for hierarchy "DE2_115_ADDA_TOP:U1|selettore_canale_adc:selettore_multiplexer"
Info (12128): Elaborating entity "demux_filter" for hierarchy "DE2_115_ADDA_TOP:U1|demux_filter:comb_108"
Info (12128): Elaborating entity "fir" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00"
Info (12128): Elaborating entity "fir_ast" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fir_130-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fir_130
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fir_130" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ehh1.tdf
    Info (12023): Found entity 1: scfifo_ehh1
Info (12128): Elaborating entity "scfifo_ehh1" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7s81.tdf
    Info (12023): Found entity 1: a_dpfifo_7s81
Info (12128): Elaborating entity "a_dpfifo_7s81" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssf1.tdf
    Info (12023): Found entity 1: altsyncram_ssf1
Info (12128): Elaborating entity "altsyncram_ssf1" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_ssf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ehh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fir_130-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fir_130
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fir_130" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fir_130-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fir_130
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fir_130" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl"
Info (12128): Elaborating entity "fir_st" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v
    Info (12023): Found entity 1: tdl_da_lc
Info (12128): Elaborating entity "tdl_da_lc" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_cen.v
    Info (12023): Found entity 1: sadd_cen
Info (12128): Elaborating entity "sadd_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_0_sym_add"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v
    Info (12023): Found entity 1: rom_lut_r_cen
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur0_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur1_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur2_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rom_lut_r_cen:Ur3_n_14_pp"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v
    Info (12023): Found entity 1: sadd_lpm_cen
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v
    Info (12023): Found entity 1: mac_tl
Info (12128): Elaborating entity "mac_tl" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/rnd_dat.v
    Info (12023): Found entity 1: rnd_dat
Info (12128): Elaborating entity "rnd_dat" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|rnd_dat:Urnd"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v
    Info (12023): Found entity 1: par_ctrl
Info (12128): Elaborating entity "par_ctrl" for hierarchy "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|par_ctrl:Uctrl"
Info (12128): Elaborating entity "fir01" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01"
Info (12128): Elaborating entity "fir01_ast" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst"
Info (12128): Elaborating entity "fir01_st" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur0_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur1_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rom_lut_r_cen:Ur2_n_14_pp"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n"
Info (12128): Elaborating entity "mac_tl" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|mac_tl:Umtl"
Info (12128): Elaborating entity "rnd_dat" for hierarchy "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|fir01_st:fircore|rnd_dat:Urnd"
Info (12128): Elaborating entity "fir10" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10"
Info (12128): Elaborating entity "fir10_ast" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst"
Info (12128): Elaborating entity "fir10_st" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur0_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur1_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|fir10_st:fircore|rom_lut_r_cen:Ur2_n_14_pp"
Info (12128): Elaborating entity "fir11" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11"
Info (12128): Elaborating entity "fir11_ast" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst"
Info (12128): Elaborating entity "fir11_st" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur0_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur1_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur2_n_14_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rom_lut_r_cen:Ur3_n_14_pp"
Info (12128): Elaborating entity "rnd_dat" for hierarchy "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|fir11_st:fircore|rnd_dat:Urnd"
Info (12128): Elaborating entity "fir_out" for hierarchy "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "fir"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DE2_115_ADDA_TOP:U1|fir_out:fir_out_inst00|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst"
Info (12128): Elaborating entity "dataa" for hierarchy "DE2_115_ADDA_TOP:U1|dataa:dataa_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "da"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "DE2_115_ADDA_TOP:U1|dataa:dataa_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "datab" for hierarchy "DE2_115_ADDA_TOP:U1|datab:datab_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "datb"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "DE2_115_ADDA_TOP:U1|datab:datab_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "dacda" for hierarchy "DE2_115_ADDA_TOP:U1|dacda:dacda_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "daca"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "DE2_115_ADDA_TOP:U1|dacda:dacda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "dacdb" for hierarchy "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "dacb"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "DE2_115_ADDA_TOP:U1|dacdb:dacdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "adcda" for hierarchy "DE2_115_ADDA_TOP:U1|adcda:adcda_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "adca"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "DE2_115_ADDA_TOP:U1|adcda:adcda_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "adcb" for hierarchy "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "adcb"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "DE2_115_ADDA_TOP:U1|adcb:adcdb_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 13.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk1" is connected to a signal of width 27. The formal width of the signal in the module is 26.  The extra bits will be ignored.
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 13.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk0" is connected to a signal of width 27. The formal width of the signal in the module is 26.  The extra bits will be ignored.
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 29. The formal width of the signal in the module is 30.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 13.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk1" is connected to a signal of width 27. The formal width of the signal in the module is 26.  The extra bits will be ignored.
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 13.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk0" is connected to a signal of width 27. The formal width of the signal in the module is 26.  The extra bits will be ignored.
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 29. The formal width of the signal in the module is 30.  The extra bits will be left dangling without any fan-out logic.
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "DE2_115_ADDA_TOP:U1|sin10_out[13]" is missing source, defaulting to GND
    Warning (12110): Net "DE2_115_ADDA_TOP:U1|sin_out[13]" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4124.tdf
    Info (12023): Found entity 1: altsyncram_4124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf
    Info (12023): Found entity 1: altsyncram_e124
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf
    Info (12023): Found entity 1: cntr_ngi
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_1"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_2"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_3"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_4"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_5"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_6"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult2|mac_out9"
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult1|mac_out9"
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult2|mac_out9"
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult1|mac_out9"
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult2|mac_mult8"
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult1|mac_mult8"
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult2|mac_mult8"
        Warning (14320): Synthesized away node "DE2_115_ADDA_TOP:U1|nco91:sin1|nco91_st:nco91_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_hqb2:auto_generated|ded_mult_rj51:ded_mult1|mac_mult8"
Info (13014): Ignored 28 buffer(s)
    Info (13019): Ignored 28 SOFT buffer(s)
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|pipeline_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 23
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|data_out_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 14
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|altshift_taps:pipeline_dffe_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|nco91:sin2|nco91_st:nco91_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_2uh:auto_generated|altshift_taps:pipeline_dffe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "23"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf
    Info (12023): Found entity 1: shift_taps_a6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf
    Info (12023): Found entity 1: altsyncram_vk31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12130): Elaborated megafunction instantiation "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|altshift_taps:data_out_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|fir_st:fircore|tdl_da_lc:Utdldalc0n|altshift_taps:data_out_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nnm.tdf
    Info (12023): Found entity 1: shift_taps_nnm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0l31.tdf
    Info (12023): Found entity 1: altsyncram_0l31
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "FIR_Compiler (6AF7_0012)" will use the OpenCore Plus Hardware Evaluation feature
    Warning (12190): ""NCO" (6AF7_0014)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature NCO MegaCore
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature FIR MegaCore v6.1
        Warning (265074): The output signal datao will go low when the evaluation time expires
        Warning (265074): The output signals data_out will go low when the evaluation time expires
        Warning (265074): The output signals data_out will go low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "I2C_SDAT" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ADC_OEB_A" is stuck at GND
    Warning (13410): Pin "ADC_OEB_B" is stuck at GND
    Warning (13410): Pin "DAC_MODE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 2 logic cells for Maximum Fan-Out assignment on "DE2_115_ADDA_TOP:U1|fir:no_filter_00|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg"
    Info (18058): Inserted 2 logic cells for Maximum Fan-Out assignment on "DE2_115_ADDA_TOP:U1|fir01:low_pass_01|fir01_ast:fir01_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg"
    Info (18058): Inserted 2 logic cells for Maximum Fan-Out assignment on "DE2_115_ADDA_TOP:U1|fir10:high_pass_10|fir10_ast:fir10_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg"
    Info (18058): Inserted 3 logic cells for Maximum Fan-Out assignment on "DE2_115_ADDA_TOP:U1|fir11:band_pass_11|fir11_ast:fir11_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg"
Info (17049): 401 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_1" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_2" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_3" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_4" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_5" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_6" to all 169 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ADC_OTR_A"
    Warning (15610): No output dependent on input pin "ADC_OTR_B"
    Warning (15610): No output dependent on input pin "OSC_SMA_ADC4"
    Warning (15610): No output dependent on input pin "SMA_DAC4"
Info (21057): Implemented 20708 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 41 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 19942 logic cells
    Info (21064): Implemented 675 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Fri Feb 11 09:39:32 2022
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:56


