$date
	Sat Oct 22 20:37:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#267133
b1 !
1"
#267134
b1 &
b1 %
1$
#267135
0"
#267138
1#
#267142
b0 &
0#
b0 %
0$
#1222646
b10101 &
b10101 %
1$
b10101 !
1"
#1222647
0"
#1222650
b1000000 &
b1000000 %
#1222654
b100000 &
b100000 %
#1222658
b10000 &
b10000 %
#1222662
b1000 &
b1000 %
#1222666
b100 &
b100 %
#1222670
b10 &
b10 %
#1222674
b1 &
b1 %
1#
#1222678
b0 &
0#
b0 %
0$
#2253210
b11100 &
b11100 %
1$
b11100 !
1"
#2253211
0"
#2253214
b1110 &
b1110 %
#2253218
b111 &
b111 %
#2253222
b10110 &
b10110 %
#2253226
b1011 &
b1011 %
#2253230
b100010 &
b100010 %
#2253234
b10001 &
b10001 %
#2253238
b110100 &
b110100 %
#2253242
b11010 &
b11010 %
#2253246
b1101 &
b1101 %
#2253250
b101000 &
b101000 %
#2253254
b10100 &
b10100 %
#2253258
b1010 &
b1010 %
#2253262
b101 &
b101 %
#2253266
b10000 &
b10000 %
#2253270
b1000 &
b1000 %
#2253274
b100 &
b100 %
#2253278
b10 &
b10 %
#2253282
b1 &
b1 %
1#
#2253286
b0 &
0#
b0 %
0$
#4500012
