#  Multicycle Processor

Designing a Multicycle Processor in VHDL language.

This project was conducted within the framework of the Computer Architecture I ([CS-208](https://edu.epfl.ch/coursebook/fr/computer-architecture-i-CS-208)) course at EPFL.

Authors: Sebastian Maier, Jeremy Chaverot.

Date: Sept-Oct 2022.
