#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 25 15:35:08 2025
# Process ID: 72856
# Current directory: C:/work/CPUDesignandVerification/250522_SPI_M_S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent156000 C:\work\CPUDesignandVerification\250522_SPI_M_S\250522_SPI_M_S.xpr
# Log file: C:/work/CPUDesignandVerification/250522_SPI_M_S/vivado.log
# Journal file: C:/work/CPUDesignandVerification/250522_SPI_M_S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/CPUDesignandVerification/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.039 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_Master_behav -key {Behavioral:sim_1:Functional:tb_SPI_Master} -tclbatch {tb_SPI_Master.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source tb_SPI_Master.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_Master_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.039 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.039 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1150.328 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1155.883 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.270 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.145 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.098 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1217.797 ; gain = 0.035
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2458] undeclared symbol bit_counter, assumed default net type wire [C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module SPI_Slave_Intf
INFO: [VRFC 10-311] analyzing module SPI_Slave_Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master
Compiling module xil_defaultlib.SPI_Slave_Intf
Compiling module xil_defaultlib.SPI_Slave_Reg
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_Master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_Master_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1479.965 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1918.152 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:user:myip_axi_spi_m:1.0 - myip_axi_spi_m_0
Successfully read diagram <design_1> from block design file <C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/work/cpudesignandverification/250522_spi_m_s/250522_spi_m_s.tmp/myip_axi_spi_m_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/CPUDesignandVerification/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: myip_axi_spi_m_v1_0
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2041.801 ; gain = 123.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myip_axi_spi_m_v1_0' [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_axi_spi_m_v1_0_S00_AXI' [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6155] done synthesizing module 'myip_axi_spi_m_v1_0_S00_AXI' (1#1) [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0.v:143]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (2#1) [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0.v:143]
INFO: [Synth 8-6155] done synthesizing module 'myip_axi_spi_m_v1_0' (3#1) [c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/hdl/myip_axi_spi_m_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.680 ; gain = 178.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.680 ; gain = 178.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.680 ; gain = 178.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2096.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.684 ; gain = 406.531
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2324.684 ; gain = 406.531
close_project
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_SPI_Master'...
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_Master' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_SPI_Master_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_SPI_Master'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim'
"xelab -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 339cb0eec8744b67a880957511d21113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SPI_Master_behav xil_defaultlib.tb_SPI_Master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2335.723 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.777 ; gain = 0.000
run all
$finish called at time : 82055 ns : File "C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" Line 93
