From d3402b1fa8383096a2afab64a07715446c0c9f4f Mon Sep 17 00:00:00 2001
From: Atish Patra <atish.patra@wdc.com>
Date: Fri, 24 Jan 2020 13:01:09 -0800
Subject: [PATCH] Update device tree and clock rate as per new binary

Signed-off-by: Atish Patra <atish.patra@wdc.com>
---
 platform/sifive/vcu118/hawksbill.dts | 18 +++++++++---------
 platform/sifive/vcu118/platform.c    |  2 +-
 2 files changed, 10 insertions(+), 10 deletions(-)

diff --git a/platform/sifive/vcu118/hawksbill.dts b/platform/sifive/vcu118/hawksbill.dts
index dac2610e0e47..b2476071bc6d 100644
--- a/platform/sifive/vcu118/hawksbill.dts
+++ b/platform/sifive/vcu118/hawksbill.dts
@@ -345,7 +345,7 @@
 			gpio-controller;
 			interrupt-controller;
 			interrupt-parent = <&plic0>;
-			interrupts = <0x12 0x13 0x14 0x15>;
+			interrupts = <0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11>;
 			reg = <0x0 0x10060000 0x0 0x1000>;
 			reg-names = "control";
 			numa-node-id = <1>;
@@ -355,7 +355,7 @@
 			#interrupt-cells = <0x1>;
 			compatible = "sifive,plic-1.0.0";
 			reg = <0x0 0xc000000 0x0 0x4000000>;
-			riscv,ndev = <0x15>;
+			riscv,ndev = <0x2d>;
 			interrupt-controller;
 			interrupts-extended = <&cpu0_intc 0xffffffff
                                                &cpu1_intc 0xffffffff &cpu1_intc 0x9
@@ -371,7 +371,7 @@
 			#interrupt-cells = <0x1>;
 			compatible = "sifive,plic-1.0.0";
 			reg = <0x2 0xc000000 0x0 0x4000000>;
-			riscv,ndev = <0x15>;
+			riscv,ndev = <0x2d>;
 			interrupt-controller;
 			interrupts-extended = <&cpu8_intc 0xffffffff
                                                &cpu9_intc 0xffffffff &cpu9_intc 0x9
@@ -397,7 +397,7 @@
 			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
 			interrupt-names = "misc", "msi0", "msi1";
 			interrupt-parent = <&plic0>;
-			interrupts = <0xf 0x10 0x11>;
+			interrupts = <0x2b 0x2c 0x2d>;
 			ranges = <0x2000000 0x0 0x40000000 0x0 0x40000000 0x0 0x40000000>;
 			reg = <0x0 0x20000000 0x0 0x4000000>;
 			reg-names = "control";
@@ -443,7 +443,7 @@
 			interrupt-parent = <&plic0>;
 			clocks = <&tlclk0>;
 			status = "okay";
-			interrupts = <0xd>;
+			interrupts = <0x1>;
 			numa-node-id = <0>;
 		};
 
@@ -453,7 +453,7 @@
 			interrupt-parent = <&plic1>;
 			clocks = <&tlclk0>;
 			status = "okay";
-			interrupts = <0xd>;
+			interrupts = <0x1>;
 			numa-node-id = <1>;
 		};
 
@@ -461,7 +461,7 @@
 			compatible = "sifive,fu540-c000-spi", "sifive,spi0";
 			reg = <0x0 0x10050000 0x0 0x1000>;
 			interrupt-parent = <&plic0>;
-			interrupts = <0xe>;
+			interrupts = <0x16>;
 			clocks = <&tlclk0>;
 			#address-cells = <0x1>;
 			#size-cells = <0x0>;
@@ -480,7 +480,7 @@
 			compatible = "sifive,fu540-c000-spi", "sifive,spi0";
 			reg = <0x2 0x10050000 0x0 0x1000>;
 			interrupt-parent = <&plic1>;
-			interrupts = <0xe>;
+			interrupts = <0x16>;
 			clocks = <&tlclk0>;
 			#address-cells = <0x1>;
 			#size-cells = <0x0>;
@@ -518,7 +518,7 @@
 	tlclk0: tlclk {
 		#clock-cells = <0>;
 		compatible = "fixed-clock";
-		clock-frequency = <50000000>;
+		clock-frequency = <100000000>;
 		clock-output-names = "tlclk";
 	};
 };
diff --git a/platform/sifive/vcu118/platform.c b/platform/sifive/vcu118/platform.c
index 3b91062d00d7..23b39c79d010 100644
--- a/platform/sifive/vcu118/platform.c
+++ b/platform/sifive/vcu118/platform.c
@@ -21,7 +21,7 @@
 
 /* clang-format off */
 
-#define VCU118_TLCLK				50000000
+#define VCU118_TLCLK				100000000
 
 #define VCU118_CLINT_ADDR			0x2000000
 
-- 
2.24.0

