// Seed: 1499470932
module module_0;
  assign id_1 = 1;
  assign module_3.type_0 = 0;
  assign module_2.type_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd13,
    parameter id_7 = 32'd26
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  id_5(
      .id_0(1)
  ); defparam id_6.id_7 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    input wor id_1,
    output supply0 id_2
);
  assign id_2 = 1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  assign id_2 = id_1;
endmodule
