# RISC32
The earliest stages of an exploration, in Verilog, of an FPGA ready 32-bit RISC uC Core

# Register File
TBD

# Instruction Set
TBD

