//! **************************************************************************
// Written by: Map P.20131013 on Sat Mar 04 21:38:28 2023
//! **************************************************************************

SCHEMATIC START;
COMP "ram_we_n_o" LOCATE = SITE "M4" LEVEL 1;
COMP "ps2_data_io" LOCATE = SITE "N4" LEVEL 1;
COMP "ram_addr_o<10>" LOCATE = SITE "D1" LEVEL 1;
COMP "ram_addr_o<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "ram_addr_o<12>" LOCATE = SITE "C1" LEVEL 1;
COMP "ram_addr_o<20>" LOCATE = SITE "E2" LEVEL 1;
COMP "ram_addr_o<13>" LOCATE = SITE "C2" LEVEL 1;
COMP "ram_addr_o<14>" LOCATE = SITE "B1" LEVEL 1;
COMP "ram_addr_o<15>" LOCATE = SITE "P2" LEVEL 1;
COMP "ram_addr_o<16>" LOCATE = SITE "P1" LEVEL 1;
COMP "ram_addr_o<17>" LOCATE = SITE "M5" LEVEL 1;
COMP "ram_addr_o<18>" LOCATE = SITE "N1" LEVEL 1;
COMP "ram_addr_o<19>" LOCATE = SITE "M3" LEVEL 1;
COMP "ps2_pin2_io" LOCATE = SITE "R1" LEVEL 1;
COMP "ps2_pin6_io" LOCATE = SITE "N3" LEVEL 1;
COMP "esp_gpio0_io" LOCATE = SITE "M11" LEVEL 1;
COMP "esp_gpio2_io" LOCATE = SITE "M10" LEVEL 1;
COMP "btn_multiface_n_i" LOCATE = SITE "R7" LEVEL 1;
COMP "led_red_o" LOCATE = SITE "T4" LEVEL 1;
COMP "led_green_o" LOCATE = SITE "T5" LEVEL 1;
COMP "ram_data_io<0>" LOCATE = SITE "K5" LEVEL 1;
COMP "ram_data_io<1>" LOCATE = SITE "L3" LEVEL 1;
COMP "ram_data_io<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "ram_data_io<3>" LOCATE = SITE "L1" LEVEL 1;
COMP "ram_data_io<4>" LOCATE = SITE "L5" LEVEL 1;
COMP "ram_data_io<5>" LOCATE = SITE "M1" LEVEL 1;
COMP "ram_data_io<6>" LOCATE = SITE "M2" LEVEL 1;
COMP "ram_data_io<7>" LOCATE = SITE "L4" LEVEL 1;
COMP "ram_data_io<8>" LOCATE = SITE "E3" LEVEL 1;
COMP "ram_data_io<9>" LOCATE = SITE "E1" LEVEL 1;
COMP "sd_miso" LOCATE = SITE "R9" LEVEL 1;
COMP "sd_sclk" LOCATE = SITE "N9" LEVEL 1;
COMP "sd_mosi" LOCATE = SITE "P11" LEVEL 1;
COMP "test<0>" LOCATE = SITE "T13" LEVEL 1;
COMP "test<1>" LOCATE = SITE "T12" LEVEL 1;
COMP "test<2>" LOCATE = SITE "R14" LEVEL 1;
COMP "test<3>" LOCATE = SITE "T14" LEVEL 1;
COMP "test<4>" LOCATE = SITE "R15" LEVEL 1;
COMP "test<5>" LOCATE = SITE "T15" LEVEL 1;
COMP "test<6>" LOCATE = SITE "P15" LEVEL 1;
COMP "test<7>" LOCATE = SITE "R16" LEVEL 1;
COMP "test<8>" LOCATE = SITE "N16" LEVEL 1;
COMP "test<9>" LOCATE = SITE "P16" LEVEL 1;
COMP "hsync_o" LOCATE = SITE "C8" LEVEL 1;
COMP "uart_rx" LOCATE = SITE "A12" LEVEL 1;
COMP "uart_tx" LOCATE = SITE "B12" LEVEL 1;
COMP "audioext_l_o" LOCATE = SITE "E7" LEVEL 1;
COMP "audioext_r_o" LOCATE = SITE "E6" LEVEL 1;
COMP "ear_port_i" LOCATE = SITE "A2" LEVEL 1;
COMP "flash_cs_n_o" LOCATE = SITE "T3" LEVEL 1;
COMP "flash_hold_o" LOCATE = SITE "P12" LEVEL 1;
COMP "flash_miso_i" LOCATE = SITE "P10" LEVEL 1;
COMP "flash_sclk_o" LOCATE = SITE "R11" LEVEL 1;
COMP "flash_mosi_o" LOCATE = SITE "T10" LEVEL 1;
COMP "clock_50_i" LOCATE = SITE "T8" LEVEL 1;
COMP "vsync_o" LOCATE = SITE "C10" LEVEL 1;
COMP "ps2_clk_io" LOCATE = SITE "R2" LEVEL 1;
COMP "ram_addr_o<0>" LOCATE = SITE "J1" LEVEL 1;
COMP "ram_addr_o<1>" LOCATE = SITE "J3" LEVEL 1;
COMP "ram_addr_o<2>" LOCATE = SITE "K3" LEVEL 1;
COMP "ram_addr_o<3>" LOCATE = SITE "H2" LEVEL 1;
COMP "ram_addr_o<4>" LOCATE = SITE "H1" LEVEL 1;
COMP "ram_addr_o<5>" LOCATE = SITE "C3" LEVEL 1;
COMP "ram_addr_o<6>" LOCATE = SITE "F3" LEVEL 1;
COMP "ram_addr_o<7>" LOCATE = SITE "H3" LEVEL 1;
COMP "ram_addr_o<8>" LOCATE = SITE "G1" LEVEL 1;
COMP "ram_addr_o<9>" LOCATE = SITE "E4" LEVEL 1;
COMP "btn_divmmc_n_i" LOCATE = SITE "T6" LEVEL 1;
COMP "flash_wp_o" LOCATE = SITE "N12" LEVEL 1;
COMP "led_blue_o" LOCATE = SITE "T7" LEVEL 1;
COMP "esp_rx_i" LOCATE = SITE "L8" LEVEL 1;
COMP "esp_tx_o" LOCATE = SITE "L10" LEVEL 1;
COMP "sd_cs0_n" LOCATE = SITE "M12" LEVEL 1;
COMP "ram_data_io<10>" LOCATE = SITE "F5" LEVEL 1;
COMP "ram_data_io<11>" LOCATE = SITE "B3" LEVEL 1;
COMP "ram_data_io<12>" LOCATE = SITE "F2" LEVEL 1;
COMP "ram_data_io<13>" LOCATE = SITE "A3" LEVEL 1;
COMP "ram_data_io<14>" LOCATE = SITE "F4" LEVEL 1;
COMP "ram_data_io<15>" LOCATE = SITE "G5" LEVEL 1;
COMP "mic_port_o" LOCATE = SITE "B2" LEVEL 1;
COMP "led_yellow_o" LOCATE = SITE "R5" LEVEL 1;
COMP "rgb_b_o<0>" LOCATE = SITE "A10" LEVEL 1;
COMP "rgb_b_o<1>" LOCATE = SITE "A9" LEVEL 1;
COMP "rgb_b_o<2>" LOCATE = SITE "A8" LEVEL 1;
COMP "rgb_b_o<3>" LOCATE = SITE "B8" LEVEL 1;
COMP "rgb_b_o<4>" LOCATE = SITE "A7" LEVEL 1;
COMP "rgb_g_o<0>" LOCATE = SITE "D5" LEVEL 1;
COMP "rgb_g_o<1>" LOCATE = SITE "C5" LEVEL 1;
COMP "rgb_g_o<2>" LOCATE = SITE "D6" LEVEL 1;
COMP "rgb_g_o<3>" LOCATE = SITE "C6" LEVEL 1;
COMP "rgb_g_o<4>" LOCATE = SITE "C7" LEVEL 1;
COMP "ram_ce_n_o" LOCATE = SITE "K1" LEVEL 1;
COMP "ram_lb_n_o" LOCATE = SITE "F1" LEVEL 1;
COMP "rgb_r_o<0>" LOCATE = SITE "A6" LEVEL 1;
COMP "rgb_r_o<1>" LOCATE = SITE "B6" LEVEL 1;
COMP "rgb_r_o<2>" LOCATE = SITE "A5" LEVEL 1;
COMP "rgb_r_o<3>" LOCATE = SITE "B5" LEVEL 1;
COMP "rgb_r_o<4>" LOCATE = SITE "A4" LEVEL 1;
COMP "ram_oe_n_o" LOCATE = SITE "G6" LEVEL 1;
COMP "ram_ub_n_o" LOCATE = SITE "G3" LEVEL 1;
PIN dcm_system/clkout4_buf_pin<1> = BEL "dcm_system/clkout4_buf" PINNAME O;
PIN "dcm_system/clkout4_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN dcm_system/clkout5_buf_pin<1> = BEL "dcm_system/clkout5_buf" PINNAME O;
PIN "dcm_system/clkout5_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_comb/u_sum/Mmult_phinc_mul_pins<92>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_comb/u_sum/Mmult_phinc_mul"
        PINNAME CLK;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4_pins<13> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram3_pins<13> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram3" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2_pins<13> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1_pins<13> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram7_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram7" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram6_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram6" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram5_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram5" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram4_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram4" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram3_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram3" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram2_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram2" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1_pins<14> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1" PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51_pins<9>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51"
        PINNAME CLKAWRCLK;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut_pins<9>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut"
        PINNAME CLKAWRCLK;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
TIMEGRP clk_50 = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_0" BEL
        "sys_inst/reset_count_15" BEL "sys_inst/reset_count_14" BEL
        "sys_inst/reset_count_13" BEL "sys_inst/reset_count_12" BEL
        "sys_inst/reset_count_11" BEL "sys_inst/reset_count_10" BEL
        "sys_inst/reset_count_9" BEL "sys_inst/reset_count_8" BEL
        "sys_inst/reset_count_7" BEL "sys_inst/reset_count_6" BEL
        "sys_inst/reset_count_5" BEL "sys_inst/reset_count_4" BEL
        "sys_inst/reset_count_3" BEL "sys_inst/reset_count_2" BEL
        "sys_inst/reset_count_1" BEL "sys_inst/reset_count_0" BEL
        "sys_inst/reset_cpu_count_15" BEL "sys_inst/reset_cpu_count_14" BEL
        "sys_inst/reset_cpu_count_13" BEL "sys_inst/reset_cpu_count_12" BEL
        "sys_inst/reset_cpu_count_11" BEL "sys_inst/reset_cpu_count_10" BEL
        "sys_inst/reset_cpu_count_9" BEL "sys_inst/reset_cpu_count_8" BEL
        "sys_inst/reset_cpu_count_7" BEL "sys_inst/reset_cpu_count_6" BEL
        "sys_inst/reset_cpu_count_5" BEL "sys_inst/reset_cpu_count_4" BEL
        "sys_inst/reset_cpu_count_3" BEL "sys_inst/reset_cpu_count_2" BEL
        "sys_inst/reset_cpu_count_1" BEL "sys_inst/reset_cpu_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/output_ff" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ems_access_address_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ems_access_address_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_ps2_reset_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keybord_interrupt" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keybord_interrupt_ff" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_3" BEL
        "sys_inst/u_CHIPSET/prev_timer_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_p_clock_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ps2_clock_out" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ena_data" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_p_clock_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ems_write_enable" BEL
        "sys_inst/reset_cpu" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0" BEL
        "sys_inst/reset_cpu_ff" BEL "sys_inst/clk_uart_ff_3" BEL
        "sys_inst/clk_opl2_ff_3" BEL "sys_inst/reset" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_address_enable_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_read_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_wait" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/address_enable_n" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/hold_request_ff_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_3" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_3" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_3" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/hold_request_ff_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/prev_cpu_clock" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/direction_transmit_or_receive_n"
        BEL "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/write_command_tmp" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_period" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_write_memory_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_read_memory_status"
        BEL "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_halt_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_write_io_port_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_code_access_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_interrupt_acknowledge_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_read_io_port_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_ff_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_ff_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/controller_disable"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dreq_sense_active_low"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/rotating_priority"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/prev_write_enable_n"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_ff_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_ff_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_ff_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/fsmfake0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/fsmfake0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/end_of_process_internal"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_rotate_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_rotate_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/output_highst_address"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dack_sense_active_high"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/extended_write_selection"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/compressed_timing"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/chanel_0_address_hold_enable"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/prev_read_status_register"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/prev_write_enable_n"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/stable_address"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/command_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/command_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/priority_rotate_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/priority_rotate_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/priority_rotate_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_when_ack1_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_when_ack1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_when_ack1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/acknowledge_interrupt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/acknowledge_interrupt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/acknowledge_interrupt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/enable_read_register"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/read_register_isr_or_irr"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/special_mask_mode"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/u8086_or_mcs80_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/enable_special_mask_mode"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/buffered_master_or_slave_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/buffered_mode_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/special_fully_nest_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/set_icw4_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/single_or_cascade_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/call_address_interval_4_or_8_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/level_or_edge_toriggered_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_interrupt_acknowledge_n"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/freeze"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/stable_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/prev_write_enable_n"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/counter_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_bcd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_read_write_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_read_write_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_mode_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_mode_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_mode_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_read_counter"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_counter_clock"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/counter_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_bcd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_read_write_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_read_write_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_mode_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_mode_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_mode_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/prev_read_counter"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/prev_count_period"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/counter_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_bcd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_read_write_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_read_write_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_mode_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_mode_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_mode_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/prev_read_counter"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/port_2_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/port_1_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/mode_select_reg_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/mode_select_reg_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_B/port_2_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_B/port_1_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_B/mode_select_reg_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/prev_write_enable_n"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_io" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_io" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/read_port_a_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/read_port_b_ff"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_div/cnt_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_div/cnt_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_sub_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_sub_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_sub_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_sl_rr" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_ar_dr" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_ksl_tl" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_mult" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_fnumhi" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_fnumlo" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_fbcon" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_A" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_B" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/am_dep" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/vib_dep" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_en" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/update_op_IV"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/update_op_III"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/update_op_II"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_31_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_30_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_29_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_28_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_27_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_26_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_25_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_24_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_23_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_21_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_18_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_17_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_16_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_15_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_14_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_13_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_12_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_11_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_10_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_9_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_8_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_7_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_6_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_5_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_4_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_17_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_16_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_15_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_14_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_13_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_12_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_11_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_10_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_9_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_8_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_7_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_6_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_5_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_4_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_17_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_16_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_15_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_14_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_13_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_12_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_11_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_10_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_9_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_8_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_7_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_6_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_5_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_4_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_17_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_16_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_15_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_14_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_13_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_12_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_11_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_10_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_9_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_8_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_7_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_6_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_5_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_4_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_17_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_16_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_15_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_14_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_13_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_12_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_11_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_9_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_8_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_7_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_6_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_5_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_4_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_17_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_16_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_15_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_14_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_13_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_12_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_11_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_9_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_8_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_7_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_6_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_5_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_4_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/subslot_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/subslot_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/subslot_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/op"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/group_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/group_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/free_cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/free_cnt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/load_l"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/free_cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/free_cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/load_l"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_carry" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_step" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_comb/u_sum/Mmult_phinc_mul_pins<92>"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/keycode_II_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/keycode_II_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/keycode_II_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/tc_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/tc_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/rm_xor" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_18_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_0_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_0_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_9_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_8_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_7_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_6_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_5_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_4_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_3_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_2_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_1_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_9_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_8_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_7_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_5_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_6_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_4_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_3_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_2_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_0_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/pg_rst_II" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/attack_III" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/sum_in_III" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/step_III" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/attack_II" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_2_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<25>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<24>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<23>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<22>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<21>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<20>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<19>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<18>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<17>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<16>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<15>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<14>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<13>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<12>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<11>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<10>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<9>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<8>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<7>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<6>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<5>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<4>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<2>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<1>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<0>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<25>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<24>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<23>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<22>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<21>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<20>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<19>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<18>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<17>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<16>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<15>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<14>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<13>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<12>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<11>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<10>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<9>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<8>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<7>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<6>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<5>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<4>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<2>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<1>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<0>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<25>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<24>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<23>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<22>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<21>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<20>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<19>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<18>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<17>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<16>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<15>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<14>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<13>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<12>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<11>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<10>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<9>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<8>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<7>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<6>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<5>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<4>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<2>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<1>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<0>_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/reg_q_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/reg_q_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/reg_q_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/we_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/shift_source_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/fb_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/nf_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/nf_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/break_flag" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/irq" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/error_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/recieved_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/prev_device_clock"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/device_data_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/prev_send_request"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/prev_device_clock"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/device_clock_out"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXPROC.State_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXPROC.State_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iCounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IF_RI/iCount_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IF_RI/iCount_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iQ"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/BAUDTICK"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_SIN/iD_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_SIN/iD_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_RI/iD_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_RI/iD_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_WRITE/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_READ/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC_THRE_ED/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_PEDET/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_FEDET/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BIDET/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_CTS/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_DSR/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_RI/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_DCD/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RCLK/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOClear"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXPROC.State"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTXRunning" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTXFIFORead" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOWrite" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_RXTrigger_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_RXTrigger_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_FIFOEnable"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_TXFIFOReset"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_RXFIFOReset"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/SOUT" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/BAUDOUTN" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTXStart" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iA_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iEMPTY"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iEMPTY"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/TX_FIN.iLast"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/iFinished"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/CState_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/CState_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/CState_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/PE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iBaudStepD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_30" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_29" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_28" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_27" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_26" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_25" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_24" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_state_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_chs_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_chs_state_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_state_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_30"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_29"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_28"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_27"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_26"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_30" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_29" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_28" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_27" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_26" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_25" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_24" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_30" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_29" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_28" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_27" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_26" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_25" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_24" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/select_lba" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/select_drive" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/device_ready" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/busy" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_reset" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_write_data" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_write_access_command"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_read_data" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_write_block_address"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/shift_fifo" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_flag" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/data_request" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/control_cs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_cs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/read_edge" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/prev_read_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/prev_write_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_address_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_address_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_address_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd40"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd41"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_127"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_126"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_83"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_82"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_81"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_80"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_73"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_72"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_71"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_70"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_69"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_68"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_67"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_66"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_65"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_64"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_63"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_62"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_61"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_60"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_59"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_58"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_57"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_56"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_55"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_54"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_53"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_52"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_51"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_50"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_49"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_48"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_47"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/mmc_reset"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/emmc_reset"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/clear_command_crc_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/start_communication_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/set_send_command_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/mask_command_interrupt_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/check_command_start_bit_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/enable_response_crc_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/enable_command_crc_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_47"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_46"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_45"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_44"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_43"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_42"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_41"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_40"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_83"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_82"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_81"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_80"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_75"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_74"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_73"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_72"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_71"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_70"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_69"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_68"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_67"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_66"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_65"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_64"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_63"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_62"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_61"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_60"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_59"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_58"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_57"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_56"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_55"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_54"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_53"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_52"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_51"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_50"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_49"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_48"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_47"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_46"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_45"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_44"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_43"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_42"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_41"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_40"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_io_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/data_io_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/data_io_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/clear_data_crc_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/start_communication_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/set_send_data_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/read_continuous_data_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/check_data_start_bit_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/data_io_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/clear_data_crc_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/check_data_start_bit_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mask_data_interrupt_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mask_command_interrupt_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mmc_dat_io"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mmc_cmd_io"
        BEL "sys_inst/u_CHIPSET/u_READY/prev_ready_n_or_wait" BEL
        "sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn" BEL
        "sys_inst/u_CHIPSET/u_READY/ready_n_or_wait" BEL
        "sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2" BEL
        "sys_inst/u_CHIPSET/u_READY/processor_ready_ff_1" BEL
        "sys_inst/u_CHIPSET/u_READY/prev_bus_state" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_group_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_group_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/flag"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_dir" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_incen" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/timer_clock" BEL
        "sys_inst/u_CHIPSET/DRQ0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/byte_pointer"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/hold_request"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_internal"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/memory_write_n"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/io_write_n_out"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/reoutput_high_address"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/memory_read_n"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/io_read_n_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/interrupt_request_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/interrupt_request_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/interrupt_request_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/low_input_latch_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/low_input_latch_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/low_input_latch_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_to_cpu"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/start_counting"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_count_period"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/write_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/read_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/load_edge"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_counter_gate"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/start_counting"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/prev_count_period"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/write_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/read_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/load_edge"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/start_counting"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/write_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/read_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/load_edge"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/prev_counter_gate"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/we_n_d" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/ready_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/shift_register_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_Tandy_Scancode_Converter/e0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_Tandy_Scancode_Converter/e0_temp"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IF_RI/Q"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iCharTimeout"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_TERI" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_BI" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_PE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_FE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_FIFO64E" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_dDCD" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRTS" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_dCTS" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_dDSR" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_OE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTHRInterrupt" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/iTx2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iParityReceived"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iQ"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_spt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_chs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_crc_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_interface_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/ocr_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/send_crc_count"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_next_byte"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/request_write_data_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_interface_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_next_byte"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_byte_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/ready_to_communicate"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/mask_data_interrupt_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/sent_data_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/detect_data_start_bit"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/sent_command_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mmc_clk"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/detect_command_start_bit"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_interrupt"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_from_chipset" BEL
        "sys_inst/clk_uart_en" BEL "sys_inst/cen_opl2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_div/cenop" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/get_tandy_byte" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_WE_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/start_logical_cylinder"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_FIFOERR"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/clr_flag_B"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/start_chs2lba" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_0_2"
        PIN "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram3_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram7_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram6_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram5_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram4_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram3_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram2_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51_pins<9>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut_pins<9>"
        BEL "sys_inst/Mshreg_clk_uart_ff_2" BEL "sys_inst/clk_uart_ff_2" BEL
        "sys_inst/Mshreg_pclk" BEL "sys_inst/Mshreg_clk_cpu" BEL
        "sys_inst/clk_cpu" BEL "sys_inst/Mshreg_clk_opl2_ff_2" BEL
        "sys_inst/clk_opl2_ff_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_29_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_29_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_31_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_31_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_30_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_30_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_28_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_28_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_27_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_27_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_24_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_24_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_26_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_26_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_25_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_25_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_23_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_23_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_21_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_21_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_20_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_19_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_18_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_15_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_17_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_16_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_13_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_12_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_11_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_10_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_9_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_6_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_8_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_7_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_5_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_3_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_2_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_1_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/Mshreg_slot_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_81"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_17_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_18_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_16_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_15_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_12_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_14_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_13_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_11_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_10_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_7_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_9_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_8_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_6_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_5_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_4_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_3_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_2_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_1_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/Mshreg_bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/Mshreg_bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/Mshreg_bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_0_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_9_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_9_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_8_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_8_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_7_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_7_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_6_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_6_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_5_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_5_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_2_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_4_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_4_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_3_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_1_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_konsh/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_konsh/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/Mshreg_bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_2_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/Mshreg_bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_1_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_cntsh/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_cntsh/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/Mshreg_signbit_III"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/signbit_III"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_01" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_41" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_51" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_61" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_71" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/Mshreg_response_127"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/Mshreg_response_126"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/Mshreg_bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/Mshreg_bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_8"
        BEL "sys_inst/reset_cpu_shift1" BEL "sys_inst/reset_cpu_shift2" BEL
        "sys_inst/reset_cpu_shift3" BEL "sys_inst/reset_cpu_shift4" BEL
        "sys_inst/reset_cpu_shift5" BEL "sys_inst/reset_cpu_shift6" BEL
        "sys_inst/reset_cpu_shift7" BEL "sys_inst/reset_cpu_shift8" BEL
        "sys_inst/reset_cpu_shift9" BEL "sys_inst/reset_cpu_shift10" BEL
        "sys_inst/reset_cpu_shift11" BEL "sys_inst/reset_cpu_shift12" BEL
        "sys_inst/reset_cpu_shift13" BEL "sys_inst/reset_cpu_shift14" BEL
        "sys_inst/reset_cpu_shift15" BEL "sys_inst/reset_cpu_shift16" BEL
        "sys_inst/reset_cpu_shift17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_21_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_23_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_24_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_25_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_26_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_27_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_28_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_29_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_30_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_31_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_konsh/bits_0_17"
        BEL "sys_inst/reset_cpu_shift18" BEL "sys_inst/reset_cpu_shift21" BEL
        "sys_inst/reset_cpu_shift31" BEL "sys_inst/reset_cpu_shift41" BEL
        "sys_inst/reset_cpu_shift51" BEL "sys_inst/reset_cpu_shift61" BEL
        "sys_inst/reset_cpu_shift71" BEL "sys_inst/reset_cpu_shift81" BEL
        "sys_inst/reset_cpu_shift91" BEL "sys_inst/reset_cpu_shift101" BEL
        "sys_inst/reset_cpu_shift111" BEL "sys_inst/reset_cpu_shift121" BEL
        "sys_inst/reset_cpu_shift131" BEL "sys_inst/reset_cpu_shift141" BEL
        "sys_inst/reset_cpu_shift151" BEL "sys_inst/reset_cpu_shift161" BEL
        "sys_inst/reset_cpu_shift171" BEL "sys_inst/reset_cpu_shift181" BEL
        "sys_inst/reset_cpu_shift19" BEL "sys_inst/reset_cpu_shift20" BEL
        "sys_inst/reset_cpu_shift211" BEL "sys_inst/reset_cpu_shift22" BEL
        "sys_inst/reset_cpu_shift23" BEL "sys_inst/reset_cpu_shift24" BEL
        "sys_inst/reset_cpu_shift25" BEL "sys_inst/reset_cpu_shift26" BEL
        "sys_inst/reset_cpu_shift27" BEL "sys_inst/reset_cpu_shift28" BEL
        "sys_inst/reset_cpu_shift29" BEL "sys_inst/reset_cpu_shift30" BEL
        "sys_inst/reset_cpu_shift311" BEL "sys_inst/reset_cpu_shift32" BEL
        "sys_inst/reset_cpu_shift33" BEL "sys_inst/reset_cpu_shift34" BEL
        "sys_inst/reset_cpu_shift35" BEL "sys_inst/reset_cpu_shift36" BEL
        "sys_inst/reset_cpu_shift37" BEL "sys_inst/reset_cpu_shift38" BEL
        "sys_inst/reset_cpu_shift39" BEL "sys_inst/reset_cpu_shift40" BEL
        "sys_inst/reset_cpu_shift411" BEL "sys_inst/reset_cpu_shift42" BEL
        "sys_inst/reset_cpu_shift43" BEL "sys_inst/reset_cpu_shift44" BEL
        "sys_inst/reset_cpu_shift45" BEL "sys_inst/reset_cpu_shift46" BEL
        "sys_inst/reset_cpu_shift47" BEL "sys_inst/reset_cpu_shift48" BEL
        "sys_inst/reset_cpu_shift49" BEL "sys_inst/reset_cpu_shift50" BEL
        "sys_inst/reset_cpu_shift511" BEL "sys_inst/reset_cpu_shift52" BEL
        "sys_inst/reset_cpu_shift53" BEL "sys_inst/reset_cpu_shift54" BEL
        "sys_inst/reset_cpu_shift55" BEL "sys_inst/reset_cpu_shift56" BEL
        "sys_inst/reset_cpu_shift57" BEL "sys_inst/reset_cpu_shift58" BEL
        "sys_inst/reset_cpu_shift59" BEL "sys_inst/reset_cpu_shift60" BEL
        "sys_inst/reset_cpu_shift611" BEL "sys_inst/reset_cpu_shift62" BEL
        "sys_inst/reset_cpu_shift63" BEL "sys_inst/reset_cpu_shift64" BEL
        "sys_inst/reset_cpu_shift65" BEL "sys_inst/reset_cpu_shift66" BEL
        "sys_inst/reset_cpu_shift67" BEL "sys_inst/reset_cpu_shift68" BEL
        "sys_inst/reset_cpu_shift69" BEL "sys_inst/reset_cpu_shift70" BEL
        "sys_inst/reset_cpu_shift711" BEL "sys_inst/reset_cpu_shift72" BEL
        "sys_inst/reset_cpu_shift73" BEL "sys_inst/reset_cpu_shift74" BEL
        "sys_inst/reset_cpu_shift75" BEL "sys_inst/reset_cpu_shift76" BEL
        "sys_inst/reset_cpu_shift77" BEL "sys_inst/reset_cpu_shift78" BEL
        "sys_inst/reset_cpu_shift79" BEL "sys_inst/reset_cpu_shift80" BEL
        "sys_inst/reset_cpu_shift811" BEL "sys_inst/reset_cpu_shift82" BEL
        "sys_inst/reset_cpu_shift83" BEL "sys_inst/reset_cpu_shift84" BEL
        "sys_inst/reset_cpu_shift85" BEL "sys_inst/reset_cpu_shift86" BEL
        "sys_inst/reset_cpu_shift87" BEL "sys_inst/reset_cpu_shift88" BEL
        "sys_inst/reset_cpu_shift89" BEL "sys_inst/reset_cpu_shift90" BEL
        "sys_inst/reset_cpu_shift911" BEL "sys_inst/reset_cpu_shift92" BEL
        "sys_inst/reset_cpu_shift93" BEL "sys_inst/reset_cpu_shift94" BEL
        "sys_inst/reset_cpu_shift95" BEL "sys_inst/reset_cpu_shift96" BEL
        "sys_inst/reset_cpu_shift97" BEL "sys_inst/reset_cpu_shift98" BEL
        "sys_inst/reset_cpu_shift99" BEL "sys_inst/reset_cpu_shift100" BEL
        "sys_inst/reset_cpu_shift1011" BEL "sys_inst/reset_cpu_shift102" BEL
        "sys_inst/reset_cpu_shift103" BEL "sys_inst/reset_cpu_shift104" BEL
        "sys_inst/reset_cpu_shift105" BEL "sys_inst/reset_cpu_shift106" BEL
        "sys_inst/reset_cpu_shift107" BEL "sys_inst/reset_cpu_shift108" BEL
        "sys_inst/reset_cpu_shift109" BEL "sys_inst/reset_cpu_shift110" BEL
        "sys_inst/reset_cpu_shift1111" BEL "sys_inst/reset_cpu_shift112" BEL
        "sys_inst/reset_cpu_shift113" BEL "sys_inst/reset_cpu_shift114" BEL
        "sys_inst/reset_cpu_shift115" BEL "sys_inst/reset_cpu_shift116" BEL
        "sys_inst/reset_cpu_shift117" BEL "sys_inst/reset_cpu_shift118" BEL
        "sys_inst/reset_cpu_shift119" BEL "sys_inst/reset_cpu_shift120" BEL
        "sys_inst/reset_cpu_shift1211" BEL "sys_inst/reset_cpu_shift122" BEL
        "sys_inst/reset_cpu_shift123" BEL "sys_inst/reset_cpu_shift124" BEL
        "sys_inst/reset_cpu_shift125" BEL "sys_inst/reset_cpu_shift126" BEL
        "sys_inst/reset_cpu_shift127" BEL "sys_inst/reset_cpu_shift128" BEL
        "sys_inst/reset_cpu_shift129" BEL "sys_inst/reset_cpu_shift130" BEL
        "sys_inst/reset_cpu_shift1311" BEL "sys_inst/reset_cpu_shift132" BEL
        "sys_inst/reset_cpu_shift133" BEL "sys_inst/reset_cpu_shift134" BEL
        "sys_inst/reset_cpu_shift135" BEL "sys_inst/reset_cpu_shift136" BEL
        "sys_inst/reset_cpu_shift137" BEL "sys_inst/reset_cpu_shift138" BEL
        "sys_inst/reset_cpu_shift139" BEL "sys_inst/reset_cpu_shift140" BEL
        "sys_inst/reset_cpu_shift1411" BEL "sys_inst/reset_cpu_shift142" BEL
        "sys_inst/reset_cpu_shift143" BEL "sys_inst/reset_cpu_shift144" BEL
        "sys_inst/reset_cpu_shift145" BEL "sys_inst/reset_cpu_shift146" BEL
        "sys_inst/reset_cpu_shift147" BEL "sys_inst/reset_cpu_shift148" BEL
        "sys_inst/reset_cpu_shift149" BEL "sys_inst/reset_cpu_shift150" BEL
        "sys_inst/reset_cpu_shift1511" BEL "sys_inst/reset_cpu_shift152" BEL
        "sys_inst/reset_cpu_shift153" BEL "sys_inst/reset_cpu_shift154" BEL
        "sys_inst/reset_cpu_shift155" BEL "sys_inst/reset_cpu_shift156" BEL
        "sys_inst/reset_cpu_shift157" BEL "sys_inst/reset_cpu_shift158" BEL
        "sys_inst/reset_cpu_shift159" BEL "sys_inst/reset_cpu_shift160" BEL
        "sys_inst/reset_cpu_shift1611" BEL "sys_inst/reset_cpu_shift162" BEL
        "sys_inst/reset_cpu_shift163" BEL "sys_inst/reset_cpu_shift164" BEL
        "sys_inst/reset_cpu_shift165" BEL "sys_inst/reset_cpu_shift166" BEL
        "sys_inst/reset_cpu_shift167" BEL "sys_inst/reset_cpu_shift168" BEL
        "sys_inst/reset_cpu_shift169" BEL "sys_inst/reset_cpu_shift170" BEL
        "sys_inst/reset_cpu_shift1711" BEL "sys_inst/reset_cpu_shift172" BEL
        "sys_inst/reset_cpu_shift173" BEL "sys_inst/reset_cpu_shift174" BEL
        "sys_inst/reset_cpu_shift175" BEL "sys_inst/reset_cpu_shift176" BEL
        "sys_inst/reset_cpu_shift177" BEL "sys_inst/reset_cpu_shift178" BEL
        "sys_inst/reset_cpu_shift179" BEL "sys_inst/reset_cpu_shift180" BEL
        "sys_inst/reset_cpu_shift1811" BEL "sys_inst/reset_cpu_shift182" BEL
        "sys_inst/reset_cpu_shift183" BEL "sys_inst/reset_cpu_shift184" BEL
        "sys_inst/reset_cpu_shift185" BEL "sys_inst/reset_cpu_shift186" BEL
        "sys_inst/reset_cpu_shift187" BEL "sys_inst/reset_cpu_shift188" BEL
        "sys_inst/reset_cpu_shift189" BEL "sys_inst/reset_cpu_shift190" BEL
        "sys_inst/reset_cpu_shift191" BEL "sys_inst/reset_cpu_shift192" BEL
        "sys_inst/reset_cpu_shift193" BEL "sys_inst/reset_cpu_shift194" BEL
        "sys_inst/reset_cpu_shift195" BEL "sys_inst/reset_cpu_shift196" BEL
        "sys_inst/reset_cpu_shift197" BEL "sys_inst/reset_cpu_shift198" BEL
        "sys_inst/reset_cpu_shift199" BEL "sys_inst/reset_cpu_shift200" BEL
        "sys_inst/reset_cpu_shift201" BEL "sys_inst/reset_cpu_shift202" BEL
        "sys_inst/reset_cpu_shift203" BEL "sys_inst/reset_cpu_shift204" BEL
        "sys_inst/reset_cpu_shift205" BEL "sys_inst/reset_cpu_shift206" BEL
        "sys_inst/reset_cpu_shift207" BEL "sys_inst/reset_cpu_shift208" BEL
        "sys_inst/reset_cpu_shift209" BEL "sys_inst/reset_cpu_shift210" BEL
        "sys_inst/reset_cpu_shift2111" BEL "sys_inst/reset_cpu_shift212" BEL
        "sys_inst/reset_cpu_shift213" BEL "sys_inst/reset_cpu_shift214" BEL
        "sys_inst/reset_cpu_shift215" BEL "sys_inst/reset_cpu_shift216" BEL
        "sys_inst/reset_cpu_shift217" BEL "sys_inst/reset_cpu_shift218" BEL
        "sys_inst/reset_cpu_shift219" BEL "sys_inst/reset_cpu_shift220" BEL
        "sys_inst/reset_cpu_shift221" BEL "sys_inst/reset_cpu_shift222" BEL
        "sys_inst/reset_cpu_shift223" BEL "sys_inst/reset_cpu_shift224" BEL
        "sys_inst/reset_cpu_shift225" BEL "sys_inst/reset_cpu_shift226" BEL
        "sys_inst/reset_cpu_shift227" BEL "sys_inst/reset_cpu_shift228" BEL
        "sys_inst/reset_cpu_shift229" BEL "sys_inst/reset_cpu_shift230" BEL
        "sys_inst/reset_cpu_shift231" BEL "sys_inst/reset_cpu_shift232" BEL
        "sys_inst/reset_cpu_shift233" BEL "sys_inst/reset_cpu_shift234" BEL
        "sys_inst/reset_cpu_shift235" BEL "sys_inst/reset_cpu_shift236" BEL
        "sys_inst/reset_cpu_shift237" BEL "sys_inst/reset_cpu_shift238" BEL
        "sys_inst/reset_cpu_shift239" BEL "sys_inst/reset_cpu_shift240" BEL
        "sys_inst/reset_cpu_shift241" BEL "sys_inst/reset_cpu_shift242" BEL
        "sys_inst/reset_cpu_shift243" BEL "sys_inst/reset_cpu_shift244" BEL
        "sys_inst/reset_cpu_shift245" BEL "sys_inst/reset_cpu_shift246" BEL
        "sys_inst/reset_cpu_shift247" BEL "sys_inst/reset_cpu_shift248" BEL
        "sys_inst/reset_cpu_shift249" BEL "sys_inst/reset_cpu_shift250" BEL
        "sys_inst/reset_cpu_shift251" BEL "sys_inst/reset_cpu_shift252" BEL
        "sys_inst/reset_cpu_shift253" BEL "sys_inst/reset_cpu_shift254" BEL
        "sys_inst/reset_cpu_shift255" BEL "sys_inst/reset_cpu_shift256" BEL
        "sys_inst/reset_cpu_shift257" BEL "sys_inst/reset_cpu_shift258" BEL
        "sys_inst/reset_cpu_shift259" BEL "sys_inst/reset_cpu_shift260" BEL
        "sys_inst/reset_cpu_shift261" BEL "sys_inst/reset_cpu_shift262" BEL
        "sys_inst/reset_cpu_shift263" BEL "sys_inst/reset_cpu_shift264" BEL
        "sys_inst/reset_cpu_shift265" BEL "sys_inst/reset_cpu_shift266" BEL
        "sys_inst/reset_cpu_shift267" BEL "sys_inst/reset_cpu_shift268" BEL
        "sys_inst/reset_cpu_shift269" BEL "sys_inst/reset_cpu_shift270" BEL
        "sys_inst/reset_cpu_shift271" BEL "sys_inst/reset_cpu_shift272" BEL
        "sys_inst/reset_cpu_shift273" BEL "sys_inst/reset_cpu_shift274" BEL
        "sys_inst/reset_cpu_shift275" BEL "sys_inst/reset_cpu_shift276" BEL
        "sys_inst/reset_cpu_shift277" BEL "sys_inst/reset_cpu_shift278" BEL
        "sys_inst/reset_cpu_shift279" BEL "sys_inst/reset_cpu_shift280" BEL
        "sys_inst/reset_cpu_shift281" BEL "sys_inst/reset_cpu_shift282" BEL
        "sys_inst/reset_cpu_shift283" BEL "sys_inst/reset_cpu_shift284" BEL
        "sys_inst/reset_cpu_shift285" BEL "sys_inst/reset_cpu_shift286" BEL
        "sys_inst/reset_cpu_shift287" BEL "sys_inst/reset_cpu_shift288" BEL
        "sys_inst/reset_cpu_shift289" BEL "sys_inst/reset_cpu_shift290" BEL
        "sys_inst/reset_cpu_shift291" BEL "sys_inst/reset_cpu_shift292" BEL
        "sys_inst/reset_cpu_shift293" BEL "sys_inst/reset_cpu_shift294" BEL
        "sys_inst/reset_cpu_shift295" BEL "sys_inst/reset_cpu_shift296" BEL
        "sys_inst/reset_cpu_shift297" BEL "sys_inst/reset_cpu_shift298" BEL
        "sys_inst/reset_cpu_shift299" BEL "sys_inst/reset_cpu_shift300" BEL
        "sys_inst/reset_cpu_shift301" BEL "sys_inst/reset_cpu_shift302" BEL
        "sys_inst/reset_cpu_shift303" BEL "sys_inst/reset_cpu_shift304" BEL
        "sys_inst/reset_cpu_shift305" BEL "sys_inst/reset_cpu_shift306" BEL
        "sys_inst/reset_cpu_shift307" BEL "sys_inst/reset_cpu_shift308" BEL
        "sys_inst/reset_cpu_shift309" BEL "sys_inst/reset_cpu_shift310" BEL
        "sys_inst/reset_cpu_shift3111" BEL "sys_inst/reset_cpu_shift312" BEL
        "sys_inst/reset_cpu_shift313" BEL "sys_inst/reset_cpu_shift314" BEL
        "sys_inst/reset_cpu_shift315" BEL "sys_inst/reset_cpu_shift316" BEL
        "sys_inst/reset_cpu_shift317" BEL "sys_inst/reset_cpu_shift318" BEL
        "sys_inst/reset_cpu_shift319" BEL "sys_inst/reset_cpu_shift320" BEL
        "sys_inst/reset_cpu_shift321" BEL "sys_inst/reset_cpu_shift322" BEL
        "sys_inst/reset_cpu_shift323" BEL "sys_inst/reset_cpu_shift324" BEL
        "sys_inst/reset_cpu_shift325" BEL "sys_inst/reset_cpu_shift326" BEL
        "sys_inst/reset_cpu_shift327" BEL "sys_inst/reset_cpu_shift328" BEL
        "sys_inst/reset_cpu_shift329" BEL "sys_inst/reset_cpu_shift330" BEL
        "sys_inst/reset_cpu_shift331" BEL "sys_inst/reset_cpu_shift332" BEL
        "sys_inst/reset_cpu_shift333" BEL "sys_inst/reset_cpu_shift334" BEL
        "sys_inst/reset_cpu_shift335" BEL "sys_inst/reset_cpu_shift336" BEL
        "sys_inst/reset_cpu_shift337" BEL "sys_inst/reset_cpu_shift338" BEL
        "sys_inst/reset_cpu_shift339" BEL "sys_inst/reset_cpu_shift340" BEL
        "sys_inst/reset_cpu_shift341" BEL "sys_inst/reset_cpu_shift342" BEL
        "sys_inst/reset_cpu_shift343" BEL "sys_inst/reset_cpu_shift344" BEL
        "sys_inst/reset_cpu_shift345" BEL "sys_inst/reset_cpu_shift346" BEL
        "sys_inst/reset_cpu_shift347" BEL "sys_inst/reset_cpu_shift348" BEL
        "sys_inst/reset_cpu_shift349" BEL "sys_inst/reset_cpu_shift350" BEL
        "sys_inst/reset_cpu_shift351" BEL "sys_inst/reset_cpu_shift352" BEL
        "sys_inst/reset_cpu_shift353" BEL "sys_inst/reset_cpu_shift354" BEL
        "sys_inst/reset_cpu_shift355" BEL "sys_inst/reset_cpu_shift356" BEL
        "sys_inst/reset_cpu_shift357" BEL "sys_inst/reset_cpu_shift358" BEL
        "sys_inst/reset_cpu_shift359" BEL "sys_inst/reset_cpu_shift360" BEL
        "sys_inst/reset_cpu_shift361" BEL "sys_inst/reset_cpu_shift362" BEL
        "sys_inst/reset_cpu_shift363" BEL "sys_inst/reset_cpu_shift364" BEL
        "sys_inst/reset_cpu_shift365" BEL "sys_inst/reset_cpu_shift366" BEL
        "sys_inst/reset_cpu_shift367" BEL "sys_inst/reset_cpu_shift368" BEL
        "sys_inst/reset_cpu_shift369" BEL "sys_inst/reset_cpu_shift370" BEL
        "sys_inst/reset_cpu_shift371" BEL "sys_inst/reset_cpu_shift372" BEL
        "sys_inst/reset_cpu_shift373" BEL "sys_inst/reset_cpu_shift374" BEL
        "sys_inst/reset_cpu_shift375" BEL "sys_inst/reset_cpu_shift376" BEL
        "sys_inst/reset_cpu_shift377" BEL "sys_inst/reset_cpu_shift378" BEL
        "sys_inst/reset_cpu_shift379" BEL "sys_inst/reset_cpu_shift380" BEL
        "sys_inst/reset_cpu_shift381" BEL "sys_inst/reset_cpu_shift382" BEL
        "sys_inst/reset_cpu_shift383" BEL "sys_inst/reset_cpu_shift384" BEL
        "sys_inst/reset_cpu_shift385" BEL "sys_inst/reset_cpu_shift386" BEL
        "sys_inst/reset_cpu_shift387" BEL "sys_inst/reset_cpu_shift388" BEL
        "sys_inst/reset_cpu_shift389" BEL "sys_inst/reset_cpu_shift390" BEL
        "sys_inst/reset_cpu_shift391" BEL "sys_inst/reset_cpu_shift392" BEL
        "sys_inst/reset_cpu_shift393" BEL "sys_inst/reset_cpu_shift394" BEL
        "sys_inst/reset_cpu_shift395" BEL "sys_inst/reset_cpu_shift396" BEL
        "sys_inst/reset_cpu_shift397" BEL "sys_inst/reset_cpu_shift398" BEL
        "sys_inst/reset_cpu_shift399" BEL "sys_inst/reset_cpu_shift400" BEL
        "sys_inst/reset_cpu_shift401" BEL "sys_inst/reset_cpu_shift402" BEL
        "sys_inst/reset_cpu_shift403" BEL "sys_inst/reset_cpu_shift404" BEL
        "sys_inst/reset_cpu_shift405" BEL "sys_inst/reset_cpu_shift406" BEL
        "sys_inst/reset_cpu_shift407" BEL "sys_inst/reset_cpu_shift408" BEL
        "sys_inst/reset_cpu_shift409" BEL "sys_inst/reset_cpu_shift410" BEL
        "sys_inst/reset_cpu_shift4111" BEL "sys_inst/reset_cpu_shift412" BEL
        "sys_inst/reset_cpu_shift413" BEL "sys_inst/reset_cpu_shift414" BEL
        "sys_inst/reset_cpu_shift415" BEL "sys_inst/reset_cpu_shift416" BEL
        "sys_inst/reset_cpu_shift417" BEL "sys_inst/reset_cpu_shift418" BEL
        "sys_inst/reset_cpu_shift419" BEL "sys_inst/reset_cpu_shift420" BEL
        "sys_inst/reset_cpu_shift421" BEL "sys_inst/reset_cpu_shift422" BEL
        "sys_inst/reset_cpu_shift423" BEL "sys_inst/reset_cpu_shift424" BEL
        "sys_inst/reset_cpu_shift425" BEL "sys_inst/reset_cpu_shift426" BEL
        "sys_inst/reset_cpu_shift427" BEL "sys_inst/reset_cpu_shift428" BEL
        "sys_inst/reset_cpu_shift429" BEL "sys_inst/reset_cpu_shift430" BEL
        "sys_inst/reset_cpu_shift431" BEL "sys_inst/reset_cpu_shift432" BEL
        "sys_inst/reset_cpu_shift433" BEL "sys_inst/reset_cpu_shift434" BEL
        "sys_inst/reset_cpu_shift435" BEL "sys_inst/reset_cpu_shift436" BEL
        "sys_inst/reset_cpu_shift437" BEL "sys_inst/reset_cpu_shift438" BEL
        "sys_inst/reset_cpu_shift439" BEL "sys_inst/reset_cpu_shift440" BEL
        "sys_inst/reset_cpu_shift441" BEL "sys_inst/reset_cpu_shift442" BEL
        "sys_inst/reset_cpu_shift443" BEL "sys_inst/reset_cpu_shift444" BEL
        "sys_inst/reset_cpu_shift445" BEL "sys_inst/reset_cpu_shift446" BEL
        "sys_inst/reset_cpu_shift447" BEL "sys_inst/reset_cpu_shift448" BEL
        "sys_inst/reset_cpu_shift449" BEL "sys_inst/reset_cpu_shift450" BEL
        "sys_inst/reset_cpu_shift451" BEL "sys_inst/reset_cpu_shift452" BEL
        "sys_inst/reset_cpu_shift453" BEL "sys_inst/reset_cpu_shift454" BEL
        "sys_inst/reset_cpu_shift455" BEL "sys_inst/reset_cpu_shift456" BEL
        "sys_inst/reset_cpu_shift457" BEL "sys_inst/reset_cpu_shift458" BEL
        "sys_inst/reset_cpu_shift459" BEL "sys_inst/reset_cpu_shift460" BEL
        "sys_inst/reset_cpu_shift461" BEL "sys_inst/reset_cpu_shift462" BEL
        "sys_inst/reset_cpu_shift463" BEL "sys_inst/reset_cpu_shift464" BEL
        "sys_inst/reset_cpu_shift465" BEL "sys_inst/reset_cpu_shift466" BEL
        "sys_inst/reset_cpu_shift467" BEL "sys_inst/reset_cpu_shift468" BEL
        "sys_inst/reset_cpu_shift469" BEL "sys_inst/reset_cpu_shift470" BEL
        "sys_inst/reset_cpu_shift471" BEL "sys_inst/reset_cpu_shift472" BEL
        "sys_inst/reset_cpu_shift473" BEL "sys_inst/reset_cpu_shift474" BEL
        "sys_inst/reset_cpu_shift475" BEL "sys_inst/reset_cpu_shift476" BEL
        "sys_inst/reset_cpu_shift477" BEL "sys_inst/reset_cpu_shift478" BEL
        "sys_inst/reset_cpu_shift479" BEL "sys_inst/reset_cpu_shift480" BEL
        "sys_inst/reset_cpu_shift481" BEL "sys_inst/reset_cpu_shift482" BEL
        "sys_inst/reset_cpu_shift483" BEL "sys_inst/reset_cpu_shift484" BEL
        "sys_inst/reset_cpu_shift485" BEL "sys_inst/reset_cpu_shift486" BEL
        "sys_inst/reset_cpu_shift487" BEL "sys_inst/reset_cpu_shift488" BEL
        "sys_inst/reset_cpu_shift489" BEL "sys_inst/reset_cpu_shift490" BEL
        "sys_inst/reset_cpu_shift491" BEL "sys_inst/reset_cpu_shift492" BEL
        "sys_inst/reset_cpu_shift493" BEL "sys_inst/reset_cpu_shift494" BEL
        "sys_inst/reset_cpu_shift495" BEL "sys_inst/reset_cpu_shift496" BEL
        "sys_inst/reset_cpu_shift497" BEL "sys_inst/reset_cpu_shift498" BEL
        "sys_inst/reset_cpu_shift499" BEL "sys_inst/reset_cpu_shift500" BEL
        "sys_inst/reset_cpu_shift501" BEL "sys_inst/reset_cpu_shift502" BEL
        "sys_inst/reset_cpu_shift503" BEL "sys_inst/reset_cpu_shift504" BEL
        "sys_inst/reset_cpu_shift505" BEL "sys_inst/reset_cpu_shift506" BEL
        "sys_inst/reset_cpu_shift507" BEL "sys_inst/reset_cpu_shift508" BEL
        "sys_inst/reset_cpu_shift509" BEL "sys_inst/reset_cpu_shift510" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_7" BEL
        "sys_inst/reset_cpu_shift1100" BEL "sys_inst/reset_cpu_shift2100" BEL
        "sys_inst/reset_cpu_shift3100" BEL "sys_inst/reset_cpu_shift4100" BEL
        "sys_inst/reset_cpu_shift512" BEL "sys_inst/reset_cpu_shift610" BEL
        "sys_inst/reset_cpu_shift710" BEL "sys_inst/reset_cpu_shift810" BEL
        "sys_inst/reset_cpu_shift910" BEL "sys_inst/reset_cpu_shift1010" BEL
        "sys_inst/reset_cpu_shift1110" BEL "sys_inst/reset_cpu_shift1210" BEL
        "sys_inst/reset_cpu_shift1310" BEL "sys_inst/reset_cpu_shift1410" BEL
        "sys_inst/reset_cpu_shift1510" BEL "sys_inst/reset_cpu_shift1610" BEL
        "sys_inst/reset_cpu_shift1710" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_4_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_5_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_6_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_7_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_8_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_9_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_126"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_127"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem32/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem32/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem31/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem31/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem42/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem42/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem41/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem41/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMD";
TIMEGRP dcm_system_clkout1 = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_cnt_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_cnt_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_cnt_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/clock_div_b/cnt_q_0" BEL
        "sys_inst/reset_count_15" BEL "sys_inst/reset_count_14" BEL
        "sys_inst/reset_count_13" BEL "sys_inst/reset_count_12" BEL
        "sys_inst/reset_count_11" BEL "sys_inst/reset_count_10" BEL
        "sys_inst/reset_count_9" BEL "sys_inst/reset_count_8" BEL
        "sys_inst/reset_count_7" BEL "sys_inst/reset_count_6" BEL
        "sys_inst/reset_count_5" BEL "sys_inst/reset_count_4" BEL
        "sys_inst/reset_count_3" BEL "sys_inst/reset_count_2" BEL
        "sys_inst/reset_count_1" BEL "sys_inst/reset_count_0" BEL
        "sys_inst/reset_cpu_count_15" BEL "sys_inst/reset_cpu_count_14" BEL
        "sys_inst/reset_cpu_count_13" BEL "sys_inst/reset_cpu_count_12" BEL
        "sys_inst/reset_cpu_count_11" BEL "sys_inst/reset_cpu_count_10" BEL
        "sys_inst/reset_cpu_count_9" BEL "sys_inst/reset_cpu_count_8" BEL
        "sys_inst/reset_cpu_count_7" BEL "sys_inst/reset_cpu_count_6" BEL
        "sys_inst/reset_cpu_count_5" BEL "sys_inst/reset_cpu_count_4" BEL
        "sys_inst/reset_cpu_count_3" BEL "sys_inst/reset_cpu_count_2" BEL
        "sys_inst/reset_cpu_count_1" BEL "sys_inst/reset_cpu_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/f_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/output_ff" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/f_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ems_access_address_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ems_access_address_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/map_ems_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_ps2_reset_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/port_a_in_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keycode_ff_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keybord_interrupt" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/keybord_interrupt_ff" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ena_ems_3" BEL
        "sys_inst/u_CHIPSET/prev_timer_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_p_clock_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart_readdata_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ps2_clock_out" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ems_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_map_ena_data" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_p_clock_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ems_write_enable" BEL
        "sys_inst/reset_cpu" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_2_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0" BEL
        "sys_inst/reset_cpu_ff" BEL "sys_inst/clk_uart_ff_3" BEL
        "sys_inst/clk_opl2_ff_3" BEL "sys_inst/reset" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/write_to_uart_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_address_enable_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_read_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_0" BEL
        "dcm_system/clkout2_buf" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_wait" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/address_enable_n" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/hold_request_ff_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_3_3" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_2_3" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_3" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/dma_page_register_1_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/hold_request_ff_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/prev_cpu_clock" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/direction_transmit_or_receive_n"
        BEL "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_2" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_1" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/write_command_tmp" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/machine_cycle_period" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_write_memory_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_read_memory_status"
        BEL "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_halt_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_write_io_port_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_code_access_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_interrupt_acknowledge_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8288/strobed_read_io_port_status"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_ff_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_ff_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/controller_disable"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dreq_sense_active_low"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/rotating_priority"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/prev_write_enable_n"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/transfer_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_address_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/current_word_count_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_3_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_2_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_word_count_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_4"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_5"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_6"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_7"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_8"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_10"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_11"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_9"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_13"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_12"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/base_address_0_15"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_ff_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_ff_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_ff_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/fsmfake0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/fsmfake0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/end_of_process_internal"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_rotate_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_rotate_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/output_highst_address"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_type_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_state_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/transfer_mode_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/address_decrement_select_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/autoinitialization_enable_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dack_sense_active_high"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/extended_write_selection"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/compressed_timing"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/chanel_0_address_hold_enable"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/dma_acknowledge_internal_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/prev_read_status_register"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/prev_write_enable_n"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Bus_Control_Logic/stable_address"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/command_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/command_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/priority_rotate_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/priority_rotate_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/priority_rotate_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_when_ack1_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_when_ack1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_when_ack1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/acknowledge_interrupt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/acknowledge_interrupt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/acknowledge_interrupt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_special_mask_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/enable_read_register"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/read_register_isr_or_irr"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/special_mask_mode"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/u8086_or_mcs80_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/enable_special_mask_mode"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/buffered_master_or_slave_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/buffered_mode_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/special_fully_nest_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/set_icw4_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/single_or_cascade_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/call_address_interval_4_or_8_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/level_or_edge_toriggered_config"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_vector_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_interrupt_acknowledge_n"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/freeze"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/cascade_device_config_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_mask_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/stable_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Control_Logic/prev_write_enable_n"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_preset_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/counter_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_bcd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_read_write_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_read_write_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_mode_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_mode_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/select_mode_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_read_counter"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_counter_clock"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_preset_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/counter_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_bcd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_read_write_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_read_write_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_mode_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_mode_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/select_mode_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/prev_read_counter"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/prev_count_period"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_preset_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/counter_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_bcd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_read_write_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_read_write_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_mode_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_mode_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/select_mode_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/prev_read_counter"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/port_2_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/port_1_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/mode_select_reg_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_A/mode_select_reg_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_B/port_2_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_B/port_1_io_reg"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Group_B/mode_select_reg_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/internal_data_bus_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Control_Logic/prev_write_enable_n"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_out_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_B/port_io" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/read_tmp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_out_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_A/port_io" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_read_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_io_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/read_port_a_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/read_port_b_ff"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_div/cnt_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_div/cnt_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_sub_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_sub_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_sub_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_sl_rr" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_ar_dr" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_ksl_tl" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_mult" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_fnumhi" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_fnumlo" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/up_fbcon" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_A" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_B" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/am_dep" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_kon_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/vib_dep" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/rhy_en" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/selreg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_A_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/value_B_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/din_copy_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/update_op_IV"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/update_op_III"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/update_op_II"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_31_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_30_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_29_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_28_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_27_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_26_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_25_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_24_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_23_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_21_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_18_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_csr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_17_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_16_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_15_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_14_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_13_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_12_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_11_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_10_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_9_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_8_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_7_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_6_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_5_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_4_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_17_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_16_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_15_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_14_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_13_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_12_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_11_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_10_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_9_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_8_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_7_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_6_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_5_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_4_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group2/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_17_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_16_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_15_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_14_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_13_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_12_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_11_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_10_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_9_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_8_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_7_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_6_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_5_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_4_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_17_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_16_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_15_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_14_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_13_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_12_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_11_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_10_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_9_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_8_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_7_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_6_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_5_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_4_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group1/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_17_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_16_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_15_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_14_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_13_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_12_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_11_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_9_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_8_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_7_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_6_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_5_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_4_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_3_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_2_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_1_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_17_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_16_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_15_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_14_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_13_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_12_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_11_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_9_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_8_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_7_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_6_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_5_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_4_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_3_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_2_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_1_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_0_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/subslot_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/subslot_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/subslot_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/op"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/group_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/group_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/cnt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/free_cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/free_cnt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/load_l"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/cnt_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/free_cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/free_cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/load_l"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/cnt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_carry" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/trem_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_cnt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_step" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_comb/u_sum/Mmult_phinc_mul_pins<92>"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/keycode_II_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/keycode_II_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/keycode_II_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/hh_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/tc_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/tc_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/rm_xor" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_noise/poly_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_18_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_17_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_16_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_15_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_14_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_13_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_12_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_11_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_10_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_9_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_8_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_7_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_6_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_5_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_4_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_3_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_2_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_0_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_0_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_9_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_8_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_7_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_6_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_5_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_4_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_3_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_2_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_1_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_9_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_8_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_7_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_5_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_6_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_4_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_3_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_2_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_0_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_pad/bits_1_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egcnt/eg_cnt_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_V_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/pg_rst_II" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/attack_III" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_IV_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/sum_in_III" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/step_III" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/rate_in_III_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/base_rate_II_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/attack_II" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_2_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/op_result_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/exponent_III_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<25>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<24>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<23>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<22>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<21>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<20>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<19>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<18>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<17>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<16>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<15>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<14>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<13>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<12>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<11>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<10>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<9>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<8>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<7>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<6>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<5>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<4>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<2>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<1>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<0>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<25>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<24>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<23>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<22>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<21>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<20>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<19>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<18>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<17>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<16>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<15>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<14>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<13>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<12>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<11>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<10>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<9>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<8>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<7>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<6>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<5>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<4>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<2>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<1>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<0>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<25>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<24>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<23>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<22>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<21>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<20>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<19>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<18>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<17>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<16>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<15>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<14>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<13>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<12>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<11>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<10>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<9>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<8>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<7>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<6>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<5>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<4>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<3>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<2>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<1>_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<0>_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/snd_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_acc/u_acc/acc_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/reg_q_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/reg_q_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/reg_q_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/we_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_cnt_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/lfsr_q_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/shift_source_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/fb_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/nf_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/nf_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/a_q_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/read_buffer_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/keycode_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/break_flag" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/irq" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/error_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/recieved_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/receiving_time_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/shift_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB/u_Shift_Register/prev_device_clock"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/send_bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/state_counter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/device_data_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/prev_send_request"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/prev_device_clock"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/device_clock_out"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/readdata_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXPROC.State_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXPROC.State_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/iCounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iCounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IF_RI/iCount_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IF_RI/iCount_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFECounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTimeoutCount_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG2/iQ"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BG16/BAUDTICK"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_SIN/iD_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_SIN/iD_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_RI/iD_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IS_RI/iD_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_WRITE/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_READ/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC_THRE_ED/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_PEDET/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_FEDET/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_BIDET/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_CTS/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_DSR/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_RI/iDd"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_ED_DCD/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RCLK/iDd"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOClear"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXPROC.State"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOD_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTXRunning" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTXFIFORead" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRXFIFOWrite" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_RXTrigger_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_RXTrigger_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iSCR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLM_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDLL_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLCR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMCR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_FIFOEnable"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iIER_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_TXFIFOReset"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_RXFIFOReset"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTSR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/SOUT" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/BAUDOUTN" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTXStart" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iDIN_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iA_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IIC/iIIR_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iWRAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iRDAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iUSAGE_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/iEMPTY"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Q_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iWRAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iRDAddr_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iUSAGE_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/iEMPTY"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Q_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/CState_FSM_FFd4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/TX_FIN.iLast"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/iFinished"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDataCount_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/CState_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/CState_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/CState_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/PE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iDOUT_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iBaudStepD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_BRC/iCounter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iCounter_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/douta_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_30" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_29" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_28" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_27" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_26" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_25" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_24" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_2_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_head_x_spt_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_calc_temp_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_temp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_head_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/result_calc_logical_cylinder_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_lc_state_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_head_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_spt_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_head_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_chs_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_chs_state_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/identify_index_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_state_FSM_FFd2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_30"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_29"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_28"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_27"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_26"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_temp_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_data_bus_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ide_data_bus_out_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_511_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_in_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_cylinder_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_ext_data_bus_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/trans_fifo_index_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/remaining_sector_count_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_30" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_29" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_28" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_27" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_26" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_25" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_24" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_access_block_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_spt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/logical_head_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/state_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_30" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_29" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_28" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_27" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_26" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_25" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_24" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/chs2lba_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/select_lba" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/select_drive" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/cylinder_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/device_ready" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_number_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/sector_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/head_number_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/busy" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_cylinder_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/ret_state_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_reset" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_write_data" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_write_access_command"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_read_data" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/mmc_write_block_address"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/shift_fifo" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/error_flag" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/data_request" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/control_cs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/command_cs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/read_edge" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/prev_read_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/prev_write_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_data_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_address_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_address_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/latch_address_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/reset_pulse_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd40"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd41"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/control_state_FSM_FFd39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/access_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_127"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_126"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_83"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_82"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_81"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_80"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_73"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_72"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_71"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_70"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_69"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_68"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_67"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_66"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_65"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_64"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_63"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_62"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_61"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_60"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_59"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_58"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_57"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_56"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_55"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_54"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_53"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_52"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_51"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_50"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_49"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_48"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/csd_47"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/mmc_reset"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/emmc_reset"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/block_address_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/rca_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_data_buffer_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/storage_size_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/send_command_to_mmc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/clear_command_crc_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/start_communication_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/set_send_command_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/mask_command_interrupt_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/check_command_start_bit_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/enable_response_crc_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/enable_command_crc_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/recv_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_47"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_46"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_45"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_44"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_43"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_42"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_41"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_40"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_buffer_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_83"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_82"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_81"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_80"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_75"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_74"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_73"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_72"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_71"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_70"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_69"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_68"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_67"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_66"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_65"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_64"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_63"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_62"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_61"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_60"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_59"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_58"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_57"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_56"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_55"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_54"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_53"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_52"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_51"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_50"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_49"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_48"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_47"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_46"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_45"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_44"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_43"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_42"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_41"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_40"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_39"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_38"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_37"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_36"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_35"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_34"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_33"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_32"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_31"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_29"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_28"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_27"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_26"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/command_io_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/data_io_state_FSM_FFd1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/data_io_state_FSM_FFd2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/clear_data_crc_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/start_communication_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/received_data_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/set_send_data_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/read_continuous_data_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/check_data_start_bit_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/data_io_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/clear_data_crc_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/check_data_start_bit_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/send_data_to_mmc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_counter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_data_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/send_command_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_crc_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/data_bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/command_bit_count_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/clk_cycle_counter_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_data_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/rx_cmd_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mask_data_interrupt_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mask_command_interrupt_ff"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_cmd_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/tx_data_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mmc_dat_io"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mmc_cmd_io"
        BEL "sys_inst/u_CHIPSET/u_READY/prev_ready_n_or_wait" BEL
        "sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn" BEL
        "sys_inst/u_CHIPSET/u_READY/ready_n_or_wait" BEL
        "sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2" BEL
        "sys_inst/u_CHIPSET/u_READY/processor_ready_ff_1" BEL
        "sys_inst/u_CHIPSET/u_READY/prev_bus_state" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_group_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/sel_group_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_A/flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_timers/timer_B/flag"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_dir" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_lfo/am_incen" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/timer_clock" BEL
        "sys_inst/u_CHIPSET/DRQ0" BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/dma_request_lock_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/request_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_3"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Priority_Encoder/mask_register_2"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/byte_pointer"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/hold_request"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/terminal_count_internal"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/memory_write_n"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/io_write_n_out"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/reoutput_high_address"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/memory_read_n"
        BEL
        "sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Timing_And_Control/io_read_n_out"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/interrupt_request_register_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/interrupt_request_register_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/interrupt_request_register_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/low_input_latch_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/low_input_latch_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Interrupt_Request/low_input_latch_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/interrupt_to_cpu"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_latched_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/start_counting"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_count_period"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/write_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/read_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/load_edge"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/prev_counter_gate"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/start_counting"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/prev_count_period"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/write_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/read_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/load_edge"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_latched_flag"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/start_counting"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/write_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/read_count_step"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/load_edge"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/prev_counter_gate"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8255/u_Port_C/port_c_out_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/we_n_d" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/latch_ctrl_b/ready_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/noise_b/freq_ff_q" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KFPS2KB_Send_Data/shift_register_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/u_Tandy_Scancode_Converter/e0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_Tandy_Scancode_Converter/e0_temp"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_IF_RI/Q"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iCharTimeout"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_TERI" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_BI" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_PE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_FE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iFCR_FIFO64E" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_dDCD" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iRTS" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_dCTS" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iMSR_dDSR" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_OE" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iTHRInterrupt" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TX/iTx2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/iParityReceived"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RX/RX_MVF/iQ"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/storage_spt_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/calc_storage_chs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_crc_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_interface_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/ocr_30"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/send_crc_count"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/write_next_byte"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/request_write_data_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_interface_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_next_byte"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Controller/read_byte_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_error"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/ready_to_communicate"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Data_IO/mask_data_interrupt_to_mmc"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/sent_data_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/detect_data_start_bit"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/sent_command_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_data_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/received_response_interrupt"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/mmc_clk"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/detect_command_start_bit"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Interface/timeout_interrupt"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/data_bus_out_from_chipset" BEL
        "sys_inst/clk_uart_en" BEL "sys_inst/cen_opl2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_div/cenop" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/get_tandy_byte" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_WE_n" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/start_logical_cylinder"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/iLSR_FIFOERR"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/clr_flag_B"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/start_chs2lba" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_0/count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_0_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_2/count_0_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_0_2"
        PIN "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram3_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1_pins<13>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram7_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram6_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram5_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram4_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram3_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram2_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1_pins<14>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51_pins<9>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut_pins<9>"
        BEL "sys_inst/Mshreg_clk_uart_ff_2" BEL "sys_inst/clk_uart_ff_2" BEL
        "sys_inst/Mshreg_pclk" BEL "sys_inst/Mshreg_clk_cpu" BEL
        "sys_inst/clk_cpu" BEL "sys_inst/Mshreg_clk_opl2_ff_2" BEL
        "sys_inst/clk_opl2_ff_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_29_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_29_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_31_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_31_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_30_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_30_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_28_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_28_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_27_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_27_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_24_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_24_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_26_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_26_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_25_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_25_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_23_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_23_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_21_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_21_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_20_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_19_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_18_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_15_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_17_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_16_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_13_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_12_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_11_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_10_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_9_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_6_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_8_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_7_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_5_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_3_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_2_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_1_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/Mshreg_slot_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_81"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_17_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_18_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_16_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_15_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_12_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_14_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_13_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_11_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_10_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_7_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_9_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_8_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_6_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_5_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_4_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_3_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_2_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/Mshreg_bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_1_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/Mshreg_bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/Mshreg_bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/Mshreg_bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_blocksh/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_0_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_9_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_9_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_8_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_8_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_7_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_7_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_6_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_6_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_5_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_5_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_2_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_4_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_4_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_3_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/Mshreg_bits_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_1_141"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_konsh/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_konsh/bits_0_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/Mshreg_bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_2_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/Mshreg_bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_1_171"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_cntsh/Mshreg_bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_cntsh/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/Mshreg_bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_fnumsh/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/Mshreg_signbit_III"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/signbit_III"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_delay/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_25"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_25"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_24"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_24"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_23"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_23"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_20"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_20"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_22"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_22"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_21"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_21"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_19"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_19"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_18"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_18"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_15"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_17"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_16"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_16"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_13"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_12"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_11"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_10"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_10"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_11"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_12"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_13"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_14"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_1_15"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_3_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_31" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_2_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_0_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_01" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_4_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_41" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_5_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_51" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_6_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_61" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/Mshreg_fifo_510_7_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_71" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/Mshreg_response_127"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/Mshreg_response_126"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_7"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_9"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_9"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_8"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_8"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_6"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_5"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_2"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_4"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_3"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_1"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/Mshreg_eg_in_III_0"
        BEL "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/eg_in_III_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/Mshreg_bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/bits_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/Mshreg_bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_condly/bits_0"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/_n0039_shift7"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_slot_cnt/slot_8"
        BEL "sys_inst/reset_cpu_shift1" BEL "sys_inst/reset_cpu_shift2" BEL
        "sys_inst/reset_cpu_shift3" BEL "sys_inst/reset_cpu_shift4" BEL
        "sys_inst/reset_cpu_shift5" BEL "sys_inst/reset_cpu_shift6" BEL
        "sys_inst/reset_cpu_shift7" BEL "sys_inst/reset_cpu_shift8" BEL
        "sys_inst/reset_cpu_shift9" BEL "sys_inst/reset_cpu_shift10" BEL
        "sys_inst/reset_cpu_shift11" BEL "sys_inst/reset_cpu_shift12" BEL
        "sys_inst/reset_cpu_shift13" BEL "sys_inst/reset_cpu_shift14" BEL
        "sys_inst/reset_cpu_shift15" BEL "sys_inst/reset_cpu_shift16" BEL
        "sys_inst/reset_cpu_shift17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_21_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_23_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_24_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_25_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_26_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_27_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_28_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_29_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_30_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_31_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_10_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_11_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_12_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_13_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_14_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_15_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_16_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_17_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_18_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_3_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_4_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_5_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_6_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_7_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_8_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_pg/u_phsh/bits_9_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_konsh/bits_0_17"
        BEL "sys_inst/reset_cpu_shift18" BEL "sys_inst/reset_cpu_shift21" BEL
        "sys_inst/reset_cpu_shift31" BEL "sys_inst/reset_cpu_shift41" BEL
        "sys_inst/reset_cpu_shift51" BEL "sys_inst/reset_cpu_shift61" BEL
        "sys_inst/reset_cpu_shift71" BEL "sys_inst/reset_cpu_shift81" BEL
        "sys_inst/reset_cpu_shift91" BEL "sys_inst/reset_cpu_shift101" BEL
        "sys_inst/reset_cpu_shift111" BEL "sys_inst/reset_cpu_shift121" BEL
        "sys_inst/reset_cpu_shift131" BEL "sys_inst/reset_cpu_shift141" BEL
        "sys_inst/reset_cpu_shift151" BEL "sys_inst/reset_cpu_shift161" BEL
        "sys_inst/reset_cpu_shift171" BEL "sys_inst/reset_cpu_shift181" BEL
        "sys_inst/reset_cpu_shift19" BEL "sys_inst/reset_cpu_shift20" BEL
        "sys_inst/reset_cpu_shift211" BEL "sys_inst/reset_cpu_shift22" BEL
        "sys_inst/reset_cpu_shift23" BEL "sys_inst/reset_cpu_shift24" BEL
        "sys_inst/reset_cpu_shift25" BEL "sys_inst/reset_cpu_shift26" BEL
        "sys_inst/reset_cpu_shift27" BEL "sys_inst/reset_cpu_shift28" BEL
        "sys_inst/reset_cpu_shift29" BEL "sys_inst/reset_cpu_shift30" BEL
        "sys_inst/reset_cpu_shift311" BEL "sys_inst/reset_cpu_shift32" BEL
        "sys_inst/reset_cpu_shift33" BEL "sys_inst/reset_cpu_shift34" BEL
        "sys_inst/reset_cpu_shift35" BEL "sys_inst/reset_cpu_shift36" BEL
        "sys_inst/reset_cpu_shift37" BEL "sys_inst/reset_cpu_shift38" BEL
        "sys_inst/reset_cpu_shift39" BEL "sys_inst/reset_cpu_shift40" BEL
        "sys_inst/reset_cpu_shift411" BEL "sys_inst/reset_cpu_shift42" BEL
        "sys_inst/reset_cpu_shift43" BEL "sys_inst/reset_cpu_shift44" BEL
        "sys_inst/reset_cpu_shift45" BEL "sys_inst/reset_cpu_shift46" BEL
        "sys_inst/reset_cpu_shift47" BEL "sys_inst/reset_cpu_shift48" BEL
        "sys_inst/reset_cpu_shift49" BEL "sys_inst/reset_cpu_shift50" BEL
        "sys_inst/reset_cpu_shift511" BEL "sys_inst/reset_cpu_shift52" BEL
        "sys_inst/reset_cpu_shift53" BEL "sys_inst/reset_cpu_shift54" BEL
        "sys_inst/reset_cpu_shift55" BEL "sys_inst/reset_cpu_shift56" BEL
        "sys_inst/reset_cpu_shift57" BEL "sys_inst/reset_cpu_shift58" BEL
        "sys_inst/reset_cpu_shift59" BEL "sys_inst/reset_cpu_shift60" BEL
        "sys_inst/reset_cpu_shift611" BEL "sys_inst/reset_cpu_shift62" BEL
        "sys_inst/reset_cpu_shift63" BEL "sys_inst/reset_cpu_shift64" BEL
        "sys_inst/reset_cpu_shift65" BEL "sys_inst/reset_cpu_shift66" BEL
        "sys_inst/reset_cpu_shift67" BEL "sys_inst/reset_cpu_shift68" BEL
        "sys_inst/reset_cpu_shift69" BEL "sys_inst/reset_cpu_shift70" BEL
        "sys_inst/reset_cpu_shift711" BEL "sys_inst/reset_cpu_shift72" BEL
        "sys_inst/reset_cpu_shift73" BEL "sys_inst/reset_cpu_shift74" BEL
        "sys_inst/reset_cpu_shift75" BEL "sys_inst/reset_cpu_shift76" BEL
        "sys_inst/reset_cpu_shift77" BEL "sys_inst/reset_cpu_shift78" BEL
        "sys_inst/reset_cpu_shift79" BEL "sys_inst/reset_cpu_shift80" BEL
        "sys_inst/reset_cpu_shift811" BEL "sys_inst/reset_cpu_shift82" BEL
        "sys_inst/reset_cpu_shift83" BEL "sys_inst/reset_cpu_shift84" BEL
        "sys_inst/reset_cpu_shift85" BEL "sys_inst/reset_cpu_shift86" BEL
        "sys_inst/reset_cpu_shift87" BEL "sys_inst/reset_cpu_shift88" BEL
        "sys_inst/reset_cpu_shift89" BEL "sys_inst/reset_cpu_shift90" BEL
        "sys_inst/reset_cpu_shift911" BEL "sys_inst/reset_cpu_shift92" BEL
        "sys_inst/reset_cpu_shift93" BEL "sys_inst/reset_cpu_shift94" BEL
        "sys_inst/reset_cpu_shift95" BEL "sys_inst/reset_cpu_shift96" BEL
        "sys_inst/reset_cpu_shift97" BEL "sys_inst/reset_cpu_shift98" BEL
        "sys_inst/reset_cpu_shift99" BEL "sys_inst/reset_cpu_shift100" BEL
        "sys_inst/reset_cpu_shift1011" BEL "sys_inst/reset_cpu_shift102" BEL
        "sys_inst/reset_cpu_shift103" BEL "sys_inst/reset_cpu_shift104" BEL
        "sys_inst/reset_cpu_shift105" BEL "sys_inst/reset_cpu_shift106" BEL
        "sys_inst/reset_cpu_shift107" BEL "sys_inst/reset_cpu_shift108" BEL
        "sys_inst/reset_cpu_shift109" BEL "sys_inst/reset_cpu_shift110" BEL
        "sys_inst/reset_cpu_shift1111" BEL "sys_inst/reset_cpu_shift112" BEL
        "sys_inst/reset_cpu_shift113" BEL "sys_inst/reset_cpu_shift114" BEL
        "sys_inst/reset_cpu_shift115" BEL "sys_inst/reset_cpu_shift116" BEL
        "sys_inst/reset_cpu_shift117" BEL "sys_inst/reset_cpu_shift118" BEL
        "sys_inst/reset_cpu_shift119" BEL "sys_inst/reset_cpu_shift120" BEL
        "sys_inst/reset_cpu_shift1211" BEL "sys_inst/reset_cpu_shift122" BEL
        "sys_inst/reset_cpu_shift123" BEL "sys_inst/reset_cpu_shift124" BEL
        "sys_inst/reset_cpu_shift125" BEL "sys_inst/reset_cpu_shift126" BEL
        "sys_inst/reset_cpu_shift127" BEL "sys_inst/reset_cpu_shift128" BEL
        "sys_inst/reset_cpu_shift129" BEL "sys_inst/reset_cpu_shift130" BEL
        "sys_inst/reset_cpu_shift1311" BEL "sys_inst/reset_cpu_shift132" BEL
        "sys_inst/reset_cpu_shift133" BEL "sys_inst/reset_cpu_shift134" BEL
        "sys_inst/reset_cpu_shift135" BEL "sys_inst/reset_cpu_shift136" BEL
        "sys_inst/reset_cpu_shift137" BEL "sys_inst/reset_cpu_shift138" BEL
        "sys_inst/reset_cpu_shift139" BEL "sys_inst/reset_cpu_shift140" BEL
        "sys_inst/reset_cpu_shift1411" BEL "sys_inst/reset_cpu_shift142" BEL
        "sys_inst/reset_cpu_shift143" BEL "sys_inst/reset_cpu_shift144" BEL
        "sys_inst/reset_cpu_shift145" BEL "sys_inst/reset_cpu_shift146" BEL
        "sys_inst/reset_cpu_shift147" BEL "sys_inst/reset_cpu_shift148" BEL
        "sys_inst/reset_cpu_shift149" BEL "sys_inst/reset_cpu_shift150" BEL
        "sys_inst/reset_cpu_shift1511" BEL "sys_inst/reset_cpu_shift152" BEL
        "sys_inst/reset_cpu_shift153" BEL "sys_inst/reset_cpu_shift154" BEL
        "sys_inst/reset_cpu_shift155" BEL "sys_inst/reset_cpu_shift156" BEL
        "sys_inst/reset_cpu_shift157" BEL "sys_inst/reset_cpu_shift158" BEL
        "sys_inst/reset_cpu_shift159" BEL "sys_inst/reset_cpu_shift160" BEL
        "sys_inst/reset_cpu_shift1611" BEL "sys_inst/reset_cpu_shift162" BEL
        "sys_inst/reset_cpu_shift163" BEL "sys_inst/reset_cpu_shift164" BEL
        "sys_inst/reset_cpu_shift165" BEL "sys_inst/reset_cpu_shift166" BEL
        "sys_inst/reset_cpu_shift167" BEL "sys_inst/reset_cpu_shift168" BEL
        "sys_inst/reset_cpu_shift169" BEL "sys_inst/reset_cpu_shift170" BEL
        "sys_inst/reset_cpu_shift1711" BEL "sys_inst/reset_cpu_shift172" BEL
        "sys_inst/reset_cpu_shift173" BEL "sys_inst/reset_cpu_shift174" BEL
        "sys_inst/reset_cpu_shift175" BEL "sys_inst/reset_cpu_shift176" BEL
        "sys_inst/reset_cpu_shift177" BEL "sys_inst/reset_cpu_shift178" BEL
        "sys_inst/reset_cpu_shift179" BEL "sys_inst/reset_cpu_shift180" BEL
        "sys_inst/reset_cpu_shift1811" BEL "sys_inst/reset_cpu_shift182" BEL
        "sys_inst/reset_cpu_shift183" BEL "sys_inst/reset_cpu_shift184" BEL
        "sys_inst/reset_cpu_shift185" BEL "sys_inst/reset_cpu_shift186" BEL
        "sys_inst/reset_cpu_shift187" BEL "sys_inst/reset_cpu_shift188" BEL
        "sys_inst/reset_cpu_shift189" BEL "sys_inst/reset_cpu_shift190" BEL
        "sys_inst/reset_cpu_shift191" BEL "sys_inst/reset_cpu_shift192" BEL
        "sys_inst/reset_cpu_shift193" BEL "sys_inst/reset_cpu_shift194" BEL
        "sys_inst/reset_cpu_shift195" BEL "sys_inst/reset_cpu_shift196" BEL
        "sys_inst/reset_cpu_shift197" BEL "sys_inst/reset_cpu_shift198" BEL
        "sys_inst/reset_cpu_shift199" BEL "sys_inst/reset_cpu_shift200" BEL
        "sys_inst/reset_cpu_shift201" BEL "sys_inst/reset_cpu_shift202" BEL
        "sys_inst/reset_cpu_shift203" BEL "sys_inst/reset_cpu_shift204" BEL
        "sys_inst/reset_cpu_shift205" BEL "sys_inst/reset_cpu_shift206" BEL
        "sys_inst/reset_cpu_shift207" BEL "sys_inst/reset_cpu_shift208" BEL
        "sys_inst/reset_cpu_shift209" BEL "sys_inst/reset_cpu_shift210" BEL
        "sys_inst/reset_cpu_shift2111" BEL "sys_inst/reset_cpu_shift212" BEL
        "sys_inst/reset_cpu_shift213" BEL "sys_inst/reset_cpu_shift214" BEL
        "sys_inst/reset_cpu_shift215" BEL "sys_inst/reset_cpu_shift216" BEL
        "sys_inst/reset_cpu_shift217" BEL "sys_inst/reset_cpu_shift218" BEL
        "sys_inst/reset_cpu_shift219" BEL "sys_inst/reset_cpu_shift220" BEL
        "sys_inst/reset_cpu_shift221" BEL "sys_inst/reset_cpu_shift222" BEL
        "sys_inst/reset_cpu_shift223" BEL "sys_inst/reset_cpu_shift224" BEL
        "sys_inst/reset_cpu_shift225" BEL "sys_inst/reset_cpu_shift226" BEL
        "sys_inst/reset_cpu_shift227" BEL "sys_inst/reset_cpu_shift228" BEL
        "sys_inst/reset_cpu_shift229" BEL "sys_inst/reset_cpu_shift230" BEL
        "sys_inst/reset_cpu_shift231" BEL "sys_inst/reset_cpu_shift232" BEL
        "sys_inst/reset_cpu_shift233" BEL "sys_inst/reset_cpu_shift234" BEL
        "sys_inst/reset_cpu_shift235" BEL "sys_inst/reset_cpu_shift236" BEL
        "sys_inst/reset_cpu_shift237" BEL "sys_inst/reset_cpu_shift238" BEL
        "sys_inst/reset_cpu_shift239" BEL "sys_inst/reset_cpu_shift240" BEL
        "sys_inst/reset_cpu_shift241" BEL "sys_inst/reset_cpu_shift242" BEL
        "sys_inst/reset_cpu_shift243" BEL "sys_inst/reset_cpu_shift244" BEL
        "sys_inst/reset_cpu_shift245" BEL "sys_inst/reset_cpu_shift246" BEL
        "sys_inst/reset_cpu_shift247" BEL "sys_inst/reset_cpu_shift248" BEL
        "sys_inst/reset_cpu_shift249" BEL "sys_inst/reset_cpu_shift250" BEL
        "sys_inst/reset_cpu_shift251" BEL "sys_inst/reset_cpu_shift252" BEL
        "sys_inst/reset_cpu_shift253" BEL "sys_inst/reset_cpu_shift254" BEL
        "sys_inst/reset_cpu_shift255" BEL "sys_inst/reset_cpu_shift256" BEL
        "sys_inst/reset_cpu_shift257" BEL "sys_inst/reset_cpu_shift258" BEL
        "sys_inst/reset_cpu_shift259" BEL "sys_inst/reset_cpu_shift260" BEL
        "sys_inst/reset_cpu_shift261" BEL "sys_inst/reset_cpu_shift262" BEL
        "sys_inst/reset_cpu_shift263" BEL "sys_inst/reset_cpu_shift264" BEL
        "sys_inst/reset_cpu_shift265" BEL "sys_inst/reset_cpu_shift266" BEL
        "sys_inst/reset_cpu_shift267" BEL "sys_inst/reset_cpu_shift268" BEL
        "sys_inst/reset_cpu_shift269" BEL "sys_inst/reset_cpu_shift270" BEL
        "sys_inst/reset_cpu_shift271" BEL "sys_inst/reset_cpu_shift272" BEL
        "sys_inst/reset_cpu_shift273" BEL "sys_inst/reset_cpu_shift274" BEL
        "sys_inst/reset_cpu_shift275" BEL "sys_inst/reset_cpu_shift276" BEL
        "sys_inst/reset_cpu_shift277" BEL "sys_inst/reset_cpu_shift278" BEL
        "sys_inst/reset_cpu_shift279" BEL "sys_inst/reset_cpu_shift280" BEL
        "sys_inst/reset_cpu_shift281" BEL "sys_inst/reset_cpu_shift282" BEL
        "sys_inst/reset_cpu_shift283" BEL "sys_inst/reset_cpu_shift284" BEL
        "sys_inst/reset_cpu_shift285" BEL "sys_inst/reset_cpu_shift286" BEL
        "sys_inst/reset_cpu_shift287" BEL "sys_inst/reset_cpu_shift288" BEL
        "sys_inst/reset_cpu_shift289" BEL "sys_inst/reset_cpu_shift290" BEL
        "sys_inst/reset_cpu_shift291" BEL "sys_inst/reset_cpu_shift292" BEL
        "sys_inst/reset_cpu_shift293" BEL "sys_inst/reset_cpu_shift294" BEL
        "sys_inst/reset_cpu_shift295" BEL "sys_inst/reset_cpu_shift296" BEL
        "sys_inst/reset_cpu_shift297" BEL "sys_inst/reset_cpu_shift298" BEL
        "sys_inst/reset_cpu_shift299" BEL "sys_inst/reset_cpu_shift300" BEL
        "sys_inst/reset_cpu_shift301" BEL "sys_inst/reset_cpu_shift302" BEL
        "sys_inst/reset_cpu_shift303" BEL "sys_inst/reset_cpu_shift304" BEL
        "sys_inst/reset_cpu_shift305" BEL "sys_inst/reset_cpu_shift306" BEL
        "sys_inst/reset_cpu_shift307" BEL "sys_inst/reset_cpu_shift308" BEL
        "sys_inst/reset_cpu_shift309" BEL "sys_inst/reset_cpu_shift310" BEL
        "sys_inst/reset_cpu_shift3111" BEL "sys_inst/reset_cpu_shift312" BEL
        "sys_inst/reset_cpu_shift313" BEL "sys_inst/reset_cpu_shift314" BEL
        "sys_inst/reset_cpu_shift315" BEL "sys_inst/reset_cpu_shift316" BEL
        "sys_inst/reset_cpu_shift317" BEL "sys_inst/reset_cpu_shift318" BEL
        "sys_inst/reset_cpu_shift319" BEL "sys_inst/reset_cpu_shift320" BEL
        "sys_inst/reset_cpu_shift321" BEL "sys_inst/reset_cpu_shift322" BEL
        "sys_inst/reset_cpu_shift323" BEL "sys_inst/reset_cpu_shift324" BEL
        "sys_inst/reset_cpu_shift325" BEL "sys_inst/reset_cpu_shift326" BEL
        "sys_inst/reset_cpu_shift327" BEL "sys_inst/reset_cpu_shift328" BEL
        "sys_inst/reset_cpu_shift329" BEL "sys_inst/reset_cpu_shift330" BEL
        "sys_inst/reset_cpu_shift331" BEL "sys_inst/reset_cpu_shift332" BEL
        "sys_inst/reset_cpu_shift333" BEL "sys_inst/reset_cpu_shift334" BEL
        "sys_inst/reset_cpu_shift335" BEL "sys_inst/reset_cpu_shift336" BEL
        "sys_inst/reset_cpu_shift337" BEL "sys_inst/reset_cpu_shift338" BEL
        "sys_inst/reset_cpu_shift339" BEL "sys_inst/reset_cpu_shift340" BEL
        "sys_inst/reset_cpu_shift341" BEL "sys_inst/reset_cpu_shift342" BEL
        "sys_inst/reset_cpu_shift343" BEL "sys_inst/reset_cpu_shift344" BEL
        "sys_inst/reset_cpu_shift345" BEL "sys_inst/reset_cpu_shift346" BEL
        "sys_inst/reset_cpu_shift347" BEL "sys_inst/reset_cpu_shift348" BEL
        "sys_inst/reset_cpu_shift349" BEL "sys_inst/reset_cpu_shift350" BEL
        "sys_inst/reset_cpu_shift351" BEL "sys_inst/reset_cpu_shift352" BEL
        "sys_inst/reset_cpu_shift353" BEL "sys_inst/reset_cpu_shift354" BEL
        "sys_inst/reset_cpu_shift355" BEL "sys_inst/reset_cpu_shift356" BEL
        "sys_inst/reset_cpu_shift357" BEL "sys_inst/reset_cpu_shift358" BEL
        "sys_inst/reset_cpu_shift359" BEL "sys_inst/reset_cpu_shift360" BEL
        "sys_inst/reset_cpu_shift361" BEL "sys_inst/reset_cpu_shift362" BEL
        "sys_inst/reset_cpu_shift363" BEL "sys_inst/reset_cpu_shift364" BEL
        "sys_inst/reset_cpu_shift365" BEL "sys_inst/reset_cpu_shift366" BEL
        "sys_inst/reset_cpu_shift367" BEL "sys_inst/reset_cpu_shift368" BEL
        "sys_inst/reset_cpu_shift369" BEL "sys_inst/reset_cpu_shift370" BEL
        "sys_inst/reset_cpu_shift371" BEL "sys_inst/reset_cpu_shift372" BEL
        "sys_inst/reset_cpu_shift373" BEL "sys_inst/reset_cpu_shift374" BEL
        "sys_inst/reset_cpu_shift375" BEL "sys_inst/reset_cpu_shift376" BEL
        "sys_inst/reset_cpu_shift377" BEL "sys_inst/reset_cpu_shift378" BEL
        "sys_inst/reset_cpu_shift379" BEL "sys_inst/reset_cpu_shift380" BEL
        "sys_inst/reset_cpu_shift381" BEL "sys_inst/reset_cpu_shift382" BEL
        "sys_inst/reset_cpu_shift383" BEL "sys_inst/reset_cpu_shift384" BEL
        "sys_inst/reset_cpu_shift385" BEL "sys_inst/reset_cpu_shift386" BEL
        "sys_inst/reset_cpu_shift387" BEL "sys_inst/reset_cpu_shift388" BEL
        "sys_inst/reset_cpu_shift389" BEL "sys_inst/reset_cpu_shift390" BEL
        "sys_inst/reset_cpu_shift391" BEL "sys_inst/reset_cpu_shift392" BEL
        "sys_inst/reset_cpu_shift393" BEL "sys_inst/reset_cpu_shift394" BEL
        "sys_inst/reset_cpu_shift395" BEL "sys_inst/reset_cpu_shift396" BEL
        "sys_inst/reset_cpu_shift397" BEL "sys_inst/reset_cpu_shift398" BEL
        "sys_inst/reset_cpu_shift399" BEL "sys_inst/reset_cpu_shift400" BEL
        "sys_inst/reset_cpu_shift401" BEL "sys_inst/reset_cpu_shift402" BEL
        "sys_inst/reset_cpu_shift403" BEL "sys_inst/reset_cpu_shift404" BEL
        "sys_inst/reset_cpu_shift405" BEL "sys_inst/reset_cpu_shift406" BEL
        "sys_inst/reset_cpu_shift407" BEL "sys_inst/reset_cpu_shift408" BEL
        "sys_inst/reset_cpu_shift409" BEL "sys_inst/reset_cpu_shift410" BEL
        "sys_inst/reset_cpu_shift4111" BEL "sys_inst/reset_cpu_shift412" BEL
        "sys_inst/reset_cpu_shift413" BEL "sys_inst/reset_cpu_shift414" BEL
        "sys_inst/reset_cpu_shift415" BEL "sys_inst/reset_cpu_shift416" BEL
        "sys_inst/reset_cpu_shift417" BEL "sys_inst/reset_cpu_shift418" BEL
        "sys_inst/reset_cpu_shift419" BEL "sys_inst/reset_cpu_shift420" BEL
        "sys_inst/reset_cpu_shift421" BEL "sys_inst/reset_cpu_shift422" BEL
        "sys_inst/reset_cpu_shift423" BEL "sys_inst/reset_cpu_shift424" BEL
        "sys_inst/reset_cpu_shift425" BEL "sys_inst/reset_cpu_shift426" BEL
        "sys_inst/reset_cpu_shift427" BEL "sys_inst/reset_cpu_shift428" BEL
        "sys_inst/reset_cpu_shift429" BEL "sys_inst/reset_cpu_shift430" BEL
        "sys_inst/reset_cpu_shift431" BEL "sys_inst/reset_cpu_shift432" BEL
        "sys_inst/reset_cpu_shift433" BEL "sys_inst/reset_cpu_shift434" BEL
        "sys_inst/reset_cpu_shift435" BEL "sys_inst/reset_cpu_shift436" BEL
        "sys_inst/reset_cpu_shift437" BEL "sys_inst/reset_cpu_shift438" BEL
        "sys_inst/reset_cpu_shift439" BEL "sys_inst/reset_cpu_shift440" BEL
        "sys_inst/reset_cpu_shift441" BEL "sys_inst/reset_cpu_shift442" BEL
        "sys_inst/reset_cpu_shift443" BEL "sys_inst/reset_cpu_shift444" BEL
        "sys_inst/reset_cpu_shift445" BEL "sys_inst/reset_cpu_shift446" BEL
        "sys_inst/reset_cpu_shift447" BEL "sys_inst/reset_cpu_shift448" BEL
        "sys_inst/reset_cpu_shift449" BEL "sys_inst/reset_cpu_shift450" BEL
        "sys_inst/reset_cpu_shift451" BEL "sys_inst/reset_cpu_shift452" BEL
        "sys_inst/reset_cpu_shift453" BEL "sys_inst/reset_cpu_shift454" BEL
        "sys_inst/reset_cpu_shift455" BEL "sys_inst/reset_cpu_shift456" BEL
        "sys_inst/reset_cpu_shift457" BEL "sys_inst/reset_cpu_shift458" BEL
        "sys_inst/reset_cpu_shift459" BEL "sys_inst/reset_cpu_shift460" BEL
        "sys_inst/reset_cpu_shift461" BEL "sys_inst/reset_cpu_shift462" BEL
        "sys_inst/reset_cpu_shift463" BEL "sys_inst/reset_cpu_shift464" BEL
        "sys_inst/reset_cpu_shift465" BEL "sys_inst/reset_cpu_shift466" BEL
        "sys_inst/reset_cpu_shift467" BEL "sys_inst/reset_cpu_shift468" BEL
        "sys_inst/reset_cpu_shift469" BEL "sys_inst/reset_cpu_shift470" BEL
        "sys_inst/reset_cpu_shift471" BEL "sys_inst/reset_cpu_shift472" BEL
        "sys_inst/reset_cpu_shift473" BEL "sys_inst/reset_cpu_shift474" BEL
        "sys_inst/reset_cpu_shift475" BEL "sys_inst/reset_cpu_shift476" BEL
        "sys_inst/reset_cpu_shift477" BEL "sys_inst/reset_cpu_shift478" BEL
        "sys_inst/reset_cpu_shift479" BEL "sys_inst/reset_cpu_shift480" BEL
        "sys_inst/reset_cpu_shift481" BEL "sys_inst/reset_cpu_shift482" BEL
        "sys_inst/reset_cpu_shift483" BEL "sys_inst/reset_cpu_shift484" BEL
        "sys_inst/reset_cpu_shift485" BEL "sys_inst/reset_cpu_shift486" BEL
        "sys_inst/reset_cpu_shift487" BEL "sys_inst/reset_cpu_shift488" BEL
        "sys_inst/reset_cpu_shift489" BEL "sys_inst/reset_cpu_shift490" BEL
        "sys_inst/reset_cpu_shift491" BEL "sys_inst/reset_cpu_shift492" BEL
        "sys_inst/reset_cpu_shift493" BEL "sys_inst/reset_cpu_shift494" BEL
        "sys_inst/reset_cpu_shift495" BEL "sys_inst/reset_cpu_shift496" BEL
        "sys_inst/reset_cpu_shift497" BEL "sys_inst/reset_cpu_shift498" BEL
        "sys_inst/reset_cpu_shift499" BEL "sys_inst/reset_cpu_shift500" BEL
        "sys_inst/reset_cpu_shift501" BEL "sys_inst/reset_cpu_shift502" BEL
        "sys_inst/reset_cpu_shift503" BEL "sys_inst/reset_cpu_shift504" BEL
        "sys_inst/reset_cpu_shift505" BEL "sys_inst/reset_cpu_shift506" BEL
        "sys_inst/reset_cpu_shift507" BEL "sys_inst/reset_cpu_shift508" BEL
        "sys_inst/reset_cpu_shift509" BEL "sys_inst/reset_cpu_shift510" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/fifo_510_7" BEL
        "sys_inst/reset_cpu_shift1100" BEL "sys_inst/reset_cpu_shift2100" BEL
        "sys_inst/reset_cpu_shift3100" BEL "sys_inst/reset_cpu_shift4100" BEL
        "sys_inst/reset_cpu_shift512" BEL "sys_inst/reset_cpu_shift610" BEL
        "sys_inst/reset_cpu_shift710" BEL "sys_inst/reset_cpu_shift810" BEL
        "sys_inst/reset_cpu_shift910" BEL "sys_inst/reset_cpu_shift1010" BEL
        "sys_inst/reset_cpu_shift1110" BEL "sys_inst/reset_cpu_shift1210" BEL
        "sys_inst/reset_cpu_shift1310" BEL "sys_inst/reset_cpu_shift1410" BEL
        "sys_inst/reset_cpu_shift1510" BEL "sys_inst/reset_cpu_shift1610" BEL
        "sys_inst/reset_cpu_shift1710" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_0_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_1_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_2_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_3_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_4_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_5_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_6_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_7_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_8_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egsh/bits_9_14"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_2_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_0_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_eg/u_egstate/bits_1_17"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift4"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift5"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/reset_mmc_reset_OR_1041_o_shift6"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_126"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/kfmmc_ide/u_KFMMC_Drive/u_KFMMC_Command_IO/response_127"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem32/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem32/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem31/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem31/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem42/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem42/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem41/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem41/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem1_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem2_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_RXFF/Mram_iFIFOMem3_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem1_RAMD"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMA"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMB"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMC"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/uart1/uart_16750/UART_TXFF/Mram_iFIFOMem2_RAMD";
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram2_pins<12> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram2" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1_pins<12> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1" PINNAME CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2_pins<12> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2" PINNAME
        CLKA;
PIN sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1_pins<12> = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1" PINNAME
        CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
TIMEGRP clk_28_571 = BEL "sys_inst/sndval_31" BEL "sys_inst/sndval_30" BEL
        "sys_inst/sndval_29" BEL "sys_inst/sndval_28" BEL "sys_inst/sndval_27"
        BEL "sys_inst/sndval_26" BEL "sys_inst/sndval_25" BEL
        "sys_inst/sndval_24" BEL "sys_inst/sndval_23" BEL "sys_inst/sndval_22"
        BEL "sys_inst/sndval_21" BEL "sys_inst/sndval_20" BEL
        "sys_inst/sndval_19" BEL "sys_inst/sndval_18" BEL "sys_inst/sndval_17"
        BEL "sys_inst/sndval_16" BEL "sys_inst/sndval_15" BEL
        "sys_inst/sndval_14" BEL "sys_inst/sndval_13" BEL "sys_inst/sndval_12"
        BEL "sys_inst/sndval_11" BEL "sys_inst/sndval_10" BEL
        "sys_inst/sndval_9" BEL "sys_inst/sndval_8" BEL "sys_inst/sndval_7"
        BEL "sys_inst/sndval_6" BEL "sys_inst/sndval_5" BEL
        "sys_inst/sndval_4" BEL "sys_inst/sndval_3" BEL "sys_inst/sndval_2"
        BEL "sys_inst/sndval_1" BEL "sys_inst/sndval_0" BEL
        "sys_inst/clk_14_318" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/cursor_del_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/vdisp" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hdisp" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_palette_set" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_delay" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blinkdiv" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/vs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hs" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram2_pins<12>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1_pins<12>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2_pins<12>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1_pins<12>"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP";
TIMEGRP dcm_system_clkout2 = BEL "sys_inst/sndval_31" BEL "sys_inst/sndval_30"
        BEL "sys_inst/sndval_29" BEL "sys_inst/sndval_28" BEL
        "sys_inst/sndval_27" BEL "sys_inst/sndval_26" BEL "sys_inst/sndval_25"
        BEL "sys_inst/sndval_24" BEL "sys_inst/sndval_23" BEL
        "sys_inst/sndval_22" BEL "sys_inst/sndval_21" BEL "sys_inst/sndval_20"
        BEL "sys_inst/sndval_19" BEL "sys_inst/sndval_18" BEL
        "sys_inst/sndval_17" BEL "sys_inst/sndval_16" BEL "sys_inst/sndval_15"
        BEL "sys_inst/sndval_14" BEL "sys_inst/sndval_13" BEL
        "sys_inst/sndval_12" BEL "sys_inst/sndval_11" BEL "sys_inst/sndval_10"
        BEL "sys_inst/sndval_9" BEL "sys_inst/sndval_8" BEL
        "sys_inst/sndval_7" BEL "sys_inst/sndval_6" BEL "sys_inst/sndval_5"
        BEL "sys_inst/sndval_4" BEL "sys_inst/sndval_3" BEL
        "sys_inst/sndval_2" BEL "sys_inst/sndval_1" BEL "sys_inst/sndval_0"
        BEL "sys_inst/clk_14_318" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_0" BEL
        "dcm_system/clkout3_buf" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_23" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_22" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_21" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_20" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_19" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_18" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_17" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_16" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_15" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_14" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink_counter_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_color_reg_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_scancount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_counter_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_synccount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_synccount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/ma_rst_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_a_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_13" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_12" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_11" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_10" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_9" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_8" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_1_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_rowcount_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_count_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_end_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_maxscan_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_syncpos_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_totaladj_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_total_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncpos_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_total_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_del_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/cursor_del_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/char_byte_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_7" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_6" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_5" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attr_byte_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old_0" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_4" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/vdisp" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hdisp" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_palette_set" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/blink" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_delay" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blinkdiv" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/vs" BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hs" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram2_pins<12>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1_pins<12>" PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2_pins<12>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1_pins<12>"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/SP"
        BEL
        "sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP";
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory8_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory8" PINNAME CLKA;
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory7_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory7" PINNAME CLKA;
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6" PINNAME CLKA;
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5" PINNAME CLKA;
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory4_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory4" PINNAME CLKA;
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3" PINNAME CLKA;
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2" PINNAME CLKA;
PIN sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1_pins<12> = BEL
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1" PINNAME CLKA;
TIMEGRP clk_100 = BEL "sys_inst/cpu_address_19" BEL "sys_inst/cpu_address_18"
        BEL "sys_inst/cpu_address_17" BEL "sys_inst/cpu_address_16" BEL
        "sys_inst/cpu_address_15" BEL "sys_inst/cpu_address_14" BEL
        "sys_inst/cpu_address_13" BEL "sys_inst/cpu_address_12" BEL
        "sys_inst/cpu_address_11" BEL "sys_inst/cpu_address_10" BEL
        "sys_inst/cpu_address_9" BEL "sys_inst/cpu_address_8" BEL
        "sys_inst/cpu_address_7" BEL "sys_inst/cpu_address_6" BEL
        "sys_inst/cpu_address_5" BEL "sys_inst/cpu_address_4" BEL
        "sys_inst/cpu_address_3" BEL "sys_inst/cpu_address_2" BEL
        "sys_inst/cpu_address_1" BEL "sys_inst/cpu_address_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_15" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_14" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_13" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_12" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_11" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_10" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_9" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_8" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_15" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_14" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_13" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_12" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_11" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_10" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_9" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_8" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_0" BEL
        "sys_inst/B1/BIU_CORE/s_bits_2" BEL "sys_inst/B1/BIU_CORE/s_bits_1"
        BEL "sys_inst/B1/BIU_CORE/s_bits_0" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_19" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_18" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_17" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_16" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_15" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_14" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_13" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_12" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_11" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_10" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_9" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_8" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_7" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_6" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_5" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_4" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_3" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_2" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_1" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_0" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_15" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_14" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_13" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_12" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_11" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_10" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_9" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_8" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_7" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_6" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_5" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_4" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_3" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_2" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_1" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_15" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_14" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_13" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_12" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_11" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_10" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_9" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_8" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_0" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_7" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_6" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_5" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_4" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_3" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_2" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_1" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_0" BEL
        "sys_inst/B1/BIU_CORE/S2_S0_OUT_2" BEL
        "sys_inst/B1/BIU_CORE/S2_S0_OUT_1" BEL
        "sys_inst/B1/BIU_CORE/S2_S0_OUT_0" BEL
        "sys_inst/B1/BIU_CORE/eu_prefix_lock_d2" BEL
        "sys_inst/B1/BIU_CORE/clk_d2" BEL "sys_inst/B1/BIU_CORE/biu_state_7"
        BEL "sys_inst/B1/BIU_CORE/biu_state_6" BEL
        "sys_inst/B1/BIU_CORE/biu_state_5" BEL
        "sys_inst/B1/BIU_CORE/biu_state_4" BEL
        "sys_inst/B1/BIU_CORE/biu_state_3" BEL
        "sys_inst/B1/BIU_CORE/biu_state_2" BEL
        "sys_inst/B1/BIU_CORE/biu_state_1" BEL
        "sys_inst/B1/BIU_CORE/biu_state_0" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_19" BEL "sys_inst/B1/BIU_CORE/AD_OUT_18"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_17" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_16" BEL "sys_inst/B1/BIU_CORE/AD_OUT_15"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_14" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_13" BEL "sys_inst/B1/BIU_CORE/AD_OUT_12"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_11" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_10" BEL "sys_inst/B1/BIU_CORE/AD_OUT_9"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_8" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_7" BEL "sys_inst/B1/BIU_CORE/AD_OUT_6"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_5" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_4" BEL "sys_inst/B1/BIU_CORE/AD_OUT_3"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_2" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_1" BEL "sys_inst/B1/BIU_CORE/AD_OUT_0"
        BEL "sys_inst/B1/BIU_CORE/biu_lock_n_int" BEL
        "sys_inst/B1/BIU_CORE/s2_s0_out_int_2" BEL
        "sys_inst/B1/BIU_CORE/s2_s0_out_int_1" BEL
        "sys_inst/B1/BIU_CORE/s2_s0_out_int_0" BEL
        "sys_inst/B1/BIU_CORE/intr_d1" BEL "sys_inst/B1/BIU_CORE/clk_d1" BEL
        "sys_inst/B1/BIU_CORE/eu_prefix_lock_d1" BEL
        "sys_inst/B1/BIU_CORE/byte_num" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_15" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_14" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_13" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_12" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_11" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_10" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_9" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_8" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_7" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_6" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_5" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_4" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_3" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_2" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_1" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_0" BEL
        "sys_inst/B1/BIU_CORE/eu_biu_req_d1" BEL
        "sys_inst/B1/BIU_CORE/biu_done_int" BEL
        "sys_inst/B1/BIU_CORE/pfq_write" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_15" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_14" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_13" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_12" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_11" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_10" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_9" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_8" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_7" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_6" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_5" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_4" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_3" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_2" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_1" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_0" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_7" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_6" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_5" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_4" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_3" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_2" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_1" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_0" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_15" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_14" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_13" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_12" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_11" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_10" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_9" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_8" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_7" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_6" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_5" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_4" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_3" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_2" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_1" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_0" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_12" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_11" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_10" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_9" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_8" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_7" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_6" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_5" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_4" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_3" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_2" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_1" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_0" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_51" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_50" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_49" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_48" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_47" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_46" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_45" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_44" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_43" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_42" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_41" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_40" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_39" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_38" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_37" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_36" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_35" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_34" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_33" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_32" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_31" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_30" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_29" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_28" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_27" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_26" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_25" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_24" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_23" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_22" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_21" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_20" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_19" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_18" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_17" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_16" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_15" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_14" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_13" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_12" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_11" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_10" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_9" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_8" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_7" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_6" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_5" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_4" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_3" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_2" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_1" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_0" BEL
        "sys_inst/B1/EU_CORE/eu_add_overflow8" BEL
        "sys_inst/B1/EU_CORE/eu_add_overflow16" BEL
        "sys_inst/B1/EU_CORE/eu_flag_t_d" BEL
        "sys_inst/B1/EU_CORE/biu_done_d2" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_15" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_14" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_13" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_12" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_11" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_10" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_9" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_8" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_7" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_6" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_5" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_4" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_3" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_2" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_1" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_0" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_15" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_14" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_13" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_12" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_11" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_10" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_9" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_8" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_7" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_6" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_5" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_4" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_3" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_2" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_1" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_0" BEL
        "sys_inst/B1/EU_CORE/eu_flags_15" BEL
        "sys_inst/B1/EU_CORE/eu_flags_14" BEL
        "sys_inst/B1/EU_CORE/eu_flags_13" BEL
        "sys_inst/B1/EU_CORE/eu_flags_12" BEL
        "sys_inst/B1/EU_CORE/eu_flags_11" BEL
        "sys_inst/B1/EU_CORE/eu_flags_10" BEL "sys_inst/B1/EU_CORE/eu_flags_9"
        BEL "sys_inst/B1/EU_CORE/eu_flags_8" BEL
        "sys_inst/B1/EU_CORE/eu_flags_7" BEL "sys_inst/B1/EU_CORE/eu_flags_6"
        BEL "sys_inst/B1/EU_CORE/eu_flags_5" BEL
        "sys_inst/B1/EU_CORE/eu_flags_4" BEL "sys_inst/B1/EU_CORE/eu_flags_3"
        BEL "sys_inst/B1/EU_CORE/eu_flags_2" BEL
        "sys_inst/B1/EU_CORE/eu_flags_1" BEL "sys_inst/B1/EU_CORE/eu_flags_0"
        BEL "sys_inst/B1/EU_CORE/eu_register_r1_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_0" BEL
        "sys_inst/B1/EU_CORE/eu_add_aux_carry" BEL
        "sys_inst/B1/EU_CORE/eu_add_carry8" BEL
        "sys_inst/B1/EU_CORE/eu_add_carry" BEL
        "sys_inst/B1/EU_CORE/biu_done_d1" BEL
        "sys_inst/B1/EU_CORE/eu_stall_pipeline" BEL
        "sys_inst/B1/BIU_CORE/eu_biu_req_caught" BEL
        "sys_inst/B1/EU_CORE/eu_tr_latched" BEL
        "sys_inst/B1/EU_CORE/biu_done_caught" BEL
        "sys_inst/B1/BIU_CORE/word_cycle" BEL "sys_inst/B1/BIU_CORE/LOCK_n"
        BEL "sys_inst/B1/BIU_CORE/BIU_INTR" BEL
        "sys_inst/B1/EU_CORE/intr_enable_delayed" BEL
        "sys_inst/B1/BIU_CORE/clk_negedge_d1" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory8_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory7_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory4_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1_pins<12>" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_0";
TIMEGRP dcm_system_clkout0 = BEL "sys_inst/cpu_address_19" BEL
        "sys_inst/cpu_address_18" BEL "sys_inst/cpu_address_17" BEL
        "sys_inst/cpu_address_16" BEL "sys_inst/cpu_address_15" BEL
        "sys_inst/cpu_address_14" BEL "sys_inst/cpu_address_13" BEL
        "sys_inst/cpu_address_12" BEL "sys_inst/cpu_address_11" BEL
        "sys_inst/cpu_address_10" BEL "sys_inst/cpu_address_9" BEL
        "sys_inst/cpu_address_8" BEL "sys_inst/cpu_address_7" BEL
        "sys_inst/cpu_address_6" BEL "sys_inst/cpu_address_5" BEL
        "sys_inst/cpu_address_4" BEL "sys_inst/cpu_address_3" BEL
        "sys_inst/cpu_address_2" BEL "sys_inst/cpu_address_1" BEL
        "sys_inst/cpu_address_0" BEL "dcm_system/clkout1_buf" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_15" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_14" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_13" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_12" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_11" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_10" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_9" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_8" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_in_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_15" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_14" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_13" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_12" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_11" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_10" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_9" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_8" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_top_byte_int_d1_0" BEL
        "sys_inst/B1/BIU_CORE/s_bits_2" BEL "sys_inst/B1/BIU_CORE/s_bits_1"
        BEL "sys_inst/B1/BIU_CORE/s_bits_0" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_19" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_18" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_17" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_16" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_15" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_14" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_13" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_12" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_11" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_10" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_9" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_8" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_7" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_6" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_5" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_4" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_3" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_2" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_1" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_base_0" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_15" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_14" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_13" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_12" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_11" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_10" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_9" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_8" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_7" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_6" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_5" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_4" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_3" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_2" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_1" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry3_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry2_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry0_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_entry1_0" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_15" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_14" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_13" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_12" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_11" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_10" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_9" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_8" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_7" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_6" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_5" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_4" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_3" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_2" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_1" BEL
        "sys_inst/B1/BIU_CORE/pfq_addr_out_d1_0" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_7" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_6" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_5" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_4" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_3" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_2" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_1" BEL
        "sys_inst/B1/BIU_CORE/latched_data_in_0" BEL
        "sys_inst/B1/BIU_CORE/S2_S0_OUT_2" BEL
        "sys_inst/B1/BIU_CORE/S2_S0_OUT_1" BEL
        "sys_inst/B1/BIU_CORE/S2_S0_OUT_0" BEL
        "sys_inst/B1/BIU_CORE/eu_prefix_lock_d2" BEL
        "sys_inst/B1/BIU_CORE/clk_d2" BEL "sys_inst/B1/BIU_CORE/biu_state_7"
        BEL "sys_inst/B1/BIU_CORE/biu_state_6" BEL
        "sys_inst/B1/BIU_CORE/biu_state_5" BEL
        "sys_inst/B1/BIU_CORE/biu_state_4" BEL
        "sys_inst/B1/BIU_CORE/biu_state_3" BEL
        "sys_inst/B1/BIU_CORE/biu_state_2" BEL
        "sys_inst/B1/BIU_CORE/biu_state_1" BEL
        "sys_inst/B1/BIU_CORE/biu_state_0" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_19" BEL "sys_inst/B1/BIU_CORE/AD_OUT_18"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_17" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_16" BEL "sys_inst/B1/BIU_CORE/AD_OUT_15"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_14" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_13" BEL "sys_inst/B1/BIU_CORE/AD_OUT_12"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_11" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_10" BEL "sys_inst/B1/BIU_CORE/AD_OUT_9"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_8" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_7" BEL "sys_inst/B1/BIU_CORE/AD_OUT_6"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_5" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_4" BEL "sys_inst/B1/BIU_CORE/AD_OUT_3"
        BEL "sys_inst/B1/BIU_CORE/AD_OUT_2" BEL
        "sys_inst/B1/BIU_CORE/AD_OUT_1" BEL "sys_inst/B1/BIU_CORE/AD_OUT_0"
        BEL "sys_inst/B1/BIU_CORE/biu_lock_n_int" BEL
        "sys_inst/B1/BIU_CORE/s2_s0_out_int_2" BEL
        "sys_inst/B1/BIU_CORE/s2_s0_out_int_1" BEL
        "sys_inst/B1/BIU_CORE/s2_s0_out_int_0" BEL
        "sys_inst/B1/BIU_CORE/intr_d1" BEL "sys_inst/B1/BIU_CORE/clk_d1" BEL
        "sys_inst/B1/BIU_CORE/eu_prefix_lock_d1" BEL
        "sys_inst/B1/BIU_CORE/byte_num" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_15" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_14" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_13" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_12" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_11" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_10" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_9" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_8" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_7" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_6" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_5" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_4" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_3" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_2" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_1" BEL
        "sys_inst/B1/BIU_CORE/addr_out_temp_offset_0" BEL
        "sys_inst/B1/BIU_CORE/eu_biu_req_d1" BEL
        "sys_inst/B1/BIU_CORE/biu_done_int" BEL
        "sys_inst/B1/BIU_CORE/pfq_write" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_15" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_14" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_13" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_12" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_11" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_10" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_9" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_8" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_7" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_6" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_5" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_4" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_3" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_2" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_1" BEL
        "sys_inst/B1/BIU_CORE/eu_register_r3_d_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_0" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_7" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_6" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_5" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_4" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_3" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_2" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_1" BEL
        "sys_inst/B1/BIU_CORE/ad_in_int_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r0_0" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_15" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_14" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_13" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_12" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_11" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_10" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_9" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_8" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_7" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_6" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_5" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_4" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_3" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_2" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_1" BEL
        "sys_inst/B1/EU_CORE/eu_alu_last_result_0" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_12" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_11" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_10" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_9" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_8" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_7" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_6" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_5" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_4" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_3" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_2" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_1" BEL
        "sys_inst/B1/EU_CORE/eu_rom_address_0" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_51" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_50" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_49" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_48" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_47" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_46" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_45" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_44" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_43" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_42" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_41" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_40" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_39" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_38" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_37" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_36" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_35" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_34" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_33" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_32" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_31" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_30" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_29" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_28" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_27" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_26" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_25" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_24" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_23" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_22" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_21" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_20" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_19" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_18" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_17" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_16" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_15" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_14" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_13" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_12" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_11" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_10" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_9" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_8" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_7" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_6" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_5" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_4" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_3" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_2" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_1" BEL
        "sys_inst/B1/EU_CORE/eu_calling_address_0" BEL
        "sys_inst/B1/EU_CORE/eu_add_overflow8" BEL
        "sys_inst/B1/EU_CORE/eu_add_overflow16" BEL
        "sys_inst/B1/EU_CORE/eu_flag_t_d" BEL
        "sys_inst/B1/EU_CORE/biu_done_d2" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_15" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_14" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_13" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_12" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_11" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_10" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_9" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_8" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_7" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_6" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_5" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_4" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_3" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_2" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_1" BEL
        "sys_inst/B1/EU_CORE/eu_biu_dataout_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r3_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r2_0" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_15" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_14" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_13" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_12" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_11" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_10" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_9" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_8" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_7" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_6" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_5" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_4" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_3" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_2" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_1" BEL
        "sys_inst/B1/EU_CORE/eu_biu_command_0" BEL
        "sys_inst/B1/EU_CORE/eu_flags_15" BEL
        "sys_inst/B1/EU_CORE/eu_flags_14" BEL
        "sys_inst/B1/EU_CORE/eu_flags_13" BEL
        "sys_inst/B1/EU_CORE/eu_flags_12" BEL
        "sys_inst/B1/EU_CORE/eu_flags_11" BEL
        "sys_inst/B1/EU_CORE/eu_flags_10" BEL "sys_inst/B1/EU_CORE/eu_flags_9"
        BEL "sys_inst/B1/EU_CORE/eu_flags_8" BEL
        "sys_inst/B1/EU_CORE/eu_flags_7" BEL "sys_inst/B1/EU_CORE/eu_flags_6"
        BEL "sys_inst/B1/EU_CORE/eu_flags_5" BEL
        "sys_inst/B1/EU_CORE/eu_flags_4" BEL "sys_inst/B1/EU_CORE/eu_flags_3"
        BEL "sys_inst/B1/EU_CORE/eu_flags_2" BEL
        "sys_inst/B1/EU_CORE/eu_flags_1" BEL "sys_inst/B1/EU_CORE/eu_flags_0"
        BEL "sys_inst/B1/EU_CORE/eu_register_r1_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_r1_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_si_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_bp_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_di_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_sp_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_dx_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_cx_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_bx_0" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_15" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_14" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_13" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_12" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_11" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_10" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_9" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_8" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_7" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_6" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_5" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_4" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_3" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_2" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_1" BEL
        "sys_inst/B1/EU_CORE/eu_register_ax_0" BEL
        "sys_inst/B1/EU_CORE/eu_add_aux_carry" BEL
        "sys_inst/B1/EU_CORE/eu_add_carry8" BEL
        "sys_inst/B1/EU_CORE/eu_add_carry" BEL
        "sys_inst/B1/EU_CORE/biu_done_d1" BEL
        "sys_inst/B1/EU_CORE/eu_stall_pipeline" BEL
        "sys_inst/B1/BIU_CORE/eu_biu_req_caught" BEL
        "sys_inst/B1/EU_CORE/eu_tr_latched" BEL
        "sys_inst/B1/EU_CORE/biu_done_caught" BEL
        "sys_inst/B1/BIU_CORE/word_cycle" BEL "sys_inst/B1/BIU_CORE/LOCK_n"
        BEL "sys_inst/B1/BIU_CORE/BIU_INTR" BEL
        "sys_inst/B1/EU_CORE/intr_enable_delayed" BEL
        "sys_inst/B1/BIU_CORE/clk_negedge_d1" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory8_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory7_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory4_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2_pins<12>" PIN
        "sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1_pins<12>" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_return_data_int_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_return_data_int_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_reg_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ds_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_cs_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_rm_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_ss_d2_0" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_15" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_15" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_14" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_14" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_13" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_13" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_10" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_10" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_12" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_12" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_11" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_11" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_9" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_9" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_8" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_7" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_7" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_6" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_6" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_5" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_5" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_4" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_4" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_1" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_1" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_3" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_3" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_2" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_2" BEL
        "sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_0" BEL
        "sys_inst/B1/BIU_CORE/biu_register_es_d2_0";
TIMEGRP dcm_system_clkout4 = BEL "dcm_system/clkout5_buf" BEL
        "sys_inst/Mshreg_clk_opl2_ff_2";
TIMEGRP dcm_system_clkout3 = BEL "dcm_system/clkout4_buf" BEL
        "sys_inst/Mshreg_clk_uart_ff_2";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN dcm_system/pll_base_inst/PLL_ADV_pins<2> = BEL
        "dcm_system/pll_base_inst/PLL_ADV" PINNAME CLKIN1;
TIMEGRP clock_50_i = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "dcm_system/pll_base_inst/PLL_ADV_pins<2>";
TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
PATH TS_IGNORE1_path = FROM TIMEGRP "clk_100" TO TIMEGRP "clk_28_571";
PATH "TS_IGNORE1_path" TIG;
PATH TS_IGNORE2_path = FROM TIMEGRP "clk_50" TO TIMEGRP "clk_28_571";
PATH "TS_IGNORE2_path" TIG;
PATH TS_IGNORE3_path = FROM TIMEGRP "clk_28_571" TO TIMEGRP "clk_100";
PATH "TS_IGNORE3_path" TIG;
PATH TS_IGNORE4_path = FROM TIMEGRP "clk_28_571" TO TIMEGRP "clk_50";
PATH "TS_IGNORE4_path" TIG;
TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
TS_dcm_system_clkout4 = PERIOD TIMEGRP "dcm_system_clkout4" TS_clk50 /
        0.071428571 HIGH 50%;
TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" TS_clk50 /
        0.296296296 HIGH 50%;
TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
SCHEMATIC END;

