\doxysection{/home/oliver/\+Documents/3\+A/2425\+\_\+\+ESE\+\_\+\+Projet\+\_\+\+V-\/\+NOM/\+Projet\+\_\+\+V-\/\+NOM\+\_\+\+STM32/\+Core/\+Src/stm32g4xx\+\_\+it.c File Reference}
\hypertarget{stm32g4xx__it_8c}{}\label{stm32g4xx__it_8c}\index{/home/oliver/Documents/3A/2425\_ESE\_Projet\_V-\/NOM/Projet\_V-\/NOM\_STM32/Core/Src/stm32g4xx\_it.c@{/home/oliver/Documents/3A/2425\_ESE\_Projet\_V-\/NOM/Projet\_V-\/NOM\_STM32/Core/Src/stm32g4xx\_it.c}}


Interrupt Service Routines.  


{\ttfamily \#include "{}main.\+h"{}}\newline
{\ttfamily \#include "{}stm32g4xx\+\_\+it.\+h"{}}\newline
Include dependency graph for stm32g4xx\+\_\+it.\+c\+:
% FIG 0
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}{NMI\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Non maskable interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}{Hard\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Hard fault interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a3150f74512510287a942624aa9b44cc5}{Mem\+Manage\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Memory management fault. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}{Bus\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Prefetch fault, memory access fault. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}{Usage\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Undefined instruction or illegal state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}{Debug\+Mon\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Debug monitor. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a7b6fac3d670a4860ebec8a961d5c4a73}{DMA1\+\_\+\+Channel1\+\_\+\+IRQHandler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles DMA1 channel1 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a3e8fca6e2f18e433a9fbc3d2dcc0b411}{ADC1\+\_\+2\+\_\+\+IRQHandler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles ADC1 and ADC2 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a38ad4725462bdc5e86c4ead4f04b9fc2}{TIM2\+\_\+\+IRQHandler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles TIM2 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a9bbd8c17ce4f49adcca47d11f482aab6}{SPI1\+\_\+\+IRQHandler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles SPI1 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32g4xx__it_8c_a0ca6fd0e6f77921dd1123539857ba0a8}{USART2\+\_\+\+IRQHandler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles USART2 global interrupt / USART2 wake-\/up interrupt through EXTI line 26. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
ADC\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32g4xx__it_8c_a22b804736f5648d52f639b2647d4ed13}{hadc1}}
\item 
ADC\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32g4xx__it_8c_acd9221f1aa19aebfe0b744947f2daf49}{hadc2}}
\item 
SPI\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32g4xx__it_8c_a9c6222bae4d0328dd843ae099623b40b}{hspi1}}
\item 
DMA\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32g4xx__it_8c_a784aa25dc7e4580cfbf80658340f482c}{hdma\+\_\+usart2\+\_\+rx}}
\item 
UART\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32g4xx__it_8c_aa9479c261d65eecedd3d9582f7f0f89c}{huart2}}
\item 
TIM\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32g4xx__it_8c_a2c80fd5510e2990a59a5c90d745c716c}{htim2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Interrupt Service Routines. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.



\doxysubsection{Function Documentation}
\Hypertarget{stm32g4xx__it_8c_a3e8fca6e2f18e433a9fbc3d2dcc0b411}\label{stm32g4xx__it_8c_a3e8fca6e2f18e433a9fbc3d2dcc0b411} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!ADC1\_2\_IRQHandler@{ADC1\_2\_IRQHandler}}
\index{ADC1\_2\_IRQHandler@{ADC1\_2\_IRQHandler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_IRQHandler()}{ADC1\_2\_IRQHandler()}}
{\footnotesize\ttfamily void ADC1\+\_\+2\+\_\+\+IRQHandler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles ADC1 and ADC2 global interrupt. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00184}{184}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}\label{stm32g4xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!BusFault\_Handler@{BusFault\_Handler}}
\index{BusFault\_Handler@{BusFault\_Handler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{BusFault\_Handler()}{BusFault\_Handler()}}
{\footnotesize\ttfamily void Bus\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Prefetch fault, memory access fault. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00120}{120}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}\label{stm32g4xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!DebugMon\_Handler@{DebugMon\_Handler}}
\index{DebugMon\_Handler@{DebugMon\_Handler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DebugMon\_Handler()}{DebugMon\_Handler()}}
{\footnotesize\ttfamily void Debug\+Mon\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Debug monitor. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00150}{150}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a7b6fac3d670a4860ebec8a961d5c4a73}\label{stm32g4xx__it_8c_a7b6fac3d670a4860ebec8a961d5c4a73} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!DMA1\_Channel1\_IRQHandler@{DMA1\_Channel1\_IRQHandler}}
\index{DMA1\_Channel1\_IRQHandler@{DMA1\_Channel1\_IRQHandler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel1\_IRQHandler()}{DMA1\_Channel1\_IRQHandler()}}
{\footnotesize\ttfamily void DMA1\+\_\+\+Channel1\+\_\+\+IRQHandler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles DMA1 channel1 global interrupt. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00170}{170}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}\label{stm32g4xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!HardFault\_Handler@{HardFault\_Handler}}
\index{HardFault\_Handler@{HardFault\_Handler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{HardFault\_Handler()}{HardFault\_Handler()}}
{\footnotesize\ttfamily void Hard\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Hard fault interrupt. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00090}{90}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a3150f74512510287a942624aa9b44cc5}\label{stm32g4xx__it_8c_a3150f74512510287a942624aa9b44cc5} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!MemManage\_Handler@{MemManage\_Handler}}
\index{MemManage\_Handler@{MemManage\_Handler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{MemManage\_Handler()}{MemManage\_Handler()}}
{\footnotesize\ttfamily void Mem\+Manage\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Memory management fault. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00105}{105}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}\label{stm32g4xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!NMI\_Handler@{NMI\_Handler}}
\index{NMI\_Handler@{NMI\_Handler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{NMI\_Handler()}{NMI\_Handler()}}
{\footnotesize\ttfamily void NMI\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Non maskable interrupt. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00075}{75}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a9bbd8c17ce4f49adcca47d11f482aab6}\label{stm32g4xx__it_8c_a9bbd8c17ce4f49adcca47d11f482aab6} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!SPI1\_IRQHandler@{SPI1\_IRQHandler}}
\index{SPI1\_IRQHandler@{SPI1\_IRQHandler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{SPI1\_IRQHandler()}{SPI1\_IRQHandler()}}
{\footnotesize\ttfamily void SPI1\+\_\+\+IRQHandler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles SPI1 global interrupt. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00213}{213}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a38ad4725462bdc5e86c4ead4f04b9fc2}\label{stm32g4xx__it_8c_a38ad4725462bdc5e86c4ead4f04b9fc2} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!TIM2\_IRQHandler@{TIM2\_IRQHandler}}
\index{TIM2\_IRQHandler@{TIM2\_IRQHandler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{TIM2\_IRQHandler()}{TIM2\_IRQHandler()}}
{\footnotesize\ttfamily void TIM2\+\_\+\+IRQHandler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles TIM2 global interrupt. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00199}{199}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}\label{stm32g4xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!UsageFault\_Handler@{UsageFault\_Handler}}
\index{UsageFault\_Handler@{UsageFault\_Handler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{UsageFault\_Handler()}{UsageFault\_Handler()}}
{\footnotesize\ttfamily void Usage\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Undefined instruction or illegal state. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00135}{135}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a0ca6fd0e6f77921dd1123539857ba0a8}\label{stm32g4xx__it_8c_a0ca6fd0e6f77921dd1123539857ba0a8} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!USART2\_IRQHandler@{USART2\_IRQHandler}}
\index{USART2\_IRQHandler@{USART2\_IRQHandler}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{USART2\_IRQHandler()}{USART2\_IRQHandler()}}
{\footnotesize\ttfamily void USART2\+\_\+\+IRQHandler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles USART2 global interrupt / USART2 wake-\/up interrupt through EXTI line 26. 



Definition at line \mbox{\hyperlink{stm32g4xx__it_8c_source_l00227}{227}} of file \mbox{\hyperlink{stm32g4xx__it_8c_source}{stm32g4xx\+\_\+it.\+c}}.



\doxysubsection{Variable Documentation}
\Hypertarget{stm32g4xx__it_8c_a22b804736f5648d52f639b2647d4ed13}\label{stm32g4xx__it_8c_a22b804736f5648d52f639b2647d4ed13} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!hadc1@{hadc1}}
\index{hadc1@{hadc1}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hadc1}{hadc1}}
{\footnotesize\ttfamily ADC\+\_\+\+Handle\+Type\+Def hadc1\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{adc_8c_source_l00027}{27}} of file \mbox{\hyperlink{adc_8c_source}{adc.\+c}}.

\Hypertarget{stm32g4xx__it_8c_acd9221f1aa19aebfe0b744947f2daf49}\label{stm32g4xx__it_8c_acd9221f1aa19aebfe0b744947f2daf49} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!hadc2@{hadc2}}
\index{hadc2@{hadc2}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hadc2}{hadc2}}
{\footnotesize\ttfamily ADC\+\_\+\+Handle\+Type\+Def hadc2\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{adc_8c_source_l00028}{28}} of file \mbox{\hyperlink{adc_8c_source}{adc.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a784aa25dc7e4580cfbf80658340f482c}\label{stm32g4xx__it_8c_a784aa25dc7e4580cfbf80658340f482c} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!hdma\_usart2\_rx@{hdma\_usart2\_rx}}
\index{hdma\_usart2\_rx@{hdma\_usart2\_rx}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hdma\_usart2\_rx}{hdma\_usart2\_rx}}
{\footnotesize\ttfamily DMA\+\_\+\+Handle\+Type\+Def hdma\+\_\+usart2\+\_\+rx\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{usart_8c_source_l00029}{29}} of file \mbox{\hyperlink{usart_8c_source}{usart.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a9c6222bae4d0328dd843ae099623b40b}\label{stm32g4xx__it_8c_a9c6222bae4d0328dd843ae099623b40b} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!hspi1@{hspi1}}
\index{hspi1@{hspi1}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hspi1}{hspi1}}
{\footnotesize\ttfamily SPI\+\_\+\+Handle\+Type\+Def hspi1\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{spi_8c_source_l00027}{27}} of file \mbox{\hyperlink{spi_8c_source}{spi.\+c}}.

\Hypertarget{stm32g4xx__it_8c_a2c80fd5510e2990a59a5c90d745c716c}\label{stm32g4xx__it_8c_a2c80fd5510e2990a59a5c90d745c716c} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!htim2@{htim2}}
\index{htim2@{htim2}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{htim2}{htim2}}
{\footnotesize\ttfamily TIM\+\_\+\+Handle\+Type\+Def htim2\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{stm32g4xx__hal__timebase__tim_8c_source_l00028}{28}} of file \mbox{\hyperlink{stm32g4xx__hal__timebase__tim_8c_source}{stm32g4xx\+\_\+hal\+\_\+timebase\+\_\+tim.\+c}}.

\Hypertarget{stm32g4xx__it_8c_aa9479c261d65eecedd3d9582f7f0f89c}\label{stm32g4xx__it_8c_aa9479c261d65eecedd3d9582f7f0f89c} 
\index{stm32g4xx\_it.c@{stm32g4xx\_it.c}!huart2@{huart2}}
\index{huart2@{huart2}!stm32g4xx\_it.c@{stm32g4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{huart2}{huart2}}
{\footnotesize\ttfamily UART\+\_\+\+Handle\+Type\+Def huart2\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{usart_8c_source_l00028}{28}} of file \mbox{\hyperlink{usart_8c_source}{usart.\+c}}.

