{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650365290342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650365290342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 15:18:10 2022 " "Processing started: Tue Apr 19 15:18:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650365290342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650365290342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Divider -c Divider " "Command: quartus_sta Divider -c Divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650365290342 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650365290421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650365290515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650365290515 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650365290548 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650365290548 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650365290670 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Divider.sdc " "Synopsys Design Constraints File file not found: 'Divider.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650365290676 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365290676 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UP UP " "create_clock -period 1.000 -name UP UP" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650365290677 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650365290677 ""}
{ "Warning" "WSTA_SCC_LOOP" "31 " "Found combinational loop of 31 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|21~0\|datac " "Node \"inst\|21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21~0\|combout " "Node \"inst\|21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|dataa " "Node \"inst\|27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|combout " "Node \"inst\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21~0\|datac " "Node \"inst1\|21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21~0\|combout " "Node \"inst1\|21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|4\|datad " "Node \"inst3\|4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|4\|combout " "Node \"inst3\|4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|dataa " "Node \"inst\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|combout " "Node \"inst\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|dataa " "Node \"inst1\|23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|combout " "Node \"inst1\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|4\|datac " "Node \"inst3\|4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|dataa " "Node \"inst1\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|combout " "Node \"inst1\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21~0\|dataa " "Node \"inst1\|21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|dataa " "Node \"inst1\|25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|combout " "Node \"inst1\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21~0\|datab " "Node \"inst1\|21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|datab " "Node \"inst1\|26~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|combout " "Node \"inst1\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21~0\|datad " "Node \"inst1\|21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|datac " "Node \"inst\|23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|combout " "Node \"inst\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|datac " "Node \"inst\|27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|dataa " "Node \"inst\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|combout " "Node \"inst\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21~0\|dataa " "Node \"inst\|21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|dataa " "Node \"inst\|25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|combout " "Node \"inst\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21~0\|datab " "Node \"inst\|21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650365290679 ""}  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 960 584 648 1064 "27" "" } } } } { "7408.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1650365290679 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|92  from: dataa  to: combout " "Cell: inst1\|92  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365290686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|92  from: datad  to: combout " "Cell: inst1\|92  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365290686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|93  from: datad  to: combout " "Cell: inst1\|93  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365290686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21~0\|datad  to: inst\|25~2\|combout " "From: inst\|21~0\|datad  to: inst\|25~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365290686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|92  from: datac  to: combout " "Cell: inst\|92  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365290686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|92  from: datad  to: combout " "Cell: inst\|92  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365290686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|93  from: datac  to: combout " "Cell: inst\|93  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365290686 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650365290686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650365290686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650365290687 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650365290687 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650365290708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650365290723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650365290723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.857 " "Worst-case setup slack is -9.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.857             -73.987 UP  " "   -9.857             -73.987 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365290732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.607 " "Worst-case hold slack is -0.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607              -1.274 UP  " "   -0.607              -1.274 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365290734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.321 " "Worst-case recovery slack is -8.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.321             -60.784 UP  " "   -8.321             -60.784 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365290738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.380 " "Worst-case removal slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380              -3.878 UP  " "   -1.380              -3.878 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365290743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.705 " "Worst-case minimum pulse width slack is -3.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.705             -77.128 UP  " "   -3.705             -77.128 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365290745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365290745 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650365290790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650365290811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650365290998 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|92  from: dataa  to: combout " "Cell: inst1\|92  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|92  from: datad  to: combout " "Cell: inst1\|92  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|93  from: datad  to: combout " "Cell: inst1\|93  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21~0\|datad  to: inst\|25~2\|combout " "From: inst\|21~0\|datad  to: inst\|25~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|92  from: datac  to: combout " "Cell: inst\|92  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|92  from: datad  to: combout " "Cell: inst\|92  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|93  from: datac  to: combout " "Cell: inst\|93  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291024 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650365291024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650365291024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650365291031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650365291031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.824 " "Worst-case setup slack is -8.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.824             -66.279 UP  " "   -8.824             -66.279 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.575 " "Worst-case hold slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -1.183 UP  " "   -0.575              -1.183 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.472 " "Worst-case recovery slack is -7.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.472             -54.621 UP  " "   -7.472             -54.621 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.285 " "Worst-case removal slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.755 UP  " "   -1.285              -3.755 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.356 " "Worst-case minimum pulse width slack is -3.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356             -70.097 UP  " "   -3.356             -70.097 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291057 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650365291096 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|92  from: dataa  to: combout " "Cell: inst1\|92  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|92  from: datad  to: combout " "Cell: inst1\|92  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|93  from: datad  to: combout " "Cell: inst1\|93  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21~0\|datad  to: inst\|25~2\|combout " "From: inst\|21~0\|datad  to: inst\|25~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|92  from: datac  to: combout " "Cell: inst\|92  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|92  from: datad  to: combout " "Cell: inst\|92  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|93  from: datac  to: combout " "Cell: inst\|93  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650365291164 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650365291164 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650365291164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650365291166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650365291166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.706 " "Worst-case setup slack is -5.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.706             -42.557 UP  " "   -5.706             -42.557 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.290 " "Worst-case hold slack is -0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.616 UP  " "   -0.290              -0.616 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.737 " "Worst-case recovery slack is -4.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.737             -34.607 UP  " "   -4.737             -34.607 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.698 " "Worst-case removal slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698              -1.802 UP  " "   -0.698              -1.802 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.585 UP  " "   -3.000             -43.585 UP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650365291193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650365291193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650365291617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650365291617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650365291734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 15:18:11 2022 " "Processing ended: Tue Apr 19 15:18:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650365291734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650365291734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650365291734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650365291734 ""}
