

================================================================
== Vitis HLS Report for 'insert_checksum_512_s'
================================================================
* Date:           Tue Jul 19 06:13:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.833 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln1533 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1533]   --->   Operation 15 'specpipeline' 'specpipeline_ln1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_load = load i2 %state_V"   --->   Operation 16 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%switch_ln1543 = switch i2 %state_V_load, void %._crit_edge2.i, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1543]   --->   Operation 17 'switch' 'switch_ln1543' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_40_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp_40_i' <Predicate = (state_V_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln1588 = br i1 %tmp_40_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1588]   --->   Operation 19 'br' 'br_ln1588' <Predicate = (state_V_load == 2)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer4_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'txEng_tcpPkgBuffer4_read' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txEng_tcpPkgBuffer4_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'tmp_last_V_8' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln1592 = br i1 %tmp_last_V_8, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1592]   --->   Operation 22 'br' 'br_ln1592' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln1594 = store i2 1, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1594]   --->   Operation 23 'store' 'store_ln1594' <Predicate = (state_V_load == 2 & tmp_40_i & tmp_last_V_8)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln1595 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1595]   --->   Operation 24 'br' 'br_ln1595' <Predicate = (state_V_load == 2 & tmp_40_i & tmp_last_V_8)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_285 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng_tcpChecksumFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_i_285' <Predicate = (state_V_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln1560 = br i1 %tmp_i_285, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1560]   --->   Operation 26 'br' 'br_ln1560' <Predicate = (state_V_load == 1)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_41_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_41_i' <Predicate = (state_V_load == 1 & tmp_i_285)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln1560 = br i1 %tmp_41_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1560]   --->   Operation 28 'br' 'br_ln1560' <Predicate = (state_V_load == 1 & tmp_i_285)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%checksum_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng_tcpChecksumFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'checksum_V' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer4_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'txEng_tcpPkgBuffer4_read_1' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i1024 %txEng_tcpPkgBuffer4_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'trunc' 'tmp_data_V' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txEng_tcpPkgBuffer4_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'bitselect' 'tmp_last_V' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %checksum_V, i32 8, i32 15"   --->   Operation 33 'partselect' 'p_Result_i' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 34 'partset' 'p_Result_s' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %checksum_V"   --->   Operation 35 'trunc' 'trunc_ln674' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_213 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_s, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 36 'partset' 'p_Result_213' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_214 = partset i512 @llvm.part.set.i512.i16, i512 %tmp_data_V, i16 %p_Result_213, i32 128, i32 143"   --->   Operation 37 'partset' 'p_Result_214' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer4_read_1, i32 512, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'partselect' 'tmp' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln1581 = select i1 %tmp_last_V, i2 1, i2 2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581]   --->   Operation 39 'select' 'select_ln1581' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln1581 = store i2 %select_ln1581, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581]   --->   Operation 40 'store' 'store_ln1581' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln1585 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1585]   --->   Operation 41 'br' 'br_ln1585' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 42 'nbreadreq' 'tmp_i' <Predicate = (state_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln1546 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1546]   --->   Operation 43 'br' 'br_ln1546' <Predicate = (state_V_load == 0)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (1.16ns)   --->   "%tmp_306 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_306' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%wordCount_V_load = load i3 %wordCount_V"   --->   Operation 45 'load' 'wordCount_V_load' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %wordCount_V_load, i3 1"   --->   Operation 46 'add' 'add_ln691' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %add_ln691, i3 0"   --->   Operation 47 'icmp' 'icmp_ln870' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln1551 = br i1 %icmp_ln870, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1551]   --->   Operation 48 'br' 'br_ln1551' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln1554 = store i2 1, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1554]   --->   Operation 49 'store' 'store_ln1554' <Predicate = (state_V_load == 0 & tmp_i & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln1555 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1555]   --->   Operation 50 'br' 'br_ln1555' <Predicate = (state_V_load == 0 & tmp_i & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%wordCount_V_flag_0_i = phi i1 0, void %entry, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 0, void"   --->   Operation 51 'phi' 'wordCount_V_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%wordCount_V_new_0_i = phi i3 0, void %entry, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 %add_ln691, void, i3 0, void"   --->   Operation 52 'phi' 'wordCount_V_new_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %wordCount_V_flag_0_i, void %insert_checksum<512>.exit, void %mergeST.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln691 = store i3 %wordCount_V_new_0_i, i3 %wordCount_V"   --->   Operation 54 'store' 'store_ln691' <Predicate = (wordCount_V_flag_0_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %insert_checksum<512>.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (wordCount_V_flag_0_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 56 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer5, i1024 %txEng_tcpPkgBuffer4_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'write' 'write_ln174' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %p_Result_214" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %tmp_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'zext' 'zext_ln174' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer5, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer5, i1024 %tmp_306" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.83ns
The critical path consists of the following:
	fifo read on port 'txEng_tcpPkgBuffer4' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.17 ns)
	'select' operation ('select_ln1581', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581) [56]  (0.278 ns)
	'store' operation ('store_ln1581', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581) of variable 'select_ln1581', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581 on static variable 'state_V' [57]  (0.387 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write on port 'txEng_tcpPkgBuffer5' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [64]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
