# Verilog ðŸ“‘

![VerilogQuickRef-01](https://user-images.githubusercontent.com/96662693/188355038-2d79ad04-cb6b-45cd-a1f2-f97df0face1d.png)
![VerilogQuickRef-02](https://user-images.githubusercontent.com/96662693/188355045-0aab7d12-b6d2-4f6d-8ab9-7353e1c9b7fc.png)
![VerilogQuickRef-03](https://user-images.githubusercontent.com/96662693/188355052-6eb973c7-c9e7-4c91-b975-822bc9b88d53.png)
![VerilogQuickRef-04](https://user-images.githubusercontent.com/96662693/188355057-5e591e99-8d3c-4cfb-80e7-98dc2442f607.png)
![VerilogQuickRef-05](https://user-images.githubusercontent.com/96662693/188355063-c2f150e9-34ed-4593-aa10-ba6db6777d59.png)
![VerilogQuickRef-06](https://user-images.githubusercontent.com/96662693/188355069-4e24c787-4e37-49e5-bdae-102e73ac2285.png)
![VerilogQuickRef-07](https://user-images.githubusercontent.com/96662693/188355094-96633e48-a46c-4c6c-99ff-e3dea56438f0.png)
![VerilogQuickRef-08](https://user-images.githubusercontent.com/96662693/188355100-a0e6aef0-ee0b-4eb1-871e-ac59bf95ae2a.png)
![VerilogQuickRef-09](https://user-images.githubusercontent.com/96662693/188355104-5ac7911d-557e-43bb-aa23-ed9a117ff856.png)
![VerilogQuickRef-10](https://user-images.githubusercontent.com/96662693/188355113-f85837a0-83df-461d-8244-a03474465f94.png)
![VerilogQuickRef-11](https://user-images.githubusercontent.com/96662693/188355115-b28ffffa-f796-46a9-9e01-9ff3216a5bbb.png)
![VerilogQuickRef-12](https://user-images.githubusercontent.com/96662693/188355120-4d2f536a-d74b-4337-bbe7-d64f2396919f.png)

