// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2020 frank@allwinnertech.com
 */

#ifndef _DT_BINDINGS_RESET_SUN50IW10_H_
#define _DT_BINDINGS_RESET_SUN50IW10_H_

#define RST_MBUS		0
#define RST_BUS_DE0		1
#define RST_BUS_DE1		2
#define RST_BUS_EINK		3
#define RST_BUS_G2D		4
#define RST_BUS_GPU		5
#define RST_BUS_CE		6
#define RST_BUS_VE		7
#define RST_BUS_DMA		8
#define RST_BUS_MSGBOX		9
#define RST_BUS_SPINLOCK	10
#define RST_BUS_HSTIMER		11
#define RST_BUS_DBG		12
#define RST_BUS_PSI		13
#define RST_BUS_PWM		14
#define RST_BUS_DRAM		15
#define RST_BUS_NAND		16
#define RST_BUS_MMC0		17
#define RST_BUS_MMC1		18
#define RST_BUS_MMC2		19
#define RST_BUS_MMC3		20
#define RST_BUS_UART0		21
#define RST_BUS_UART1		22
#define RST_BUS_UART2		23
#define RST_BUS_UART3		24
#define RST_BUS_UART4		25
#define RST_BUS_UART5		26
#define RST_BUS_UART6		27
#define RST_BUS_I2C0		28
#define RST_BUS_I2C1		29
#define RST_BUS_I2C2		30
#define RST_BUS_I2C3		31
#define RST_BUS_I2C4		32
#define RST_BUS_I2C5		33
#define RST_BUS_SPI0		34
#define RST_BUS_SPI1		35
#define RST_BUS_SPI2		36
#define RST_BUS_EMAC0		37
#define RST_BUS_EMAC1		38
#define RST_BUS_IR_RX		39
#define RST_BUS_IR_TX		40
#define RST_BUS_GPADC		41
#define RST_BUS_THS		42
#define RST_BUS_I2S0		43
#define RST_BUS_I2S1		44
#define RST_BUS_I2S2		45
#define RST_BUS_I2S3		46
#define RST_BUS_SPDIF		47
#define RST_BUS_DMIC		48
#define RST_BUS_AUDIO_CODEC	49
#define RST_USB_PHY0		50
#define RST_USB_PHY1		51
#define RST_BUS_OHCI0		52
#define RST_BUS_OHCI1		53
#define RST_BUS_EHCI0		54
#define RST_BUS_EHCI1		55
#define RST_BUS_OTG		56
#define RST_BUS_LRADC		57
#define RST_BUS_DPSS_TOP0	58
#define RST_BUS_DPSS_TOP1	59
#define RST_BUS_MIPI_DSI	60
#define RST_BUS_TCON_LCD0	61
#define RST_BUS_TCON_LCD1	62
#define RST_BUS_LVDS0		63
#define RST_BUS_LVDS1		64
#define RST_BUS_LEDC		65
#define RST_BUS_CSI		66
#define RST_BUS_CSI_ISP		67

#endif /* _DT_BINDINGS_RESET_SUN50IW10_H_ */
