
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency cosine_out[0]$_DFFE_PN0P_/CLK ^
  -0.28 target latency cosine_out[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sine_out[5]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.10    0.56    0.76 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net51 (net)
                  0.10    0.00    0.76 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    23    0.12    0.20    0.23    0.99 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.20    0.00    0.99 ^ sine_out[5]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.99   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.05    0.10    0.17    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00    0.28 ^ sine_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.28   clock reconvergence pessimism
                          0.38    0.65   library removal time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.08    0.28 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.04    0.00    0.28 v valid_out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.05    0.10    0.17    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00    0.27 ^ valid_out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.27   clock reconvergence pessimism
                         -0.03    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.10    0.56    0.76 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net51 (net)
                  0.10    0.00    0.76 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    23    0.12    0.20    0.23    0.99 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.20    0.00    0.99 ^ cosine_out[12]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.99   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.09    0.16    5.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    5.27 ^ cosine_out[12]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.27   clock reconvergence pessimism
                          0.20    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: sine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.14    0.13    0.33 ^ input5/X (sky130_fd_sc_hd__clkbuf_1)
                                         net6 (net)
                  0.14    0.00    0.33 ^ _237_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.03    0.14    0.21    0.54 ^ _237_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _196_ (net)
                  0.14    0.00    0.54 ^ _238_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.09    0.11    0.65 v _238_/Y (sky130_fd_sc_hd__inv_1)
                                         _223_ (net)
                  0.09    0.00    0.65 v _464_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.20    0.85 v _464_/COUT (sky130_fd_sc_hd__ha_1)
                                         _229_ (net)
                  0.04    0.00    0.85 v _254_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.19    1.04 v _254_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _211_ (net)
                  0.09    0.00    1.04 v _286_/D1 (sky130_fd_sc_hd__a2111o_4)
     6    0.03    0.11    0.42    1.46 v _286_/X (sky130_fd_sc_hd__a2111o_4)
                                         _041_ (net)
                  0.11    0.00    1.47 v _401_/B (sky130_fd_sc_hd__and2_1)
     4    0.02    0.09    0.24    1.70 v _401_/X (sky130_fd_sc_hd__and2_1)
                                         _144_ (net)
                  0.09    0.00    1.70 v _402_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.07    0.14    1.84 v _402_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _145_ (net)
                  0.07    0.00    1.84 v _404_/A2 (sky130_fd_sc_hd__o32a_1)
     1    0.00    0.05    0.33    2.17 v _404_/X (sky130_fd_sc_hd__o32a_1)
                                         _013_ (net)
                  0.05    0.00    2.17 v sine_out[11]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.05    0.10    0.17    5.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00    5.28 ^ sine_out[11]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.28   clock reconvergence pessimism
                         -0.11    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.10    0.56    0.76 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net51 (net)
                  0.10    0.00    0.76 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    23    0.12    0.20    0.23    0.99 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.20    0.00    0.99 ^ cosine_out[12]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.99   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.09    0.16    5.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    5.27 ^ cosine_out[12]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.27   clock reconvergence pessimism
                          0.20    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: sine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.14    0.13    0.33 ^ input5/X (sky130_fd_sc_hd__clkbuf_1)
                                         net6 (net)
                  0.14    0.00    0.33 ^ _237_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.03    0.14    0.21    0.54 ^ _237_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _196_ (net)
                  0.14    0.00    0.54 ^ _238_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.09    0.11    0.65 v _238_/Y (sky130_fd_sc_hd__inv_1)
                                         _223_ (net)
                  0.09    0.00    0.65 v _464_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.20    0.85 v _464_/COUT (sky130_fd_sc_hd__ha_1)
                                         _229_ (net)
                  0.04    0.00    0.85 v _254_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.19    1.04 v _254_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _211_ (net)
                  0.09    0.00    1.04 v _286_/D1 (sky130_fd_sc_hd__a2111o_4)
     6    0.03    0.11    0.42    1.46 v _286_/X (sky130_fd_sc_hd__a2111o_4)
                                         _041_ (net)
                  0.11    0.00    1.47 v _401_/B (sky130_fd_sc_hd__and2_1)
     4    0.02    0.09    0.24    1.70 v _401_/X (sky130_fd_sc_hd__and2_1)
                                         _144_ (net)
                  0.09    0.00    1.70 v _402_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.07    0.14    1.84 v _402_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _145_ (net)
                  0.07    0.00    1.84 v _404_/A2 (sky130_fd_sc_hd__o32a_1)
     1    0.00    0.05    0.33    2.17 v _404_/X (sky130_fd_sc_hd__o32a_1)
                                         _013_ (net)
                  0.05    0.00    2.17 v sine_out[11]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.05    0.10    0.17    5.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00    5.28 ^ sine_out[11]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.28   clock reconvergence pessimism
                         -0.11    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8834807872772217

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5944

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.023377496749162674

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6382

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[9]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ sine_out[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.40    0.67 v sine_out[9]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.29    0.96 v _461_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.96 v sine_out[9]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.96   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.28 ^ sine_out[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.28   clock reconvergence pessimism
  -0.11    5.17   library setup time
           5.17   data required time
---------------------------------------------------------
           5.17   data required time
          -0.96   data arrival time
---------------------------------------------------------
           4.20   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[9]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ sine_out[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.65 ^ sine_out[9]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.13    0.78 ^ _461_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.78 ^ sine_out[9]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ sine_out[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.28   clock reconvergence pessimism
  -0.03    0.25   library hold time
           0.25   data required time
---------------------------------------------------------
           0.25   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2660

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2752

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1741

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.9953

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
137.771952

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.07e-04   1.28e-05   2.63e-10   2.20e-04  44.2%
Combinational          6.77e-05   8.58e-05   6.92e-10   1.53e-04  30.8%
Clock                  5.59e-05   6.85e-05   2.55e-11   1.24e-04  25.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.31e-04   1.67e-04   9.81e-10   4.98e-04 100.0%
                          66.5%      33.5%       0.0%
