$date
	Thu Jun 09 01:24:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 5 " i1 [4:0] $end
$var reg 5 # i2 [4:0] $end
$var reg 32 $ num [31:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 5 & index1 [4:0] $end
$var wire 5 ' index2 [4:0] $end
$var wire 32 ( num [31:0] $end
$var wire 1 % reset $end
$var wire 1 ) status $end
$var reg 32 * curr [31:0] $end
$var reg 5 + curr_index [4:0] $end
$var reg 32 , in_num [31:0] $end
$var reg 1 - stat $end
$var integer 32 . k [31:0] $end
$scope module m1 $end
$var integer 32 / i [31:0] $end
$upscope $end
$scope module m2 $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 j [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 1 j [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 2 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 3 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
bx 2
bx 1
bx 0
b10100 /
b0 .
x-
bx ,
bx +
bx *
x)
b100110 (
b10010 '
b1100 &
x%
b100110 $
b10010 #
b1100 "
1!
$end
#1
0)
0!
#2
1)
1!
b100110 ,
b100110 *
b1100 +
1-
#3
0)
0!
b1000 +
b110000 *
b1010 0
#4
1)
1!
#5
0)
0!
0-
b1010 .
#6
1!
#7
0!
b1011 .
#8
1!
#9
0!
#10
1!
#11
0!
#12
1!
#13
0!
#14
1!
#15
0!
#16
1!
#17
0!
#18
1!
#19
0!
#20
1!
#21
0!
#22
1!
#23
0!
#24
1!
#25
0!
#26
1!
#27
0!
#28
1!
#29
0!
#30
1!
#31
0!
#32
1!
#33
0!
#34
1!
#35
0!
#36
1!
#37
0!
#38
1!
#39
0!
#40
1!
#41
0!
#42
1!
#43
0!
#44
1!
#45
0!
#46
1!
#47
0!
#48
1!
#49
0!
#50
1!
#51
0!
#52
1!
#53
0!
#54
1!
#55
0!
#56
1!
#57
0!
#58
1!
#59
0!
#60
1!
#61
0!
#62
1!
#63
0!
#64
1!
#65
0!
#66
1!
#67
0!
#68
1!
#69
0!
#70
1!
#71
0!
#72
1!
#73
0!
#74
1!
#75
0!
#76
1!
#77
0!
#78
1!
#79
0!
#80
1!
#81
0!
#82
1!
#83
0!
#84
1!
#85
0!
#86
1!
#87
0!
#88
1!
#89
0!
#90
1!
#91
0!
#92
1!
#93
0!
#94
1!
#95
0!
#96
1!
#97
0!
#98
1!
#99
0!
#100
1!
b10100 3
b10100 2
