 
****************************************
Report : qor
Design : WallaceTreeMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:12:45 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              81.00
  Critical Path Length:          5.99
  Critical Path Slack:           8.88
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         37
  Hierarchical Port Count:       6600
  Leaf Cell Count:               3525
  Buf/Inv Cell Count:             490
  Buf Cell Count:                 260
  Inv Cell Count:                 230
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3397
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7433.902020
  Noncombinational Area:   578.815979
  Buf/Inv Area:            330.371996
  Total Buffer Area:           208.01
  Total Inverter Area:         122.36
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              8012.717999
  Design Area:            8012.717999


  Design Rules
  -----------------------------------
  Total Number of Nets:          5090
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.45
  Logic Optimization:                  1.06
  Mapping Optimization:                1.43
  -----------------------------------------
  Overall Compile Time:                4.06
  Overall Compile Wall Clock Time:     4.28

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
