

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Thu Nov 14 22:48:26 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        a2b
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.868|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  403|  403|  403|  403|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  401|  401|         6|          4|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|    260|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     644|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     644|    391|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------------+-----------------------------------------------+--------------+
    |                      Instance                     |                     Module                    |  Expression  |
    +---------------------------------------------------+-----------------------------------------------+--------------+
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U5   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U6   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U7   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U8   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U9   |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U10  |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U11  |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U12  |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U13  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U14  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U15  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U16  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U1           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U2           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U3           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U4           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    +---------------------------------------------------+-----------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln50_1_fu_663_p2              |     +    |      0|  0|  10|           2|           2|
    |add_ln50_2_fu_673_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln50_fu_653_p2                |     +    |      0|  0|  10|           2|           2|
    |i_fu_323_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                |    and   |      0|  0|   2|           1|           1|
    |my_input1_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |my_input1_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |my_output_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |my_output_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_594_p2           |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln1494_2_fu_615_p2           |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln1494_3_fu_636_p2           |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln1494_fu_573_p2             |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln31_fu_318_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln52_fu_679_p2               |   icmp   |      0|  0|   9|           3|           4|
    |my_input1_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |my_output_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8                   |    or    |      0|  0|   2|           1|           1|
    |select_ln52_fu_685_p3             |  select  |      0|  0|  34|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 260|         229|         198|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_247_p4  |   9|          2|   32|         64|
    |i_1_reg_243                   |   9|          2|   32|         64|
    |my_input1_V_0_data_out        |   9|          2|   24|         48|
    |my_input1_V_0_state           |  15|          3|    2|          6|
    |my_input1_V_TDATA_blk_n       |   9|          2|    1|          2|
    |my_output_V_1_data_out        |   9|          2|   40|         80|
    |my_output_V_1_state           |  15|          3|    2|          6|
    |my_output_V_TDATA_blk_n       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 131|         27|  136|        281|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_1_reg_243                      |  32|   0|   32|          0|
    |i_reg_914                        |  32|   0|   32|          0|
    |icmp_ln1494_1_reg_984            |   1|   0|    1|          0|
    |icmp_ln1494_2_reg_989            |   1|   0|    1|          0|
    |icmp_ln1494_3_reg_999            |   1|   0|    1|          0|
    |icmp_ln1494_reg_979              |   1|   0|    1|          0|
    |icmp_ln31_reg_910                |   1|   0|    1|          0|
    |icmp_ln31_reg_910_pp0_iter1_reg  |   1|   0|    1|          0|
    |my_input1_V_0_payload_A          |  24|   0|   24|          0|
    |my_input1_V_0_payload_B          |  24|   0|   24|          0|
    |my_input1_V_0_sel_rd             |   1|   0|    1|          0|
    |my_input1_V_0_sel_wr             |   1|   0|    1|          0|
    |my_input1_V_0_state              |   2|   0|    2|          0|
    |my_output_V_1_payload_A          |  40|   0|   40|          0|
    |my_output_V_1_payload_B          |  40|   0|   40|          0|
    |my_output_V_1_sel_rd             |   1|   0|    1|          0|
    |my_output_V_1_sel_wr             |   1|   0|    1|          0|
    |my_output_V_1_state              |   2|   0|    2|          0|
    |tmp_10_reg_954                   |  33|   0|   33|          0|
    |tmp_11_reg_974                   |  34|   0|   34|          0|
    |tmp_1_reg_919                    |  32|   0|   32|          0|
    |tmp_2_reg_939                    |  33|   0|   33|          0|
    |tmp_3_reg_959                    |  34|   0|   34|          0|
    |tmp_4_reg_924                    |  32|   0|   32|          0|
    |tmp_5_reg_944                    |  33|   0|   33|          0|
    |tmp_6_reg_964                    |  34|   0|   34|          0|
    |tmp_7_reg_929                    |  32|   0|   32|          0|
    |tmp_8_reg_949                    |  33|   0|   33|          0|
    |tmp_9_reg_969                    |  34|   0|   34|          0|
    |tmp_s_reg_934                    |  32|   0|   32|          0|
    |trunc_ln708_s_reg_994            |  34|   0|   34|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 644|   0|  644|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_done             | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|size                |  in |   32|  ap_stable |     size     |    scalar    |
|dim                 |  in |   32|  ap_stable |      dim     |    scalar    |
|threshold_V         |  in |   34|  ap_stable |  threshold_V |    scalar    |
|data0_0_V           |  in |   17|  ap_stable |   data0_0_V  |    pointer   |
|data0_1_V           |  in |   17|  ap_stable |   data0_1_V  |    pointer   |
|data0_2_V           |  in |   17|  ap_stable |   data0_2_V  |    pointer   |
|data0_3_V           |  in |   17|  ap_stable |   data0_3_V  |    pointer   |
|data0_4_V           |  in |   17|  ap_stable |   data0_4_V  |    pointer   |
|data0_5_V           |  in |   17|  ap_stable |   data0_5_V  |    pointer   |
|data0_6_V           |  in |   17|  ap_stable |   data0_6_V  |    pointer   |
|data0_7_V           |  in |   17|  ap_stable |   data0_7_V  |    pointer   |
|data0_8_V           |  in |   17|  ap_stable |   data0_8_V  |    pointer   |
|data0_9_V           |  in |   17|  ap_stable |   data0_9_V  |    pointer   |
|data0_10_V          |  in |   17|  ap_stable |  data0_10_V  |    pointer   |
|data0_11_V          |  in |   17|  ap_stable |  data0_11_V  |    pointer   |
|data0_12_V          |  in |   17|  ap_stable |  data0_12_V  |    pointer   |
|data0_13_V          |  in |   17|  ap_stable |  data0_13_V  |    pointer   |
|data0_14_V          |  in |   17|  ap_stable |  data0_14_V  |    pointer   |
|data0_15_V          |  in |   17|  ap_stable |  data0_15_V  |    pointer   |
|my_input1_V_TDATA   |  in |   24|    axis    |  my_input1_V |    pointer   |
|my_input1_V_TVALID  |  in |    1|    axis    |  my_input1_V |    pointer   |
|my_input1_V_TREADY  | out |    1|    axis    |  my_input1_V |    pointer   |
|my_output_V_TDATA   | out |   40|    axis    |  my_output_V |    pointer   |
|my_output_V_TVALID  | out |    1|    axis    |  my_output_V |    pointer   |
|my_output_V_TREADY  |  in |    1|    axis    |  my_output_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_15_V), !map !76"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_14_V), !map !82"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_13_V), !map !88"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_12_V), !map !94"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_11_V), !map !100"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_10_V), !map !106"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_9_V), !map !112"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_8_V), !map !118"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_7_V), !map !124"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_6_V), !map !130"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_5_V), !map !136"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_4_V), !map !142"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_3_V), !map !148"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_2_V), !map !154"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_1_V), !map !160"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_0_V), !map !166"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !172"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim), !map !178"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i34 %threshold_V), !map !182"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %my_input1_V), !map !186"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40* %my_output_V), !map !192"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @myFuncAccel4_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%threshold_V_read = call i34 @_ssdm_op_Read.ap_stable.i34(i34 %threshold_V)" [myIP.cpp:4]   --->   Operation 31 'read' 'threshold_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size)" [myIP.cpp:4]   --->   Operation 32 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:7]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:8]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34 %threshold_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:9]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %data0_0_V, i17* %data0_1_V, i17* %data0_2_V, i17* %data0_3_V, i17* %data0_4_V, i17* %data0_5_V, i17* %data0_6_V, i17* %data0_7_V, i17* %data0_8_V, i17* %data0_9_V, i17* %data0_10_V, i17* %data0_11_V, i17* %data0_12_V, i17* %data0_13_V, i17* %data0_14_V, i17* %data0_15_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:11]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %my_input1_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 40, [10 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [myIP.cpp:15]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %my_output_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 40, [10 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [myIP.cpp:16]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp0_0_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_0_V)" [myIP.cpp:27]   --->   Operation 39 'read' 'temp0_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp0_1_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_1_V)" [myIP.cpp:27]   --->   Operation 40 'read' 'temp0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp0_2_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_2_V)" [myIP.cpp:27]   --->   Operation 41 'read' 'temp0_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp0_3_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_3_V)" [myIP.cpp:27]   --->   Operation 42 'read' 'temp0_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp0_4_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_4_V)" [myIP.cpp:27]   --->   Operation 43 'read' 'temp0_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp0_5_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_5_V)" [myIP.cpp:27]   --->   Operation 44 'read' 'temp0_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp0_6_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_6_V)" [myIP.cpp:27]   --->   Operation 45 'read' 'temp0_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp0_7_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_7_V)" [myIP.cpp:27]   --->   Operation 46 'read' 'temp0_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp0_8_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_8_V)" [myIP.cpp:27]   --->   Operation 47 'read' 'temp0_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp0_9_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_9_V)" [myIP.cpp:27]   --->   Operation 48 'read' 'temp0_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp0_10_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_10_V)" [myIP.cpp:27]   --->   Operation 49 'read' 'temp0_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp0_11_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_11_V)" [myIP.cpp:27]   --->   Operation 50 'read' 'temp0_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp0_12_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_12_V)" [myIP.cpp:27]   --->   Operation 51 'read' 'temp0_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp0_13_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_13_V)" [myIP.cpp:27]   --->   Operation 52 'read' 'temp0_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp0_14_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_14_V)" [myIP.cpp:27]   --->   Operation 53 'read' 'temp0_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp0_15_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_15_V)" [myIP.cpp:27]   --->   Operation 54 'read' 'temp0_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i17 %temp0_0_V to i34" [myIP.cpp:48]   --->   Operation 55 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i17 %temp0_1_V to i34" [myIP.cpp:48]   --->   Operation 56 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i17 %temp0_2_V to i34" [myIP.cpp:48]   --->   Operation 57 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i17 %temp0_3_V to i34" [myIP.cpp:48]   --->   Operation 58 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i17 %temp0_4_V to i34" [myIP.cpp:48]   --->   Operation 59 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i17 %temp0_5_V to i34" [myIP.cpp:48]   --->   Operation 60 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i17 %temp0_6_V to i34" [myIP.cpp:48]   --->   Operation 61 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i17 %temp0_7_V to i34" [myIP.cpp:48]   --->   Operation 62 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i17 %temp0_8_V to i34" [myIP.cpp:48]   --->   Operation 63 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i17 %temp0_9_V to i34" [myIP.cpp:48]   --->   Operation 64 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i17 %temp0_10_V to i34" [myIP.cpp:48]   --->   Operation 65 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i17 %temp0_11_V to i34" [myIP.cpp:48]   --->   Operation 66 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i17 %temp0_12_V to i34" [myIP.cpp:48]   --->   Operation 67 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i17 %temp0_13_V to i34" [myIP.cpp:48]   --->   Operation 68 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i17 %temp0_14_V to i34" [myIP.cpp:48]   --->   Operation 69 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i17 %temp0_15_V to i34" [myIP.cpp:48]   --->   Operation 70 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader126" [myIP.cpp:31]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i, %hls_label_1 ], [ 0, %.preheader127.preheader ]"   --->   Operation 72 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp eq i32 %i_1, %size_read" [myIP.cpp:31]   --->   Operation 73 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%i = add i32 %i_1, 1" [myIP.cpp:31]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %0, label %hls_label_1" [myIP.cpp:31]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%my_input1_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:39]   --->   Operation 76 'read' 'my_input1_V_read' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln356 = trunc i24 %my_input1_V_read to i17" [myIP.cpp:39]   --->   Operation 77 'trunc' 'trunc_ln356' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %trunc_ln356 to i34" [myIP.cpp:48]   --->   Operation 78 'zext' 'zext_ln1118' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i34 %zext_ln1116, %zext_ln1118" [myIP.cpp:48]   --->   Operation 79 'mul' 'mul_ln1118' <Predicate = (!icmp_ln31)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118, i32 2, i32 33)" [myIP.cpp:48]   --->   Operation 80 'partselect' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i34 %zext_ln1116_4, %zext_ln1118" [myIP.cpp:48]   --->   Operation 81 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln31)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_4, i32 2, i32 33)" [myIP.cpp:48]   --->   Operation 82 'partselect' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i34 %zext_ln1116_8, %zext_ln1118" [myIP.cpp:48]   --->   Operation 83 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln31)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_8, i32 2, i32 33)" [myIP.cpp:48]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i34 %zext_ln1116_12, %zext_ln1118" [myIP.cpp:48]   --->   Operation 85 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln31)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_12, i32 2, i32 33)" [myIP.cpp:48]   --->   Operation 86 'partselect' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%my_input1_V_read_1 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:39]   --->   Operation 87 'read' 'my_input1_V_read_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln356_1 = trunc i24 %my_input1_V_read_1 to i17" [myIP.cpp:39]   --->   Operation 88 'trunc' 'trunc_ln356_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_1, i2 0)" [myIP.cpp:48]   --->   Operation 89 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %trunc_ln356_1 to i34" [myIP.cpp:48]   --->   Operation 90 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118_1 = mul i34 %zext_ln1116_1, %zext_ln1118_1" [myIP.cpp:48]   --->   Operation 91 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i34 %and_ln to i35" [myIP.cpp:48]   --->   Operation 92 'zext' 'zext_ln728' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%zext_ln1192 = zext i34 %mul_ln1118_1 to i35" [myIP.cpp:48]   --->   Operation 93 'zext' 'zext_ln1192' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i35 %zext_ln1192, %zext_ln728" [myIP.cpp:48]   --->   Operation 94 'add' 'add_ln1192' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192, i32 2, i32 34)" [myIP.cpp:48]   --->   Operation 95 'partselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln728_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_4, i2 0)" [myIP.cpp:48]   --->   Operation 96 'bitconcatenate' 'and_ln728_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_5 = mul i34 %zext_ln1116_5, %zext_ln1118_1" [myIP.cpp:48]   --->   Operation 97 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i34 %and_ln728_1 to i35" [myIP.cpp:48]   --->   Operation 98 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%zext_ln1192_3 = zext i34 %mul_ln1118_5 to i35" [myIP.cpp:48]   --->   Operation 99 'zext' 'zext_ln1192_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i35 %zext_ln1192_3, %zext_ln728_2" [myIP.cpp:48]   --->   Operation 100 'add' 'add_ln1192_3' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_3, i32 2, i32 34)" [myIP.cpp:48]   --->   Operation 101 'partselect' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%and_ln728_2 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_7, i2 0)" [myIP.cpp:48]   --->   Operation 102 'bitconcatenate' 'and_ln728_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_9 = mul i34 %zext_ln1116_9, %zext_ln1118_1" [myIP.cpp:48]   --->   Operation 103 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i34 %and_ln728_2 to i35" [myIP.cpp:48]   --->   Operation 104 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%zext_ln1192_6 = zext i34 %mul_ln1118_9 to i35" [myIP.cpp:48]   --->   Operation 105 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i35 %zext_ln1192_6, %zext_ln728_4" [myIP.cpp:48]   --->   Operation 106 'add' 'add_ln1192_6' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_8 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_6, i32 2, i32 34)" [myIP.cpp:48]   --->   Operation 107 'partselect' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%and_ln728_3 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_s, i2 0)" [myIP.cpp:48]   --->   Operation 108 'bitconcatenate' 'and_ln728_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_13 = mul i34 %zext_ln1116_13, %zext_ln1118_1" [myIP.cpp:48]   --->   Operation 109 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i34 %and_ln728_3 to i35" [myIP.cpp:48]   --->   Operation 110 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%zext_ln1192_9 = zext i34 %mul_ln1118_13 to i35" [myIP.cpp:48]   --->   Operation 111 'zext' 'zext_ln1192_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i35 %zext_ln1192_9, %zext_ln728_6" [myIP.cpp:48]   --->   Operation 112 'add' 'add_ln1192_9' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_10 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_9, i32 2, i32 34)" [myIP.cpp:48]   --->   Operation 113 'partselect' 'tmp_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%my_input1_V_read_2 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:39]   --->   Operation 114 'read' 'my_input1_V_read_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln356_2 = trunc i24 %my_input1_V_read_2 to i17" [myIP.cpp:39]   --->   Operation 115 'trunc' 'trunc_ln356_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %trunc_ln356_2 to i34" [myIP.cpp:48]   --->   Operation 116 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_2 = mul i34 %zext_ln1116_2, %zext_ln1118_2" [myIP.cpp:48]   --->   Operation 117 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_2, i2 0)" [myIP.cpp:48]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i35 %shl_ln to i36" [myIP.cpp:48]   --->   Operation 119 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%zext_ln1192_1 = zext i34 %mul_ln1118_2 to i36" [myIP.cpp:48]   --->   Operation 120 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i36 %zext_ln1192_1, %zext_ln728_1" [myIP.cpp:48]   --->   Operation 121 'add' 'add_ln1192_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_3 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_1, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 122 'partselect' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_6 = mul i34 %zext_ln1116_6, %zext_ln1118_2" [myIP.cpp:48]   --->   Operation 123 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_5, i2 0)" [myIP.cpp:48]   --->   Operation 124 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i35 %shl_ln728_2 to i36" [myIP.cpp:48]   --->   Operation 125 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%zext_ln1192_4 = zext i34 %mul_ln1118_6 to i36" [myIP.cpp:48]   --->   Operation 126 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i36 %zext_ln1192_4, %zext_ln728_3" [myIP.cpp:48]   --->   Operation 127 'add' 'add_ln1192_4' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_6 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_4, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 128 'partselect' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_10 = mul i34 %zext_ln1116_10, %zext_ln1118_2" [myIP.cpp:48]   --->   Operation 129 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_8, i2 0)" [myIP.cpp:48]   --->   Operation 130 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i35 %shl_ln728_4 to i36" [myIP.cpp:48]   --->   Operation 131 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%zext_ln1192_7 = zext i34 %mul_ln1118_10 to i36" [myIP.cpp:48]   --->   Operation 132 'zext' 'zext_ln1192_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i36 %zext_ln1192_7, %zext_ln728_5" [myIP.cpp:48]   --->   Operation 133 'add' 'add_ln1192_7' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_9 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_7, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 134 'partselect' 'tmp_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_14 = mul i34 %zext_ln1116_14, %zext_ln1118_2" [myIP.cpp:48]   --->   Operation 135 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_10, i2 0)" [myIP.cpp:48]   --->   Operation 136 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i35 %shl_ln728_6 to i36" [myIP.cpp:48]   --->   Operation 137 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%zext_ln1192_10 = zext i34 %mul_ln1118_14 to i36" [myIP.cpp:48]   --->   Operation 138 'zext' 'zext_ln1192_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i36 %zext_ln1192_10, %zext_ln728_7" [myIP.cpp:48]   --->   Operation 139 'add' 'add_ln1192_10' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_11 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_10, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 140 'partselect' 'tmp_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.86>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%my_input1_V_read_3 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:39]   --->   Operation 141 'read' 'my_input1_V_read_3' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln356_3 = trunc i24 %my_input1_V_read_3 to i17" [myIP.cpp:39]   --->   Operation 142 'trunc' 'trunc_ln356_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %trunc_ln356_3 to i34" [myIP.cpp:48]   --->   Operation 143 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_3 = mul i34 %zext_ln1116_3, %zext_ln1118_3" [myIP.cpp:48]   --->   Operation 144 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_3, i2 0)" [myIP.cpp:48]   --->   Operation 145 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%zext_ln1192_2 = zext i34 %mul_ln1118_3 to i36" [myIP.cpp:48]   --->   Operation 146 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i36 %zext_ln1192_2, %shl_ln728_1" [myIP.cpp:48]   --->   Operation 147 'add' 'add_ln1192_2' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_2, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 148 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.48ns)   --->   "%icmp_ln1494 = icmp ugt i34 %trunc_ln708_2, %threshold_V_read" [myIP.cpp:50]   --->   Operation 149 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln31)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_7 = mul i34 %zext_ln1116_7, %zext_ln1118_3" [myIP.cpp:48]   --->   Operation 150 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_6, i2 0)" [myIP.cpp:48]   --->   Operation 151 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%zext_ln1192_5 = zext i34 %mul_ln1118_7 to i36" [myIP.cpp:48]   --->   Operation 152 'zext' 'zext_ln1192_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i36 %zext_ln1192_5, %shl_ln728_3" [myIP.cpp:48]   --->   Operation 153 'add' 'add_ln1192_5' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_5, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 154 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.48ns)   --->   "%icmp_ln1494_1 = icmp ugt i34 %trunc_ln708_5, %threshold_V_read" [myIP.cpp:50]   --->   Operation 155 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln31)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_11 = mul i34 %zext_ln1116_11, %zext_ln1118_3" [myIP.cpp:48]   --->   Operation 156 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_9, i2 0)" [myIP.cpp:48]   --->   Operation 157 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%zext_ln1192_8 = zext i34 %mul_ln1118_11 to i36" [myIP.cpp:48]   --->   Operation 158 'zext' 'zext_ln1192_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i36 %zext_ln1192_8, %shl_ln728_5" [myIP.cpp:48]   --->   Operation 159 'add' 'add_ln1192_8' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_8, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 160 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.48ns)   --->   "%icmp_ln1494_2 = icmp ugt i34 %trunc_ln708_8, %threshold_V_read" [myIP.cpp:50]   --->   Operation 161 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln31)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_15 = mul i34 %zext_ln1116_15, %zext_ln1118_3" [myIP.cpp:48]   --->   Operation 162 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_11, i2 0)" [myIP.cpp:48]   --->   Operation 163 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%zext_ln1192_11 = zext i34 %mul_ln1118_15 to i36" [myIP.cpp:48]   --->   Operation 164 'zext' 'zext_ln1192_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i36 %zext_ln1192_11, %shl_ln728_7" [myIP.cpp:48]   --->   Operation 165 'add' 'add_ln1192_11' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_11, i32 2, i32 35)" [myIP.cpp:48]   --->   Operation 166 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.48ns)   --->   "%icmp_ln1494_3 = icmp ugt i34 %trunc_ln708_s, %threshold_V_read" [myIP.cpp:50]   --->   Operation 167 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln31)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.17>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i1 %icmp_ln1494 to i2" [myIP.cpp:48]   --->   Operation 168 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i1 %icmp_ln1494_1 to i2" [myIP.cpp:48]   --->   Operation 169 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i1 %icmp_ln1494_2 to i2" [myIP.cpp:48]   --->   Operation 170 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i1 %icmp_ln1494_3 to i2" [myIP.cpp:50]   --->   Operation 171 'zext' 'zext_ln50' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.56ns)   --->   "%add_ln50 = add i2 %zext_ln1118_4, %zext_ln1118_5" [myIP.cpp:50]   --->   Operation 172 'add' 'add_ln50' <Predicate = (!icmp_ln31)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i2 %add_ln50 to i3" [myIP.cpp:50]   --->   Operation 173 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.56ns)   --->   "%add_ln50_1 = add i2 %zext_ln50, %zext_ln1118_6" [myIP.cpp:50]   --->   Operation 174 'add' 'add_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i2 %add_ln50_1 to i3" [myIP.cpp:50]   --->   Operation 175 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.56ns)   --->   "%add_ln50_2 = add i3 %zext_ln50_1, %zext_ln50_2" [myIP.cpp:50]   --->   Operation 176 'add' 'add_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (1.13ns)   --->   "%icmp_ln52 = icmp eq i3 %add_ln50_2, -4" [myIP.cpp:52]   --->   Operation 177 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln31)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.91ns)   --->   "%select_ln52 = select i1 %icmp_ln52, i34 0, i34 %trunc_ln708_s" [myIP.cpp:52]   --->   Operation 178 'select' 'select_ln52' <Predicate = (!icmp_ln31)> <Delay = 0.91> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i34 %select_ln52 to i40" [myIP.cpp:55]   --->   Operation 179 'zext' 'zext_ln356' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i40P(i40* %my_output_V, i40 %zext_ln356)" [myIP.cpp:55]   --->   Operation 180 'write' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [myIP.cpp:31]   --->   Operation 181 'specregionbegin' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str1) nounwind" [myIP.cpp:32]   --->   Operation 182 'speclooptripcount' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [myIP.cpp:34]   --->   Operation 183 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 184 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i40P(i40* %my_output_V, i40 %zext_ln356)" [myIP.cpp:55]   --->   Operation 184 'write' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [myIP.cpp:57]   --->   Operation 185 'specregionend' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader126" [myIP.cpp:31]   --->   Operation 186 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "ret void" [myIP.cpp:58]   --->   Operation 187 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threshold_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_12_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_13_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_14_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_15_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ my_input1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ my_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000]
threshold_V_read       (read             ) [ 001111110]
size_read              (read             ) [ 001111110]
specinterface_ln7      (specinterface    ) [ 000000000]
specinterface_ln8      (specinterface    ) [ 000000000]
specinterface_ln9      (specinterface    ) [ 000000000]
specinterface_ln11     (specinterface    ) [ 000000000]
specinterface_ln15     (specinterface    ) [ 000000000]
specinterface_ln16     (specinterface    ) [ 000000000]
temp0_0_V              (read             ) [ 000000000]
temp0_1_V              (read             ) [ 000000000]
temp0_2_V              (read             ) [ 000000000]
temp0_3_V              (read             ) [ 000000000]
temp0_4_V              (read             ) [ 000000000]
temp0_5_V              (read             ) [ 000000000]
temp0_6_V              (read             ) [ 000000000]
temp0_7_V              (read             ) [ 000000000]
temp0_8_V              (read             ) [ 000000000]
temp0_9_V              (read             ) [ 000000000]
temp0_10_V             (read             ) [ 000000000]
temp0_11_V             (read             ) [ 000000000]
temp0_12_V             (read             ) [ 000000000]
temp0_13_V             (read             ) [ 000000000]
temp0_14_V             (read             ) [ 000000000]
temp0_15_V             (read             ) [ 000000000]
zext_ln1116            (zext             ) [ 001111110]
zext_ln1116_1          (zext             ) [ 001111110]
zext_ln1116_2          (zext             ) [ 001111110]
zext_ln1116_3          (zext             ) [ 001111110]
zext_ln1116_4          (zext             ) [ 001111110]
zext_ln1116_5          (zext             ) [ 001111110]
zext_ln1116_6          (zext             ) [ 001111110]
zext_ln1116_7          (zext             ) [ 001111110]
zext_ln1116_8          (zext             ) [ 001111110]
zext_ln1116_9          (zext             ) [ 001111110]
zext_ln1116_10         (zext             ) [ 001111110]
zext_ln1116_11         (zext             ) [ 001111110]
zext_ln1116_12         (zext             ) [ 001111110]
zext_ln1116_13         (zext             ) [ 001111110]
zext_ln1116_14         (zext             ) [ 001111110]
zext_ln1116_15         (zext             ) [ 001111110]
br_ln31                (br               ) [ 011111110]
i_1                    (phi              ) [ 001000000]
icmp_ln31              (icmp             ) [ 001111110]
i                      (add              ) [ 011111110]
br_ln31                (br               ) [ 000000000]
my_input1_V_read       (read             ) [ 000000000]
trunc_ln356            (trunc            ) [ 000000000]
zext_ln1118            (zext             ) [ 000000000]
mul_ln1118             (mul              ) [ 000000000]
tmp_1                  (partselect       ) [ 000100000]
mul_ln1118_4           (mul              ) [ 000000000]
tmp_4                  (partselect       ) [ 000100000]
mul_ln1118_8           (mul              ) [ 000000000]
tmp_7                  (partselect       ) [ 000100000]
mul_ln1118_12          (mul              ) [ 000000000]
tmp_s                  (partselect       ) [ 000100000]
my_input1_V_read_1     (read             ) [ 000000000]
trunc_ln356_1          (trunc            ) [ 000000000]
and_ln                 (bitconcatenate   ) [ 000000000]
zext_ln1118_1          (zext             ) [ 000000000]
mul_ln1118_1           (mul              ) [ 000000000]
zext_ln728             (zext             ) [ 000000000]
zext_ln1192            (zext             ) [ 000000000]
add_ln1192             (add              ) [ 000000000]
tmp_2                  (partselect       ) [ 000010000]
and_ln728_1            (bitconcatenate   ) [ 000000000]
mul_ln1118_5           (mul              ) [ 000000000]
zext_ln728_2           (zext             ) [ 000000000]
zext_ln1192_3          (zext             ) [ 000000000]
add_ln1192_3           (add              ) [ 000000000]
tmp_5                  (partselect       ) [ 000010000]
and_ln728_2            (bitconcatenate   ) [ 000000000]
mul_ln1118_9           (mul              ) [ 000000000]
zext_ln728_4           (zext             ) [ 000000000]
zext_ln1192_6          (zext             ) [ 000000000]
add_ln1192_6           (add              ) [ 000000000]
tmp_8                  (partselect       ) [ 000010000]
and_ln728_3            (bitconcatenate   ) [ 000000000]
mul_ln1118_13          (mul              ) [ 000000000]
zext_ln728_6           (zext             ) [ 000000000]
zext_ln1192_9          (zext             ) [ 000000000]
add_ln1192_9           (add              ) [ 000000000]
tmp_10                 (partselect       ) [ 000010000]
my_input1_V_read_2     (read             ) [ 000000000]
trunc_ln356_2          (trunc            ) [ 000000000]
zext_ln1118_2          (zext             ) [ 000000000]
mul_ln1118_2           (mul              ) [ 000000000]
shl_ln                 (bitconcatenate   ) [ 000000000]
zext_ln728_1           (zext             ) [ 000000000]
zext_ln1192_1          (zext             ) [ 000000000]
add_ln1192_1           (add              ) [ 000000000]
tmp_3                  (partselect       ) [ 000001000]
mul_ln1118_6           (mul              ) [ 000000000]
shl_ln728_2            (bitconcatenate   ) [ 000000000]
zext_ln728_3           (zext             ) [ 000000000]
zext_ln1192_4          (zext             ) [ 000000000]
add_ln1192_4           (add              ) [ 000000000]
tmp_6                  (partselect       ) [ 000001000]
mul_ln1118_10          (mul              ) [ 000000000]
shl_ln728_4            (bitconcatenate   ) [ 000000000]
zext_ln728_5           (zext             ) [ 000000000]
zext_ln1192_7          (zext             ) [ 000000000]
add_ln1192_7           (add              ) [ 000000000]
tmp_9                  (partselect       ) [ 000001000]
mul_ln1118_14          (mul              ) [ 000000000]
shl_ln728_6            (bitconcatenate   ) [ 000000000]
zext_ln728_7           (zext             ) [ 000000000]
zext_ln1192_10         (zext             ) [ 000000000]
add_ln1192_10          (add              ) [ 000000000]
tmp_11                 (partselect       ) [ 000001000]
my_input1_V_read_3     (read             ) [ 000000000]
trunc_ln356_3          (trunc            ) [ 000000000]
zext_ln1118_3          (zext             ) [ 000000000]
mul_ln1118_3           (mul              ) [ 000000000]
shl_ln728_1            (bitconcatenate   ) [ 000000000]
zext_ln1192_2          (zext             ) [ 000000000]
add_ln1192_2           (add              ) [ 000000000]
trunc_ln708_2          (partselect       ) [ 000000000]
icmp_ln1494            (icmp             ) [ 001000100]
mul_ln1118_7           (mul              ) [ 000000000]
shl_ln728_3            (bitconcatenate   ) [ 000000000]
zext_ln1192_5          (zext             ) [ 000000000]
add_ln1192_5           (add              ) [ 000000000]
trunc_ln708_5          (partselect       ) [ 000000000]
icmp_ln1494_1          (icmp             ) [ 001000100]
mul_ln1118_11          (mul              ) [ 000000000]
shl_ln728_5            (bitconcatenate   ) [ 000000000]
zext_ln1192_8          (zext             ) [ 000000000]
add_ln1192_8           (add              ) [ 000000000]
trunc_ln708_8          (partselect       ) [ 000000000]
icmp_ln1494_2          (icmp             ) [ 001000100]
mul_ln1118_15          (mul              ) [ 000000000]
shl_ln728_7            (bitconcatenate   ) [ 000000000]
zext_ln1192_11         (zext             ) [ 000000000]
add_ln1192_11          (add              ) [ 000000000]
trunc_ln708_s          (partselect       ) [ 001000100]
icmp_ln1494_3          (icmp             ) [ 001000100]
zext_ln1118_4          (zext             ) [ 000000000]
zext_ln1118_5          (zext             ) [ 000000000]
zext_ln1118_6          (zext             ) [ 000000000]
zext_ln50              (zext             ) [ 000000000]
add_ln50               (add              ) [ 000000000]
zext_ln50_1            (zext             ) [ 000000000]
add_ln50_1             (add              ) [ 000000000]
zext_ln50_2            (zext             ) [ 000000000]
add_ln50_2             (add              ) [ 000000000]
icmp_ln52              (icmp             ) [ 000000000]
select_ln52            (select           ) [ 000000000]
zext_ln356             (zext             ) [ 000100010]
tmp                    (specregionbegin  ) [ 000000000]
speclooptripcount_ln32 (speclooptripcount) [ 000000000]
specpipeline_ln34      (specpipeline     ) [ 000000000]
write_ln55             (write            ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
br_ln31                (br               ) [ 011111110]
ret_ln58               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data0_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data0_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data0_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data0_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data0_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data0_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data0_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data0_8_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_8_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data0_9_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_9_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data0_10_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_10_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data0_11_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_11_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data0_12_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_12_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data0_13_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_13_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data0_14_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_14_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data0_15_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_15_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="my_input1_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_input1_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="my_output_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_output_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel4_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i34"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i17P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i33.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i33.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i34.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i34.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i40P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="threshold_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="34" slack="0"/>
<pin id="124" dir="0" index="1" bw="34" slack="0"/>
<pin id="125" dir="1" index="2" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="size_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp0_0_V_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_0_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="temp0_1_V_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="17" slack="0"/>
<pin id="142" dir="0" index="1" bw="17" slack="0"/>
<pin id="143" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_1_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp0_2_V_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="0" index="1" bw="17" slack="0"/>
<pin id="149" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_2_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="temp0_3_V_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="0" index="1" bw="17" slack="0"/>
<pin id="155" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_3_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="temp0_4_V_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_4_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="temp0_5_V_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="17" slack="0"/>
<pin id="166" dir="0" index="1" bw="17" slack="0"/>
<pin id="167" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_5_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="temp0_6_V_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="0"/>
<pin id="172" dir="0" index="1" bw="17" slack="0"/>
<pin id="173" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_6_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="temp0_7_V_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="0"/>
<pin id="178" dir="0" index="1" bw="17" slack="0"/>
<pin id="179" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_7_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="temp0_8_V_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="0"/>
<pin id="184" dir="0" index="1" bw="17" slack="0"/>
<pin id="185" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_8_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="temp0_9_V_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="17" slack="0"/>
<pin id="190" dir="0" index="1" bw="17" slack="0"/>
<pin id="191" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_9_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="temp0_10_V_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="0"/>
<pin id="196" dir="0" index="1" bw="17" slack="0"/>
<pin id="197" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_10_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="temp0_11_V_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="0" index="1" bw="17" slack="0"/>
<pin id="203" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_11_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="temp0_12_V_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="17" slack="0"/>
<pin id="208" dir="0" index="1" bw="17" slack="0"/>
<pin id="209" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_12_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="temp0_13_V_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="17" slack="0"/>
<pin id="214" dir="0" index="1" bw="17" slack="0"/>
<pin id="215" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_13_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="temp0_14_V_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="0"/>
<pin id="220" dir="0" index="1" bw="17" slack="0"/>
<pin id="221" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_14_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="temp0_15_V_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="17" slack="0"/>
<pin id="226" dir="0" index="1" bw="17" slack="0"/>
<pin id="227" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp0_15_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="my_input1_V_read/2 my_input1_V_read_1/3 my_input1_V_read_2/4 my_input1_V_read_3/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="40" slack="0"/>
<pin id="239" dir="0" index="2" bw="34" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_1_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln1116_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln1116_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="17" slack="0"/>
<pin id="260" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln1116_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="17" slack="0"/>
<pin id="264" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln1116_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="0"/>
<pin id="268" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln1116_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln1116_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="17" slack="0"/>
<pin id="276" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln1116_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln1116_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="17" slack="0"/>
<pin id="284" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_7/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln1116_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_8/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln1116_9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="17" slack="0"/>
<pin id="292" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_9/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln1116_10_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_10/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln1116_11_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="17" slack="0"/>
<pin id="300" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_11/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln1116_12_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_12/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln1116_13_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="0"/>
<pin id="308" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_13/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln1116_14_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_14/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln1116_15_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="17" slack="0"/>
<pin id="316" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_15/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln31_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="1"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln356_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="24" slack="0"/>
<pin id="331" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln356/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln1118_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="17" slack="0"/>
<pin id="335" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="34" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="34" slack="0"/>
<pin id="349" dir="0" index="2" bw="3" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="34" slack="0"/>
<pin id="358" dir="0" index="2" bw="3" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="34" slack="0"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="7" slack="0"/>
<pin id="369" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln356_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="24" slack="0"/>
<pin id="375" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln356_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="34" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln1118_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="0"/>
<pin id="386" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln728_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="34" slack="0"/>
<pin id="390" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="0" index="1" bw="35" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln728_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="34" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln728_1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln728_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="34" slack="0"/>
<pin id="410" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_2/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="33" slack="0"/>
<pin id="414" dir="0" index="1" bw="35" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln728_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="34" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln728_2/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln728_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="34" slack="0"/>
<pin id="430" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_4/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_8_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="33" slack="0"/>
<pin id="434" dir="0" index="1" bw="35" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln728_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="34" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln728_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln728_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="34" slack="0"/>
<pin id="450" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_6/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_10_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="33" slack="0"/>
<pin id="454" dir="0" index="1" bw="35" slack="0"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln356_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="24" slack="0"/>
<pin id="463" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln356_2/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln1118_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="0"/>
<pin id="467" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="35" slack="0"/>
<pin id="471" dir="0" index="1" bw="33" slack="1"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln728_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="35" slack="0"/>
<pin id="478" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_1/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="34" slack="0"/>
<pin id="482" dir="0" index="1" bw="36" slack="0"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="shl_ln728_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="35" slack="0"/>
<pin id="491" dir="0" index="1" bw="33" slack="1"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln728_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="35" slack="0"/>
<pin id="498" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_3/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="34" slack="0"/>
<pin id="502" dir="0" index="1" bw="36" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="0" index="3" bw="7" slack="0"/>
<pin id="505" dir="1" index="4" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="shl_ln728_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="35" slack="0"/>
<pin id="511" dir="0" index="1" bw="33" slack="1"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln728_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="35" slack="0"/>
<pin id="518" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_5/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_9_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="34" slack="0"/>
<pin id="522" dir="0" index="1" bw="36" slack="0"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="0" index="3" bw="7" slack="0"/>
<pin id="525" dir="1" index="4" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="shl_ln728_6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="35" slack="0"/>
<pin id="531" dir="0" index="1" bw="33" slack="1"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_6/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln728_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="35" slack="0"/>
<pin id="538" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_7/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="34" slack="0"/>
<pin id="542" dir="0" index="1" bw="36" slack="0"/>
<pin id="543" dir="0" index="2" bw="3" slack="0"/>
<pin id="544" dir="0" index="3" bw="7" slack="0"/>
<pin id="545" dir="1" index="4" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln356_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="24" slack="0"/>
<pin id="551" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln356_3/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln1118_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="17" slack="0"/>
<pin id="555" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="shl_ln728_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="36" slack="0"/>
<pin id="559" dir="0" index="1" bw="34" slack="1"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln708_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="34" slack="0"/>
<pin id="566" dir="0" index="1" bw="36" slack="0"/>
<pin id="567" dir="0" index="2" bw="3" slack="0"/>
<pin id="568" dir="0" index="3" bw="7" slack="0"/>
<pin id="569" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln1494_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="34" slack="0"/>
<pin id="575" dir="0" index="1" bw="34" slack="4"/>
<pin id="576" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="shl_ln728_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="36" slack="0"/>
<pin id="580" dir="0" index="1" bw="34" slack="1"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln708_5_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="34" slack="0"/>
<pin id="587" dir="0" index="1" bw="36" slack="0"/>
<pin id="588" dir="0" index="2" bw="3" slack="0"/>
<pin id="589" dir="0" index="3" bw="7" slack="0"/>
<pin id="590" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln1494_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="34" slack="0"/>
<pin id="596" dir="0" index="1" bw="34" slack="4"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="shl_ln728_5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="36" slack="0"/>
<pin id="601" dir="0" index="1" bw="34" slack="1"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_5/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="trunc_ln708_8_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="34" slack="0"/>
<pin id="608" dir="0" index="1" bw="36" slack="0"/>
<pin id="609" dir="0" index="2" bw="3" slack="0"/>
<pin id="610" dir="0" index="3" bw="7" slack="0"/>
<pin id="611" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln1494_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="34" slack="0"/>
<pin id="617" dir="0" index="1" bw="34" slack="4"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="shl_ln728_7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="36" slack="0"/>
<pin id="622" dir="0" index="1" bw="34" slack="1"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_7/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln708_s_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="34" slack="0"/>
<pin id="629" dir="0" index="1" bw="36" slack="0"/>
<pin id="630" dir="0" index="2" bw="3" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln1494_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="34" slack="0"/>
<pin id="638" dir="0" index="1" bw="34" slack="4"/>
<pin id="639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln1118_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln1118_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln1118_6_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln50_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln50_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln50_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="0"/>
<pin id="661" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln50_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln50_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln50_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="2" slack="0"/>
<pin id="676" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_2/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln52_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="0" index="1" bw="3" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln52_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="34" slack="0"/>
<pin id="688" dir="0" index="2" bw="34" slack="1"/>
<pin id="689" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln356_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="34" slack="0"/>
<pin id="694" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/6 "/>
</bind>
</comp>

<comp id="697" class="1007" name="mul_ln1118_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="17" slack="1"/>
<pin id="699" dir="0" index="1" bw="17" slack="0"/>
<pin id="700" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="703" class="1007" name="mul_ln1118_4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="17" slack="1"/>
<pin id="705" dir="0" index="1" bw="17" slack="0"/>
<pin id="706" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/2 "/>
</bind>
</comp>

<comp id="709" class="1007" name="mul_ln1118_8_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="17" slack="1"/>
<pin id="711" dir="0" index="1" bw="17" slack="0"/>
<pin id="712" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_8/2 "/>
</bind>
</comp>

<comp id="715" class="1007" name="mul_ln1118_12_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="17" slack="1"/>
<pin id="717" dir="0" index="1" bw="17" slack="0"/>
<pin id="718" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_12/2 "/>
</bind>
</comp>

<comp id="721" class="1007" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="17" slack="2"/>
<pin id="723" dir="0" index="1" bw="17" slack="0"/>
<pin id="724" dir="0" index="2" bw="34" slack="0"/>
<pin id="725" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/3 zext_ln1192/3 add_ln1192/3 "/>
</bind>
</comp>

<comp id="729" class="1007" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="17" slack="2"/>
<pin id="731" dir="0" index="1" bw="17" slack="0"/>
<pin id="732" dir="0" index="2" bw="34" slack="0"/>
<pin id="733" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_5/3 zext_ln1192_3/3 add_ln1192_3/3 "/>
</bind>
</comp>

<comp id="737" class="1007" name="grp_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="17" slack="2"/>
<pin id="739" dir="0" index="1" bw="17" slack="0"/>
<pin id="740" dir="0" index="2" bw="34" slack="0"/>
<pin id="741" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_9/3 zext_ln1192_6/3 add_ln1192_6/3 "/>
</bind>
</comp>

<comp id="745" class="1007" name="grp_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="17" slack="2"/>
<pin id="747" dir="0" index="1" bw="17" slack="0"/>
<pin id="748" dir="0" index="2" bw="34" slack="0"/>
<pin id="749" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_13/3 zext_ln1192_9/3 add_ln1192_9/3 "/>
</bind>
</comp>

<comp id="753" class="1007" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="17" slack="3"/>
<pin id="755" dir="0" index="1" bw="17" slack="0"/>
<pin id="756" dir="0" index="2" bw="35" slack="0"/>
<pin id="757" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_2/4 zext_ln1192_1/4 add_ln1192_1/4 "/>
</bind>
</comp>

<comp id="761" class="1007" name="grp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="17" slack="3"/>
<pin id="763" dir="0" index="1" bw="17" slack="0"/>
<pin id="764" dir="0" index="2" bw="35" slack="0"/>
<pin id="765" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_6/4 zext_ln1192_4/4 add_ln1192_4/4 "/>
</bind>
</comp>

<comp id="769" class="1007" name="grp_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="3"/>
<pin id="771" dir="0" index="1" bw="17" slack="0"/>
<pin id="772" dir="0" index="2" bw="35" slack="0"/>
<pin id="773" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_10/4 zext_ln1192_7/4 add_ln1192_7/4 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="3"/>
<pin id="779" dir="0" index="1" bw="17" slack="0"/>
<pin id="780" dir="0" index="2" bw="35" slack="0"/>
<pin id="781" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_14/4 zext_ln1192_10/4 add_ln1192_10/4 "/>
</bind>
</comp>

<comp id="785" class="1007" name="grp_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="17" slack="4"/>
<pin id="787" dir="0" index="1" bw="17" slack="0"/>
<pin id="788" dir="0" index="2" bw="36" slack="0"/>
<pin id="789" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_3/5 zext_ln1192_2/5 add_ln1192_2/5 "/>
</bind>
</comp>

<comp id="793" class="1007" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="17" slack="4"/>
<pin id="795" dir="0" index="1" bw="17" slack="0"/>
<pin id="796" dir="0" index="2" bw="36" slack="0"/>
<pin id="797" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_7/5 zext_ln1192_5/5 add_ln1192_5/5 "/>
</bind>
</comp>

<comp id="801" class="1007" name="grp_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="17" slack="4"/>
<pin id="803" dir="0" index="1" bw="17" slack="0"/>
<pin id="804" dir="0" index="2" bw="36" slack="0"/>
<pin id="805" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_11/5 zext_ln1192_8/5 add_ln1192_8/5 "/>
</bind>
</comp>

<comp id="809" class="1007" name="grp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="17" slack="4"/>
<pin id="811" dir="0" index="1" bw="17" slack="0"/>
<pin id="812" dir="0" index="2" bw="36" slack="0"/>
<pin id="813" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_15/5 zext_ln1192_11/5 add_ln1192_11/5 "/>
</bind>
</comp>

<comp id="817" class="1005" name="threshold_V_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="34" slack="4"/>
<pin id="819" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="threshold_V_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="size_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="zext_ln1116_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="34" slack="1"/>
<pin id="832" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="835" class="1005" name="zext_ln1116_1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="34" slack="2"/>
<pin id="837" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1116_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="zext_ln1116_2_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="34" slack="3"/>
<pin id="842" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1116_2 "/>
</bind>
</comp>

<comp id="845" class="1005" name="zext_ln1116_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="34" slack="4"/>
<pin id="847" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1116_3 "/>
</bind>
</comp>

<comp id="850" class="1005" name="zext_ln1116_4_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="34" slack="1"/>
<pin id="852" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116_4 "/>
</bind>
</comp>

<comp id="855" class="1005" name="zext_ln1116_5_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="34" slack="2"/>
<pin id="857" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1116_5 "/>
</bind>
</comp>

<comp id="860" class="1005" name="zext_ln1116_6_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="34" slack="3"/>
<pin id="862" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1116_6 "/>
</bind>
</comp>

<comp id="865" class="1005" name="zext_ln1116_7_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="34" slack="4"/>
<pin id="867" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1116_7 "/>
</bind>
</comp>

<comp id="870" class="1005" name="zext_ln1116_8_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="34" slack="1"/>
<pin id="872" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116_8 "/>
</bind>
</comp>

<comp id="875" class="1005" name="zext_ln1116_9_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="34" slack="2"/>
<pin id="877" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1116_9 "/>
</bind>
</comp>

<comp id="880" class="1005" name="zext_ln1116_10_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="34" slack="3"/>
<pin id="882" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1116_10 "/>
</bind>
</comp>

<comp id="885" class="1005" name="zext_ln1116_11_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="34" slack="4"/>
<pin id="887" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1116_11 "/>
</bind>
</comp>

<comp id="890" class="1005" name="zext_ln1116_12_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="34" slack="1"/>
<pin id="892" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116_12 "/>
</bind>
</comp>

<comp id="895" class="1005" name="zext_ln1116_13_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="34" slack="2"/>
<pin id="897" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1116_13 "/>
</bind>
</comp>

<comp id="900" class="1005" name="zext_ln1116_14_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="34" slack="3"/>
<pin id="902" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1116_14 "/>
</bind>
</comp>

<comp id="905" class="1005" name="zext_ln1116_15_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="34" slack="4"/>
<pin id="907" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1116_15 "/>
</bind>
</comp>

<comp id="910" class="1005" name="icmp_ln31_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="914" class="1005" name="i_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_4_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_7_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_s_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp_2_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="33" slack="1"/>
<pin id="941" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_5_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="33" slack="1"/>
<pin id="946" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_8_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="33" slack="1"/>
<pin id="951" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_10_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="33" slack="1"/>
<pin id="956" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="34" slack="1"/>
<pin id="961" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_6_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="34" slack="1"/>
<pin id="966" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_9_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="34" slack="1"/>
<pin id="971" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_11_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="34" slack="1"/>
<pin id="976" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="979" class="1005" name="icmp_ln1494_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="984" class="1005" name="icmp_ln1494_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="icmp_ln1494_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="trunc_ln708_s_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="34" slack="1"/>
<pin id="996" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="999" class="1005" name="icmp_ln1494_3_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_3 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="zext_ln356_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="40" slack="1"/>
<pin id="1006" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln356 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="78" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="78" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="78" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="78" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="78" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="78" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="78" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="78" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="78" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="108" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="134" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="140" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="146" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="152" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="158" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="164" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="170" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="176" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="182" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="188" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="194" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="200" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="206" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="212" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="218" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="224" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="247" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="247" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="230" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="82" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="84" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="86" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="86" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="84" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="86" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="376"><net_src comp="230" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="88" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="90" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="373" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="92" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="84" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="94" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="90" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="92" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="94" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="90" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="90" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="464"><net_src comp="230" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="96" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="90" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="98" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="100" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="90" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="98" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="100" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="514"><net_src comp="96" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="84" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="100" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="534"><net_src comp="96" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="90" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="98" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="84" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="548"><net_src comp="100" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="552"><net_src comp="230" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="102" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="84" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="572"><net_src comp="100" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="564" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="102" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="90" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="98" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="84" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="593"><net_src comp="100" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="585" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="102" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="90" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="84" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="614"><net_src comp="100" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="606" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="102" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="90" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="98" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="84" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="657"><net_src comp="641" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="644" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="650" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="647" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="659" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="106" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="701"><net_src comp="333" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="702"><net_src comp="697" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="707"><net_src comp="333" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="708"><net_src comp="703" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="713"><net_src comp="333" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="714"><net_src comp="709" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="719"><net_src comp="333" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="720"><net_src comp="715" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="726"><net_src comp="384" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="388" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="728"><net_src comp="721" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="734"><net_src comp="384" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="408" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="736"><net_src comp="729" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="742"><net_src comp="384" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="428" pin="1"/><net_sink comp="737" pin=2"/></net>

<net id="744"><net_src comp="737" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="750"><net_src comp="384" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="751"><net_src comp="448" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="752"><net_src comp="745" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="758"><net_src comp="465" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="476" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="760"><net_src comp="753" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="766"><net_src comp="465" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="767"><net_src comp="496" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="768"><net_src comp="761" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="774"><net_src comp="465" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="516" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="776"><net_src comp="769" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="782"><net_src comp="465" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="536" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="784"><net_src comp="777" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="790"><net_src comp="553" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="557" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="792"><net_src comp="785" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="798"><net_src comp="553" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="799"><net_src comp="578" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="800"><net_src comp="793" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="806"><net_src comp="553" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="807"><net_src comp="599" pin="3"/><net_sink comp="801" pin=2"/></net>

<net id="808"><net_src comp="801" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="814"><net_src comp="553" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="620" pin="3"/><net_sink comp="809" pin=2"/></net>

<net id="816"><net_src comp="809" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="820"><net_src comp="122" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="828"><net_src comp="128" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="833"><net_src comp="254" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="838"><net_src comp="258" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="843"><net_src comp="262" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="848"><net_src comp="266" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="853"><net_src comp="270" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="858"><net_src comp="274" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="863"><net_src comp="278" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="868"><net_src comp="282" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="873"><net_src comp="286" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="878"><net_src comp="290" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="883"><net_src comp="294" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="888"><net_src comp="298" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="893"><net_src comp="302" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="898"><net_src comp="306" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="903"><net_src comp="310" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="908"><net_src comp="314" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="913"><net_src comp="318" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="323" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="922"><net_src comp="337" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="927"><net_src comp="346" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="932"><net_src comp="355" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="937"><net_src comp="364" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="942"><net_src comp="392" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="947"><net_src comp="412" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="952"><net_src comp="432" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="957"><net_src comp="452" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="962"><net_src comp="480" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="967"><net_src comp="500" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="972"><net_src comp="520" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="977"><net_src comp="540" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="982"><net_src comp="573" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="987"><net_src comp="594" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="992"><net_src comp="615" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="997"><net_src comp="627" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="1002"><net_src comp="636" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1007"><net_src comp="692" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="236" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: my_output_V | {7 }
 - Input state : 
	Port: myFuncAccel4 : size | {1 }
	Port: myFuncAccel4 : threshold_V | {1 }
	Port: myFuncAccel4 : data0_0_V | {1 }
	Port: myFuncAccel4 : data0_1_V | {1 }
	Port: myFuncAccel4 : data0_2_V | {1 }
	Port: myFuncAccel4 : data0_3_V | {1 }
	Port: myFuncAccel4 : data0_4_V | {1 }
	Port: myFuncAccel4 : data0_5_V | {1 }
	Port: myFuncAccel4 : data0_6_V | {1 }
	Port: myFuncAccel4 : data0_7_V | {1 }
	Port: myFuncAccel4 : data0_8_V | {1 }
	Port: myFuncAccel4 : data0_9_V | {1 }
	Port: myFuncAccel4 : data0_10_V | {1 }
	Port: myFuncAccel4 : data0_11_V | {1 }
	Port: myFuncAccel4 : data0_12_V | {1 }
	Port: myFuncAccel4 : data0_13_V | {1 }
	Port: myFuncAccel4 : data0_14_V | {1 }
	Port: myFuncAccel4 : data0_15_V | {1 }
	Port: myFuncAccel4 : my_input1_V | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln31 : 1
		i : 1
		br_ln31 : 2
		zext_ln1118 : 1
		mul_ln1118 : 2
		tmp_1 : 3
		mul_ln1118_4 : 2
		tmp_4 : 3
		mul_ln1118_8 : 2
		tmp_7 : 3
		mul_ln1118_12 : 2
		tmp_s : 3
	State 3
		zext_ln1118_1 : 1
		mul_ln1118_1 : 2
		zext_ln728 : 1
		zext_ln1192 : 3
		add_ln1192 : 4
		tmp_2 : 5
		mul_ln1118_5 : 2
		zext_ln728_2 : 1
		zext_ln1192_3 : 3
		add_ln1192_3 : 4
		tmp_5 : 5
		mul_ln1118_9 : 2
		zext_ln728_4 : 1
		zext_ln1192_6 : 3
		add_ln1192_6 : 4
		tmp_8 : 5
		mul_ln1118_13 : 2
		zext_ln728_6 : 1
		zext_ln1192_9 : 3
		add_ln1192_9 : 4
		tmp_10 : 5
	State 4
		zext_ln1118_2 : 1
		mul_ln1118_2 : 2
		zext_ln728_1 : 1
		zext_ln1192_1 : 3
		add_ln1192_1 : 4
		tmp_3 : 5
		mul_ln1118_6 : 2
		zext_ln728_3 : 1
		zext_ln1192_4 : 3
		add_ln1192_4 : 4
		tmp_6 : 5
		mul_ln1118_10 : 2
		zext_ln728_5 : 1
		zext_ln1192_7 : 3
		add_ln1192_7 : 4
		tmp_9 : 5
		mul_ln1118_14 : 2
		zext_ln728_7 : 1
		zext_ln1192_10 : 3
		add_ln1192_10 : 4
		tmp_11 : 5
	State 5
		zext_ln1118_3 : 1
		mul_ln1118_3 : 2
		zext_ln1192_2 : 3
		add_ln1192_2 : 4
		trunc_ln708_2 : 5
		icmp_ln1494 : 6
		mul_ln1118_7 : 2
		zext_ln1192_5 : 3
		add_ln1192_5 : 4
		trunc_ln708_5 : 5
		icmp_ln1494_1 : 6
		mul_ln1118_11 : 2
		zext_ln1192_8 : 3
		add_ln1192_8 : 4
		trunc_ln708_8 : 5
		icmp_ln1494_2 : 6
		mul_ln1118_15 : 2
		zext_ln1192_11 : 3
		add_ln1192_11 : 4
		trunc_ln708_s : 5
		icmp_ln1494_3 : 6
	State 6
		add_ln50 : 1
		zext_ln50_1 : 2
		add_ln50_1 : 1
		zext_ln50_2 : 2
		add_ln50_2 : 3
		icmp_ln52 : 4
		select_ln52 : 5
		zext_ln356 : 6
		write_ln55 : 7
	State 7
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln31_fu_318       |    0    |    0    |    18   |
|          |      icmp_ln1494_fu_573      |    0    |    0    |    21   |
|   icmp   |     icmp_ln1494_1_fu_594     |    0    |    0    |    21   |
|          |     icmp_ln1494_2_fu_615     |    0    |    0    |    21   |
|          |     icmp_ln1494_3_fu_636     |    0    |    0    |    21   |
|          |       icmp_ln52_fu_679       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |           i_fu_323           |    0    |    0    |    39   |
|    add   |        add_ln50_fu_653       |    0    |    0    |    10   |
|          |       add_ln50_1_fu_663      |    0    |    0    |    10   |
|          |       add_ln50_2_fu_673      |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln52_fu_685      |    0    |    0    |    34   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_721          |    1    |    0    |    0    |
|          |          grp_fu_729          |    1    |    0    |    0    |
|          |          grp_fu_737          |    1    |    0    |    0    |
|          |          grp_fu_745          |    1    |    0    |    0    |
|          |          grp_fu_753          |    1    |    0    |    0    |
|  muladd  |          grp_fu_761          |    1    |    0    |    0    |
|          |          grp_fu_769          |    1    |    0    |    0    |
|          |          grp_fu_777          |    1    |    0    |    0    |
|          |          grp_fu_785          |    1    |    0    |    0    |
|          |          grp_fu_793          |    1    |    0    |    0    |
|          |          grp_fu_801          |    1    |    0    |    0    |
|          |          grp_fu_809          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln1118_fu_697      |    1    |    0    |    0    |
|    mul   |      mul_ln1118_4_fu_703     |    1    |    0    |    0    |
|          |      mul_ln1118_8_fu_709     |    1    |    0    |    0    |
|          |     mul_ln1118_12_fu_715     |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | threshold_V_read_read_fu_122 |    0    |    0    |    0    |
|          |     size_read_read_fu_128    |    0    |    0    |    0    |
|          |     temp0_0_V_read_fu_134    |    0    |    0    |    0    |
|          |     temp0_1_V_read_fu_140    |    0    |    0    |    0    |
|          |     temp0_2_V_read_fu_146    |    0    |    0    |    0    |
|          |     temp0_3_V_read_fu_152    |    0    |    0    |    0    |
|          |     temp0_4_V_read_fu_158    |    0    |    0    |    0    |
|          |     temp0_5_V_read_fu_164    |    0    |    0    |    0    |
|          |     temp0_6_V_read_fu_170    |    0    |    0    |    0    |
|   read   |     temp0_7_V_read_fu_176    |    0    |    0    |    0    |
|          |     temp0_8_V_read_fu_182    |    0    |    0    |    0    |
|          |     temp0_9_V_read_fu_188    |    0    |    0    |    0    |
|          |    temp0_10_V_read_fu_194    |    0    |    0    |    0    |
|          |    temp0_11_V_read_fu_200    |    0    |    0    |    0    |
|          |    temp0_12_V_read_fu_206    |    0    |    0    |    0    |
|          |    temp0_13_V_read_fu_212    |    0    |    0    |    0    |
|          |    temp0_14_V_read_fu_218    |    0    |    0    |    0    |
|          |    temp0_15_V_read_fu_224    |    0    |    0    |    0    |
|          |        grp_read_fu_230       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_236       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln1116_fu_254      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_258     |    0    |    0    |    0    |
|          |     zext_ln1116_2_fu_262     |    0    |    0    |    0    |
|          |     zext_ln1116_3_fu_266     |    0    |    0    |    0    |
|          |     zext_ln1116_4_fu_270     |    0    |    0    |    0    |
|          |     zext_ln1116_5_fu_274     |    0    |    0    |    0    |
|          |     zext_ln1116_6_fu_278     |    0    |    0    |    0    |
|          |     zext_ln1116_7_fu_282     |    0    |    0    |    0    |
|          |     zext_ln1116_8_fu_286     |    0    |    0    |    0    |
|          |     zext_ln1116_9_fu_290     |    0    |    0    |    0    |
|          |     zext_ln1116_10_fu_294    |    0    |    0    |    0    |
|          |     zext_ln1116_11_fu_298    |    0    |    0    |    0    |
|          |     zext_ln1116_12_fu_302    |    0    |    0    |    0    |
|          |     zext_ln1116_13_fu_306    |    0    |    0    |    0    |
|          |     zext_ln1116_14_fu_310    |    0    |    0    |    0    |
|          |     zext_ln1116_15_fu_314    |    0    |    0    |    0    |
|          |      zext_ln1118_fu_333      |    0    |    0    |    0    |
|   zext   |     zext_ln1118_1_fu_384     |    0    |    0    |    0    |
|          |       zext_ln728_fu_388      |    0    |    0    |    0    |
|          |      zext_ln728_2_fu_408     |    0    |    0    |    0    |
|          |      zext_ln728_4_fu_428     |    0    |    0    |    0    |
|          |      zext_ln728_6_fu_448     |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_465     |    0    |    0    |    0    |
|          |      zext_ln728_1_fu_476     |    0    |    0    |    0    |
|          |      zext_ln728_3_fu_496     |    0    |    0    |    0    |
|          |      zext_ln728_5_fu_516     |    0    |    0    |    0    |
|          |      zext_ln728_7_fu_536     |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_553     |    0    |    0    |    0    |
|          |     zext_ln1118_4_fu_641     |    0    |    0    |    0    |
|          |     zext_ln1118_5_fu_644     |    0    |    0    |    0    |
|          |     zext_ln1118_6_fu_647     |    0    |    0    |    0    |
|          |       zext_ln50_fu_650       |    0    |    0    |    0    |
|          |      zext_ln50_1_fu_659      |    0    |    0    |    0    |
|          |      zext_ln50_2_fu_669      |    0    |    0    |    0    |
|          |       zext_ln356_fu_692      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln356_fu_329      |    0    |    0    |    0    |
|   trunc  |     trunc_ln356_1_fu_373     |    0    |    0    |    0    |
|          |     trunc_ln356_2_fu_461     |    0    |    0    |    0    |
|          |     trunc_ln356_3_fu_549     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_337         |    0    |    0    |    0    |
|          |         tmp_4_fu_346         |    0    |    0    |    0    |
|          |         tmp_7_fu_355         |    0    |    0    |    0    |
|          |         tmp_s_fu_364         |    0    |    0    |    0    |
|          |         tmp_2_fu_392         |    0    |    0    |    0    |
|          |         tmp_5_fu_412         |    0    |    0    |    0    |
|          |         tmp_8_fu_432         |    0    |    0    |    0    |
|partselect|         tmp_10_fu_452        |    0    |    0    |    0    |
|          |         tmp_3_fu_480         |    0    |    0    |    0    |
|          |         tmp_6_fu_500         |    0    |    0    |    0    |
|          |         tmp_9_fu_520         |    0    |    0    |    0    |
|          |         tmp_11_fu_540        |    0    |    0    |    0    |
|          |     trunc_ln708_2_fu_564     |    0    |    0    |    0    |
|          |     trunc_ln708_5_fu_585     |    0    |    0    |    0    |
|          |     trunc_ln708_8_fu_606     |    0    |    0    |    0    |
|          |     trunc_ln708_s_fu_627     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         and_ln_fu_377        |    0    |    0    |    0    |
|          |      and_ln728_1_fu_401      |    0    |    0    |    0    |
|          |      and_ln728_2_fu_421      |    0    |    0    |    0    |
|          |      and_ln728_3_fu_441      |    0    |    0    |    0    |
|          |         shl_ln_fu_469        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln728_2_fu_489      |    0    |    0    |    0    |
|          |      shl_ln728_4_fu_509      |    0    |    0    |    0    |
|          |      shl_ln728_6_fu_529      |    0    |    0    |    0    |
|          |      shl_ln728_1_fu_557      |    0    |    0    |    0    |
|          |      shl_ln728_3_fu_578      |    0    |    0    |    0    |
|          |      shl_ln728_5_fu_599      |    0    |    0    |    0    |
|          |      shl_ln728_7_fu_620      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |    0    |   214   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_243      |   32   |
|        i_reg_914       |   32   |
|  icmp_ln1494_1_reg_984 |    1   |
|  icmp_ln1494_2_reg_989 |    1   |
|  icmp_ln1494_3_reg_999 |    1   |
|   icmp_ln1494_reg_979  |    1   |
|    icmp_ln31_reg_910   |    1   |
|    size_read_reg_825   |   32   |
|threshold_V_read_reg_817|   34   |
|     tmp_10_reg_954     |   33   |
|     tmp_11_reg_974     |   34   |
|      tmp_1_reg_919     |   32   |
|      tmp_2_reg_939     |   33   |
|      tmp_3_reg_959     |   34   |
|      tmp_4_reg_924     |   32   |
|      tmp_5_reg_944     |   33   |
|      tmp_6_reg_964     |   34   |
|      tmp_7_reg_929     |   32   |
|      tmp_8_reg_949     |   33   |
|      tmp_9_reg_969     |   34   |
|      tmp_s_reg_934     |   32   |
|  trunc_ln708_s_reg_994 |   34   |
| zext_ln1116_10_reg_880 |   34   |
| zext_ln1116_11_reg_885 |   34   |
| zext_ln1116_12_reg_890 |   34   |
| zext_ln1116_13_reg_895 |   34   |
| zext_ln1116_14_reg_900 |   34   |
| zext_ln1116_15_reg_905 |   34   |
|  zext_ln1116_1_reg_835 |   34   |
|  zext_ln1116_2_reg_840 |   34   |
|  zext_ln1116_3_reg_845 |   34   |
|  zext_ln1116_4_reg_850 |   34   |
|  zext_ln1116_5_reg_855 |   34   |
|  zext_ln1116_6_reg_860 |   34   |
|  zext_ln1116_7_reg_865 |   34   |
|  zext_ln1116_8_reg_870 |   34   |
|  zext_ln1116_9_reg_875 |   34   |
|   zext_ln1116_reg_830  |   34   |
|   zext_ln356_reg_1004  |   40   |
+------------------------+--------+
|          Total         |  1149  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_236 |  p2  |   2  |  34  |   68   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   68   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   214  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |  1149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    1   |  1149  |   223  |
+-----------+--------+--------+--------+--------+
