
         Lattice Mapping Report File for Design Module 'topshiftRL00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     shifters00_shifters00.ngd -o shifters00_shifters00_map.ncd -pr
     shifters00_shifters00.prf -mp shifters00_shifters00.mrp -lpf D:/Sexto_Semes
     tre/Arquitectura_Computadora/projectMachXO2/shifters/shifters00/shifters00_
     shifters00_synplify.lpf -lpf D:/Sexto_Semestre/Arquitectura_Computadora/pro
     jectMachXO2/shifters/shifters00.lpf -c 0 -gui -msgset D:/Sexto_Semestre/Arq
     uitectura_Computadora/projectMachXO2/shifters/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  02/26/19  15:03:27

Design Summary
--------------

   Number of registers:    166 out of  7209 (2%)
      PFU registers:          166 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       109 out of  3432 (3%)
      SLICEs as Logic/ROM:    109 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         23 out of  3432 (1%)
   Number of LUT4s:        218 out of  6864 (3%)
      Number used as logic LUTs:        172
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 30 + 4(JTAG) out of 115 (30%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net SRL00.sclk_0: 84 loads, 84 rising, 0 falling (Driver:

                                    Page 1




Design:  topshiftRL00                                  Date:  02/26/19  15:03:27

Design Summary (cont)
---------------------
     SRL00/OS00/OSCInst0 )
   Number of Clock Enables:  9
     Net SRL08/un5_contador_cry_3_0_RNIBULA1: 4 loads, 4 LSLICEs
     Net SRL08/un5_contador_cry_3_0_RNIK7K21: 4 loads, 4 LSLICEs
     Net un1_outdiv_0_sqmuxa_1_2_RNII84R: 40 loads, 40 LSLICEs
     Net SRL07/un5_contador_cry_3_0_RNIA2RI1: 4 loads, 4 LSLICEs
     Net SRL07/un5_contador_cry_3_0_RNIJBPA1: 4 loads, 4 LSLICEs
     Net SRL06/un5_contador_cry_3_0_RNI960B1: 4 loads, 4 LSLICEs
     Net SRL06/un5_contador_cry_3_0_RNIIFU21: 4 loads, 4 LSLICEs
     Net SRL05/un5_contador_cry_3_0_RNI8A5J1: 4 loads, 4 LSLICEs
     Net SRL05/un5_contador_cry_3_0_RNIHJ3B1: 4 loads, 4 LSLICEs
   Number of LSRs:  2
     Net un1_outdiv_0_sqmuxa_1_2_RNI9V531: 40 loads, 40 LSLICEs
     Net SRL00/OS01/un1_sdiv69_RNI19L51: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net en0_c: 67 loads
     Net un1_outdiv_0_sqmuxa_1_2_RNII84R: 49 loads
     Net un1_outdiv_0_sqmuxa_1_2_RNI9V531: 40 loads
     Net sel_c[2]: 32 loads
     Net sel_c[1]: 16 loads
     Net barrelP_c[0]: 11 loads
     Net SRL00/OS01/un1_sdiv69_RNI19L51: 11 loads
     Net ins0_c[1]: 8 loads
     Net ins0_c[2]: 8 loads
     Net ins0_c[3]: 8 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  topshiftRL00                                  Date:  02/26/19  15:03:27

IO (PIO) Attributes (cont)
--------------------------
| outs0[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| barrelP[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| barrelP[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| barrelP[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| barrelP[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[7]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[6]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[5]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.

                                    Page 3




Design:  topshiftRL00                                  Date:  02/26/19  15:03:27

Removed logic (cont)
--------------------
Block GND undriven or does not drive anything - clipped.
Block SRL00/GND undriven or does not drive anything - clipped.
Block SRL00/VCC undriven or does not drive anything - clipped.
Block SRL00/OS00/VCC undriven or does not drive anything - clipped.
Block SRL00/OS01/VCC undriven or does not drive anything - clipped.
Block SRL01/GND undriven or does not drive anything - clipped.
Block SRL01/VCC undriven or does not drive anything - clipped.
Block SRL02/GND undriven or does not drive anything - clipped.
Block SRL02/VCC undriven or does not drive anything - clipped.
Block SRL03/GND undriven or does not drive anything - clipped.
Block SRL03/VCC undriven or does not drive anything - clipped.
Block SRL04/GND undriven or does not drive anything - clipped.
Block SRL04/VCC undriven or does not drive anything - clipped.
Block SRL05/VCC undriven or does not drive anything - clipped.
Block SRL06/VCC undriven or does not drive anything - clipped.
Block SRL07/VCC undriven or does not drive anything - clipped.
Block SRL08/VCC undriven or does not drive anything - clipped.
Signal SRL00/OS00/GND undriven or does not drive anything - clipped.
Signal SRL00/OS01/GND undriven or does not drive anything - clipped.
Signal SRL05/GND undriven or does not drive anything - clipped.
Signal SRL06/GND undriven or does not drive anything - clipped.
Signal SRL07/GND undriven or does not drive anything - clipped.
Signal SRL08/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal SRL00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal SRL00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal SRL00/OS01/N_1 undriven or does not drive anything - clipped.
Signal SRL00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal SRL05/un5_contador_cry_1_0_S1 undriven or does not drive anything -
     clipped.
Signal SRL05/un5_contador_cry_1_0_S0 undriven or does not drive anything -
     clipped.
Signal SRL05/un5_contador_cry_3_0_S0 undriven or does not drive anything -
     clipped.
Signal SRL05/un5_contador_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal SRL05/un5_contador_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal SRL05/un5_contador_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal SRL05/N_1 undriven or does not drive anything - clipped.
Signal SRL06/un5_contador_cry_0_0_S1_1 undriven or does not drive anything -
     clipped.
Signal SRL06/un5_contador_cry_0_0_S0_1 undriven or does not drive anything -
     clipped.
Signal SRL06/N_1 undriven or does not drive anything - clipped.
Signal SRL06/un5_contador_cry_1_0_S1_1 undriven or does not drive anything -
     clipped.
Signal SRL06/un5_contador_cry_1_0_S0_1 undriven or does not drive anything -
     clipped.
Signal SRL06/un5_contador_cry_3_0_S0_1 undriven or does not drive anything -
     clipped.
Signal SRL06/un5_contador_cry_3_0_COUT_1 undriven or does not drive anything -

                                    Page 4




Design:  topshiftRL00                                  Date:  02/26/19  15:03:27

Removed logic (cont)
--------------------
     clipped.
Signal SRL07/un5_contador_cry_0_0_S1_0 undriven or does not drive anything -
     clipped.
Signal SRL07/un5_contador_cry_0_0_S0_0 undriven or does not drive anything -
     clipped.
Signal SRL07/N_1 undriven or does not drive anything - clipped.
Signal SRL07/un5_contador_cry_1_0_S1_0 undriven or does not drive anything -
     clipped.
Signal SRL07/un5_contador_cry_1_0_S0_0 undriven or does not drive anything -
     clipped.
Signal SRL07/un5_contador_cry_3_0_S0_0 undriven or does not drive anything -
     clipped.
Signal SRL07/un5_contador_cry_3_0_COUT_0 undriven or does not drive anything -
     clipped.
Signal SRL08/un5_contador_cry_0_0_S1_2 undriven or does not drive anything -
     clipped.
Signal SRL08/un5_contador_cry_0_0_S0_2 undriven or does not drive anything -
     clipped.
Signal SRL08/N_1 undriven or does not drive anything - clipped.
Signal SRL08/un5_contador_cry_1_0_S1_2 undriven or does not drive anything -
     clipped.
Signal SRL08/un5_contador_cry_1_0_S0_2 undriven or does not drive anything -
     clipped.
Signal SRL08/un5_contador_cry_3_0_S0_2 undriven or does not drive anything -
     clipped.
Signal SRL08/un5_contador_cry_3_0_COUT_2 undriven or does not drive anything -
     clipped.
Block SRL00/OS00/GND was optimized away.
Block SRL00/OS01/GND was optimized away.
Block SRL05/GND was optimized away.
Block SRL06/GND was optimized away.
Block SRL07/GND was optimized away.
Block SRL08/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                SRL00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     SRL00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: SRL00/OS00/OSCInst0
         Type: OSCH


                                    Page 5




Design:  topshiftRL00                                  Date:  02/26/19  15:03:27

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        




















































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
