$date
	Wed Apr 11 20:04:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB $end
$var wire 1 ! Q $end
$var wire 1 " A $end
$scope module Not_1 $end
$var wire 1 " A $end
$var reg 1 ! Q $end
$var real 1 # Capacitance $end
$var integer 32 $ Counter [31:0] $end
$var real 1 % Power $end
$var integer 32 & Voltage [31:0] $end
$upscope $end
$scope module Tester_1 $end
$var reg 1 " A $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 &
r0 %
b0 $
r5e-011 #
0"
x!
$end
#5500
r1.25e-009 %
b1 $
1!
#10000
1"
#15500
r2.5e-009 %
b10 $
0!
#20000
