# ECEcompArch
CPU design in verilog
