{"vcs1":{"timestamp_begin":1759218052.216410441, "rt":0.91, "ut":0.34, "st":0.14}}
{"vcselab":{"timestamp_begin":1759218053.182888286, "rt":0.61, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759218053.831485731, "rt":0.20, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759218051.924045922}
{"VCS_COMP_START_TIME": 1759218051.924045922}
{"VCS_COMP_END_TIME": 1759218054.953009781}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0+FSDB_ALL +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 370972}}
{"vcselab": {"peak_mem": 246336}}
