INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lab12/lab12.srcs/sources_1/new/tapLine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tapLine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lab12/lab12.srcs/sources_1/new/u_tap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lab12/lab12.srcs/sim_1/new/tb_lab12.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab12
