# ðŸš€ About Me

Hey there! I'm on an exciting journey in the world of Digital VLSI, where I'm on a mission to engineer the future of integrated circuits. My passion lies in creating revolutionary solutions and pushing the boundaries of digital VLSI design.

## ðŸ“š Education
- **Master of Science in Computer Engineering** (May 2024)  
  Arizona State University, Tempe, AZ

- **Bachelor of Engineering in Medical Electronics** (May 2022)  
  B.M.S College of Engineering, Bangalore, India

## ðŸ’» Technical Expertise
- **EDA Tools:** Cadence, Xilinx, QuartusPrime
- **Programming Languages:** Verilog, System Verilog, C
- **Computer Architecture:** RISC-V, ARM

## ðŸ”§ Projects
- **FPGA Implementation of a Ring Oscillator Physical Unclonable Function**
- **Design and Implementation of Graph Convolution Network Hardware Accelerator**
- **ASIC implementation of 8-bit 16x16 systolic array**
- **Custom Design and Verification of 4-bit Full Adder**

Feel free to reach out to me on [LinkedIn](https://www.linkedin.com/in/sidhartha-g) or via email at sidharthagiridhar@gmail.com for any discussions or collaborations related to Digital VLSI or any related endeavors.




