#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Mon Jan 25 13:14:27 2021
# Process ID: 1008
# Current directory: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5572 C:\Users\lukem\Desktop\FPGA_Pong v2.4 - FINAL\FPGA_Pong.xpr
# Log file: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL/vivado.log
# Journal file: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL/FPGA_Pong.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/lukem/Desktop/FPGA_Pong v2.3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.438 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon Jan 25 13:18:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL/FPGA_Pong.runs/synth_1/runme.log
[Mon Jan 25 13:18:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jan 25 13:21:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL/FPGA_Pong.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1257.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1959.547 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1959.547 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2104.492 ; gain = 1079.055
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jan 25 15:17:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL/FPGA_Pong.runs/synth_1/runme.log
[Mon Jan 25 15:17:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.4 - FINAL/FPGA_Pong.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 25 15:37:01 2021...
