$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Thu Mar 11 10:27:40 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module nand2gate_vhd_vec_tst $end
$var wire 1 ! inport0 $end
$var wire 1 " inport1 $end
$var wire 1 # outport $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_inport0 $end
$var wire 1 . ww_inport1 $end
$var wire 1 / ww_outport $end
$var wire 1 0 \outport~output_o\ $end
$var wire 1 1 \inport0~input_o\ $end
$var wire 1 2 \inport1~input_o\ $end
$var wire 1 3 \and_gate|outport~combout\ $end
$var wire 1 4 \and_gate|ALT_INV_outport~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
1/
10
01
02
03
14
$end
#100000
1!
1-
11
#160000
1"
1.
12
13
04
00
0/
0#
#280000
0!
0-
01
03
14
10
1/
1#
#380000
0"
0.
02
#420000
1"
1!
1.
1-
11
12
13
04
00
0/
0#
#620000
0!
0-
01
03
14
10
1/
1#
#660000
1!
1-
11
13
04
00
0/
0#
#720000
0!
0-
01
03
14
10
1/
1#
#760000
0"
0.
02
#860000
1!
1-
11
#920000
1"
1.
12
13
04
00
0/
0#
#1000000
