<pb_type name="{N}_DRAM" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <clock  name="CLK"    num_pins="1" />
  <input  name="A"      num_pins="6" />
  <input  name="WA"     num_pins="8" />
  <input  name="DI1"    num_pins="1" />
  <input  name="DI2"    num_pins="1" />
  <input  name="WE"     num_pins="1" />

  <output name="DO6"    num_pins="1" />
  <output name="DO6_32" num_pins="1" />
  <output name="DO5_32" num_pins="1" />
  <output name="O6"     num_pins="1" />
  <output name="O5"     num_pins="1" />

  <!-- TODO: Missing modes: SRL -->
  <mode name="LUT">
    <pb_type name="{N}5LUT" num_pb="2" class="lut" blif_model=".names">
      <input  name="in"  num_pins="5" port_class="lut_in" />
      <output name="out" num_pins="1" port_class="lut_out" />
      <delay_matrix type="max" in_port="in" out_port="out">
        {{iopath_A1_O5}}
        {{iopath_A2_O5}}
        {{iopath_A3_O5}}
        {{iopath_A4_O5}}
        {{iopath_A5_O5}}
      </delay_matrix>
      <metadata>
        <meta name="type">bel</meta>
        <meta name="subtype">lut</meta>
      </metadata>
    </pb_type>
    <xi:include href="../../common_slice/muxes/f6mux/f6mux.pb_type.xml" />

    <interconnect>
      <!-- LUT5 (upper) -> O6 -->
      <direct name="{N}LUT_A5_0" input="{N}_DRAM.A[4:0]" output="{N}5LUT[0].in[4:0]"/>

      <!-- LUT5 (lower) -> O5 -->
      <direct name="{N}LUT_A5_1" input="{N}_DRAM.A[4:0]" output="{N}5LUT[1].in[4:0]"/>

      <!-- MUX used for LUT6 -->
      <direct name="F6MUX_I0" input="{N}5LUT[0].out" output="F6MUX.I0"><pack_pattern name="LUT5toLUT6"/></direct>
      <direct name="F6MUX_I1" input="{N}5LUT[1].out" output="F6MUX.I1"><pack_pattern name="LUT5toLUT6"/></direct>
      <direct name="F6MUX_S"  input="{N}_DRAM.A[5]"  output="F6MUX.S"></direct>

      <!-- LUT outputs -->
      <direct name="O5" input="{N}5LUT[0].out" output="{N}_DRAM.O5">
        <pack_pattern name="LUT5x2"/>
      </direct>
      <mux    name="O6" input="{N}5LUT[1].out F6MUX.O" output="{N}_DRAM.O6">
        <pack_pattern in_port="F6MUX.O"        name="LUT5toLUT6" out_port="{N}_DRAM.O6"/>
        <pack_pattern in_port="{N}5LUT[1].out" name="LUT5x2"     out_port="{N}_DRAM.O6"/>
      </mux>
    </interconnect>
    <metadata>
      <meta name="fasm_type">SPLIT_LUT</meta>
      <meta name="fasm_lut">
        INIT[31:0] = {N}5LUT[0]
        INIT[63:32] = {N}5LUT[1]
      </meta>
    </metadata>
  </mode>
  <mode name="64_DUAL_PORT">
    <xi:include href="dpram64.pb_type.xml" />
    <interconnect>
      <direct name="CLK"   input="{N}_DRAM.CLK"     output="DPRAM64.CLK"        />
      <direct name="A"     input="{N}_DRAM.A"       output="DPRAM64.A"          />
      <direct name="WA"    input="{N}_DRAM.WA[5:0]" output="DPRAM64.WA[5:0]"    />
      <direct name="WA7"   input="{N}_DRAM.WA[6]"   output="DPRAM64.WA7"        />
      <direct name="WA8"   input="{N}_DRAM.WA[7]"   output="DPRAM64.WA8"        />
      <direct name="DI"    input="{N}_DRAM.DI1"     output="DPRAM64.DI"         />
      <direct name="WE"    input="{N}_DRAM.WE"      output="DPRAM64.WE"         />

      <direct name="O6"    input="DPRAM64.O"        output="{N}_DRAM.O6"        />
      <direct name="DO6"   input="DPRAM64.O"        output="{N}_DRAM.DO6"       />
    </interconnect>
  </mode>
  <mode name="32_DUAL_PORT">
    <xi:include href="dpram32.pb_type.xml" />
    <interconnect>
      <!-- upper -->
      <direct name="CLK_U" input="{N}_DRAM.CLK"     output="DPRAM32[1].CLK"     />
      <direct name="A_U"   input="{N}_DRAM.A[4:0]"  output="DPRAM32[1].A[4:0]"  />
      <direct name="WA_U"  input="{N}_DRAM.WA[4:0]" output="DPRAM32[1].WA[4:0]" />
      <direct name="DI2"   input="{N}_DRAM.DI2"     output="DPRAM32[1].DI"      />
      <direct name="WE_U"  input="{N}_DRAM.WE"      output="DPRAM32[1].WE"      />

      <direct name="O6"    input="DPRAM32[1].O"     output="{N}_DRAM.O6"        />
      <direct name="DO6"   input="DPRAM32[1].O"     output="{N}_DRAM.DO6_32"    />

      <!-- lower -->
      <direct name="CLK_L" input="{N}_DRAM.CLK"     output="DPRAM32[0].CLK"     />
      <direct name="A_L"   input="{N}_DRAM.A[4:0]"  output="DPRAM32[0].A[4:0]"  />
      <direct name="WA_L"  input="{N}_DRAM.WA[4:0]" output="DPRAM32[0].WA[4:0]" />
      <direct name="DI"    input="{N}_DRAM.DI1"     output="DPRAM32[0].DI"      />
      <direct name="WE_L"  input="{N}_DRAM.WE"      output="DPRAM32[0].WE"      />

      <direct name="O5"    input="DPRAM32[0].O"     output="{N}_DRAM.O5"        />
      <direct name="DO5"   input="DPRAM32[0].O"     output="{N}_DRAM.DO5_32"    />
    </interconnect>
  </mode>

  <metadata>
    <meta name="fasm_prefix">{N}LUT</meta>
    <meta name="type">block</meta>
    <meta name="subtype">ignore</meta>
  </metadata>
</pb_type>
