

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5'
================================================================
* Date:           Mon Sep  4 23:20:04 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9224|     9224|  92.240 us|  92.240 us|  9224|  9224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i7_l_j5  |     9222|     9222|         8|          1|          1|  9216|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j5 = alloca i32 1"   --->   Operation 11 'alloca' 'j5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i7 = alloca i32 1"   --->   Operation 12 'alloca' 'i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_11, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_10, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_9, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_8, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_7, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_6, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_5, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_4, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_3, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_2, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_1, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209_0, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten27"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i7"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j5"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i43"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i14 %indvar_flatten27" [bert_layer.cpp:190]   --->   Operation 30 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.20ns)   --->   "%icmp_ln190 = icmp_eq  i14 %indvar_flatten27_load, i14 9216" [bert_layer.cpp:190]   --->   Operation 31 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.81ns)   --->   "%add_ln190_1 = add i14 %indvar_flatten27_load, i14 1" [bert_layer.cpp:190]   --->   Operation 32 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %for.inc15.i, void %_Z10Res_layer0PA768_fS0_S0_.exit.exitStub" [bert_layer.cpp:190]   --->   Operation 33 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j5_load = load i10 %j5" [bert_layer.cpp:191]   --->   Operation 34 'load' 'j5_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.77ns)   --->   "%icmp_ln191 = icmp_eq  i10 %j5_load, i10 768" [bert_layer.cpp:191]   --->   Operation 35 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln190)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.68ns)   --->   "%select_ln190 = select i1 %icmp_ln191, i10 0, i10 %j5_load" [bert_layer.cpp:190]   --->   Operation 36 'select' 'select_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i10 %select_ln190" [bert_layer.cpp:191]   --->   Operation 37 'zext' 'zext_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v231_addr = getelementptr i32 %v231, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 38 'getelementptr' 'v231_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v231_1_addr = getelementptr i32 %v231_1, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 39 'getelementptr' 'v231_1_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v231_2_addr = getelementptr i32 %v231_2, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 40 'getelementptr' 'v231_2_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v231_3_addr = getelementptr i32 %v231_3, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 41 'getelementptr' 'v231_3_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v231_4_addr = getelementptr i32 %v231_4, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 42 'getelementptr' 'v231_4_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v231_5_addr = getelementptr i32 %v231_5, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 43 'getelementptr' 'v231_5_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v231_6_addr = getelementptr i32 %v231_6, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 44 'getelementptr' 'v231_6_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v231_7_addr = getelementptr i32 %v231_7, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 45 'getelementptr' 'v231_7_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v231_8_addr = getelementptr i32 %v231_8, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 46 'getelementptr' 'v231_8_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v231_9_addr = getelementptr i32 %v231_9, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 47 'getelementptr' 'v231_9_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v231_10_addr = getelementptr i32 %v231_10, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 48 'getelementptr' 'v231_10_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v231_11_addr = getelementptr i32 %v231_11, i64 0, i64 %zext_ln191" [bert_layer.cpp:193]   --->   Operation 49 'getelementptr' 'v231_11_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%v231_load = load i10 %v231_addr" [bert_layer.cpp:193]   --->   Operation 50 'load' 'v231_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%v231_1_load = load i10 %v231_1_addr" [bert_layer.cpp:193]   --->   Operation 51 'load' 'v231_1_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%v231_2_load = load i10 %v231_2_addr" [bert_layer.cpp:193]   --->   Operation 52 'load' 'v231_2_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%v231_3_load = load i10 %v231_3_addr" [bert_layer.cpp:193]   --->   Operation 53 'load' 'v231_3_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%v231_4_load = load i10 %v231_4_addr" [bert_layer.cpp:193]   --->   Operation 54 'load' 'v231_4_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%v231_5_load = load i10 %v231_5_addr" [bert_layer.cpp:193]   --->   Operation 55 'load' 'v231_5_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%v231_6_load = load i10 %v231_6_addr" [bert_layer.cpp:193]   --->   Operation 56 'load' 'v231_6_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%v231_7_load = load i10 %v231_7_addr" [bert_layer.cpp:193]   --->   Operation 57 'load' 'v231_7_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%v231_8_load = load i10 %v231_8_addr" [bert_layer.cpp:193]   --->   Operation 58 'load' 'v231_8_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%v231_9_load = load i10 %v231_9_addr" [bert_layer.cpp:193]   --->   Operation 59 'load' 'v231_9_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%v231_10_load = load i10 %v231_10_addr" [bert_layer.cpp:193]   --->   Operation 60 'load' 'v231_10_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%v231_11_load = load i10 %v231_11_addr" [bert_layer.cpp:193]   --->   Operation 61 'load' 'v231_11_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v209_0_addr = getelementptr i32 %v209_0, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 62 'getelementptr' 'v209_0_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%v209_0_load = load i10 %v209_0_addr" [bert_layer.cpp:194]   --->   Operation 63 'load' 'v209_0_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v209_1_addr = getelementptr i32 %v209_1, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 64 'getelementptr' 'v209_1_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%v209_1_load = load i10 %v209_1_addr" [bert_layer.cpp:194]   --->   Operation 65 'load' 'v209_1_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%v209_2_addr = getelementptr i32 %v209_2, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 66 'getelementptr' 'v209_2_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%v209_2_load = load i10 %v209_2_addr" [bert_layer.cpp:194]   --->   Operation 67 'load' 'v209_2_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%v209_3_addr = getelementptr i32 %v209_3, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 68 'getelementptr' 'v209_3_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%v209_3_load = load i10 %v209_3_addr" [bert_layer.cpp:194]   --->   Operation 69 'load' 'v209_3_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%v209_4_addr = getelementptr i32 %v209_4, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 70 'getelementptr' 'v209_4_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%v209_4_load = load i10 %v209_4_addr" [bert_layer.cpp:194]   --->   Operation 71 'load' 'v209_4_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%v209_5_addr = getelementptr i32 %v209_5, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 72 'getelementptr' 'v209_5_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%v209_5_load = load i10 %v209_5_addr" [bert_layer.cpp:194]   --->   Operation 73 'load' 'v209_5_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%v209_6_addr = getelementptr i32 %v209_6, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 74 'getelementptr' 'v209_6_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%v209_6_load = load i10 %v209_6_addr" [bert_layer.cpp:194]   --->   Operation 75 'load' 'v209_6_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%v209_7_addr = getelementptr i32 %v209_7, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 76 'getelementptr' 'v209_7_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%v209_7_load = load i10 %v209_7_addr" [bert_layer.cpp:194]   --->   Operation 77 'load' 'v209_7_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%v209_8_addr = getelementptr i32 %v209_8, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 78 'getelementptr' 'v209_8_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%v209_8_load = load i10 %v209_8_addr" [bert_layer.cpp:194]   --->   Operation 79 'load' 'v209_8_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%v209_9_addr = getelementptr i32 %v209_9, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 80 'getelementptr' 'v209_9_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%v209_9_load = load i10 %v209_9_addr" [bert_layer.cpp:194]   --->   Operation 81 'load' 'v209_9_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%v209_10_addr = getelementptr i32 %v209_10, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 82 'getelementptr' 'v209_10_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%v209_10_load = load i10 %v209_10_addr" [bert_layer.cpp:194]   --->   Operation 83 'load' 'v209_10_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%v209_11_addr = getelementptr i32 %v209_11, i64 0, i64 %zext_ln191" [bert_layer.cpp:194]   --->   Operation 84 'getelementptr' 'v209_11_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%v209_11_load = load i10 %v209_11_addr" [bert_layer.cpp:194]   --->   Operation 85 'load' 'v209_11_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln191 = add i10 %select_ln190, i10 1" [bert_layer.cpp:191]   --->   Operation 86 'add' 'add_ln191' <Predicate = (!icmp_ln190)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln191 = store i14 %add_ln190_1, i14 %indvar_flatten27" [bert_layer.cpp:191]   --->   Operation 87 'store' 'store_ln191' <Predicate = (!icmp_ln190)> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln191 = store i10 %add_ln191, i10 %j5" [bert_layer.cpp:191]   --->   Operation 88 'store' 'store_ln191' <Predicate = (!icmp_ln190)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%i7_load = load i4 %i7" [bert_layer.cpp:190]   --->   Operation 89 'load' 'i7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln190 = add i4 %i7_load, i4 1" [bert_layer.cpp:190]   --->   Operation 90 'add' 'add_ln190' <Predicate = (icmp_ln191)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.02ns)   --->   "%select_ln190_1 = select i1 %icmp_ln191, i4 %add_ln190, i4 %i7_load" [bert_layer.cpp:190]   --->   Operation 91 'select' 'select_ln190_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%v231_load = load i10 %v231_addr" [bert_layer.cpp:193]   --->   Operation 92 'load' 'v231_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%v231_1_load = load i10 %v231_1_addr" [bert_layer.cpp:193]   --->   Operation 93 'load' 'v231_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%v231_2_load = load i10 %v231_2_addr" [bert_layer.cpp:193]   --->   Operation 94 'load' 'v231_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%v231_3_load = load i10 %v231_3_addr" [bert_layer.cpp:193]   --->   Operation 95 'load' 'v231_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%v231_4_load = load i10 %v231_4_addr" [bert_layer.cpp:193]   --->   Operation 96 'load' 'v231_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%v231_5_load = load i10 %v231_5_addr" [bert_layer.cpp:193]   --->   Operation 97 'load' 'v231_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%v231_6_load = load i10 %v231_6_addr" [bert_layer.cpp:193]   --->   Operation 98 'load' 'v231_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%v231_7_load = load i10 %v231_7_addr" [bert_layer.cpp:193]   --->   Operation 99 'load' 'v231_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%v231_8_load = load i10 %v231_8_addr" [bert_layer.cpp:193]   --->   Operation 100 'load' 'v231_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%v231_9_load = load i10 %v231_9_addr" [bert_layer.cpp:193]   --->   Operation 101 'load' 'v231_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%v231_10_load = load i10 %v231_10_addr" [bert_layer.cpp:193]   --->   Operation 102 'load' 'v231_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%v231_11_load = load i10 %v231_11_addr" [bert_layer.cpp:193]   --->   Operation 103 'load' 'v231_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 104 [1/1] (2.78ns)   --->   "%v112 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v231_load, i32 %v231_1_load, i32 %v231_2_load, i32 %v231_3_load, i32 %v231_4_load, i32 %v231_5_load, i32 %v231_6_load, i32 %v231_7_load, i32 %v231_8_load, i32 %v231_9_load, i32 %v231_10_load, i32 %v231_11_load, i4 %select_ln190_1" [bert_layer.cpp:193]   --->   Operation 104 'mux' 'v112' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%v209_0_load = load i10 %v209_0_addr" [bert_layer.cpp:194]   --->   Operation 105 'load' 'v209_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln194 = bitcast i32 %v209_0_load" [bert_layer.cpp:194]   --->   Operation 106 'bitcast' 'bitcast_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%v209_1_load = load i10 %v209_1_addr" [bert_layer.cpp:194]   --->   Operation 107 'load' 'v209_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln194_1 = bitcast i32 %v209_1_load" [bert_layer.cpp:194]   --->   Operation 108 'bitcast' 'bitcast_ln194_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%v209_2_load = load i10 %v209_2_addr" [bert_layer.cpp:194]   --->   Operation 109 'load' 'v209_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln194_2 = bitcast i32 %v209_2_load" [bert_layer.cpp:194]   --->   Operation 110 'bitcast' 'bitcast_ln194_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%v209_3_load = load i10 %v209_3_addr" [bert_layer.cpp:194]   --->   Operation 111 'load' 'v209_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln194_3 = bitcast i32 %v209_3_load" [bert_layer.cpp:194]   --->   Operation 112 'bitcast' 'bitcast_ln194_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%v209_4_load = load i10 %v209_4_addr" [bert_layer.cpp:194]   --->   Operation 113 'load' 'v209_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln194_4 = bitcast i32 %v209_4_load" [bert_layer.cpp:194]   --->   Operation 114 'bitcast' 'bitcast_ln194_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%v209_5_load = load i10 %v209_5_addr" [bert_layer.cpp:194]   --->   Operation 115 'load' 'v209_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln194_5 = bitcast i32 %v209_5_load" [bert_layer.cpp:194]   --->   Operation 116 'bitcast' 'bitcast_ln194_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%v209_6_load = load i10 %v209_6_addr" [bert_layer.cpp:194]   --->   Operation 117 'load' 'v209_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln194_6 = bitcast i32 %v209_6_load" [bert_layer.cpp:194]   --->   Operation 118 'bitcast' 'bitcast_ln194_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%v209_7_load = load i10 %v209_7_addr" [bert_layer.cpp:194]   --->   Operation 119 'load' 'v209_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln194_7 = bitcast i32 %v209_7_load" [bert_layer.cpp:194]   --->   Operation 120 'bitcast' 'bitcast_ln194_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%v209_8_load = load i10 %v209_8_addr" [bert_layer.cpp:194]   --->   Operation 121 'load' 'v209_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln194_8 = bitcast i32 %v209_8_load" [bert_layer.cpp:194]   --->   Operation 122 'bitcast' 'bitcast_ln194_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%v209_9_load = load i10 %v209_9_addr" [bert_layer.cpp:194]   --->   Operation 123 'load' 'v209_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln194_9 = bitcast i32 %v209_9_load" [bert_layer.cpp:194]   --->   Operation 124 'bitcast' 'bitcast_ln194_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%v209_10_load = load i10 %v209_10_addr" [bert_layer.cpp:194]   --->   Operation 125 'load' 'v209_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln194_10 = bitcast i32 %v209_10_load" [bert_layer.cpp:194]   --->   Operation 126 'bitcast' 'bitcast_ln194_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%v209_11_load = load i10 %v209_11_addr" [bert_layer.cpp:194]   --->   Operation 127 'load' 'v209_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln194_11 = bitcast i32 %v209_11_load" [bert_layer.cpp:194]   --->   Operation 128 'bitcast' 'bitcast_ln194_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.78ns)   --->   "%v113 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %bitcast_ln194, i32 %bitcast_ln194_1, i32 %bitcast_ln194_2, i32 %bitcast_ln194_3, i32 %bitcast_ln194_4, i32 %bitcast_ln194_5, i32 %bitcast_ln194_6, i32 %bitcast_ln194_7, i32 %bitcast_ln194_8, i32 %bitcast_ln194_9, i32 %bitcast_ln194_10, i32 %bitcast_ln194_11, i4 %select_ln190_1" [bert_layer.cpp:194]   --->   Operation 129 'mux' 'v113' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln191 = store i4 %select_ln190_1, i4 %i7" [bert_layer.cpp:191]   --->   Operation 130 'store' 'store_ln191' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 131 [5/5] (7.25ns)   --->   "%v114 = fadd i32 %v112, i32 %v113" [bert_layer.cpp:195]   --->   Operation 131 'fadd' 'v114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 132 [4/5] (7.25ns)   --->   "%v114 = fadd i32 %v112, i32 %v113" [bert_layer.cpp:195]   --->   Operation 132 'fadd' 'v114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 133 [3/5] (7.25ns)   --->   "%v114 = fadd i32 %v112, i32 %v113" [bert_layer.cpp:195]   --->   Operation 133 'fadd' 'v114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 134 [2/5] (7.25ns)   --->   "%v114 = fadd i32 %v112, i32 %v113" [bert_layer.cpp:195]   --->   Operation 134 'fadd' 'v114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 135 [1/5] (7.25ns)   --->   "%v114 = fadd i32 %v112, i32 %v113" [bert_layer.cpp:195]   --->   Operation 135 'fadd' 'v114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.09>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i7_l_j5_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln190_1, i10 0" [bert_layer.cpp:196]   --->   Operation 138 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln190_1, i8 0" [bert_layer.cpp:196]   --->   Operation 139 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i12 %tmp_37" [bert_layer.cpp:196]   --->   Operation 140 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln196 = sub i14 %tmp_s, i14 %zext_ln196" [bert_layer.cpp:196]   --->   Operation 141 'sub' 'sub_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %select_ln190" [bert_layer.cpp:196]   --->   Operation 142 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln196 = add i14 %sub_ln196, i14 %zext_ln196_1" [bert_layer.cpp:196]   --->   Operation 143 'add' 'add_ln196' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i14 %add_ln196" [bert_layer.cpp:196]   --->   Operation 144 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%v232_addr = getelementptr i32 %v232, i64 0, i64 %zext_ln196_2" [bert_layer.cpp:196]   --->   Operation 145 'getelementptr' 'v232_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [bert_layer.cpp:192]   --->   Operation 146 'specpipeline' 'specpipeline_ln192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [bert_layer.cpp:191]   --->   Operation 147 'specloopname' 'specloopname_ln191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln196 = store i32 %v114, i14 %v232_addr" [bert_layer.cpp:196]   --->   Operation 148 'store' 'store_ln196' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc.i43" [bert_layer.cpp:191]   --->   Operation 149 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j5') [26]  (0 ns)
	'load' operation ('j5_load', bert_layer.cpp:191) on local variable 'j5' [51]  (0 ns)
	'icmp' operation ('icmp_ln191', bert_layer.cpp:191) [56]  (1.77 ns)
	'select' operation ('select_ln190', bert_layer.cpp:190) [57]  (0.687 ns)
	'add' operation ('add_ln191', bert_layer.cpp:191) [134]  (1.73 ns)
	'store' operation ('store_ln191', bert_layer.cpp:191) of variable 'add_ln191', bert_layer.cpp:191 on local variable 'j5' [137]  (1.59 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('v231_load', bert_layer.cpp:193) on array 'v231' [82]  (3.25 ns)
	'mux' operation ('v112', bert_layer.cpp:193) [94]  (2.78 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v114', bert_layer.cpp:195) [132]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v114', bert_layer.cpp:195) [132]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v114', bert_layer.cpp:195) [132]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v114', bert_layer.cpp:195) [132]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v114', bert_layer.cpp:195) [132]  (7.26 ns)

 <State 8>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln196', bert_layer.cpp:196) [62]  (0 ns)
	'add' operation ('add_ln196', bert_layer.cpp:196) [65]  (3.84 ns)
	'getelementptr' operation ('v232_addr', bert_layer.cpp:196) [67]  (0 ns)
	'store' operation ('store_ln196', bert_layer.cpp:196) of variable 'v114', bert_layer.cpp:195 on array 'v232' [133]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
