{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4253, "design__instance__area": 73765.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05643334239721298, "power__switching__total": 0.021830691024661064, "power__leakage__total": 1.0959366818497074e-06, "power__total": 0.07826513051986694, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.536878778852338, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5597107380440912, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5744669347263228, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.180547359950635, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.574467, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.265419, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7696813404477907, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8045399019162339, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.06698664035289995, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.4092515331347735, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -90.53020278557184, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.4092515331347735, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.308231, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 115, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.409251, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 104, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4365327944902738, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.45031876724384573, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.25713798484967415, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.087017506774304, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.257138, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.747612, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 75, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.43377716535406846, "clock__skew__worst_setup": 0.4466785123766001, "timing__hold__ws": 0.02802336220172331, "timing__setup__ws": -2.54566597229616, "timing__hold__tns": 0, "timing__setup__tns": -109.85955212047608, "timing__hold__wns": 0, "timing__setup__wns": -2.54566597229616, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.256064, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 349, "timing__setup_r2r__ws": -2.545666, "timing__setup_r2r_vio__count": 316, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4253, "design__instance__area__stdcell": 73765.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.467937, "design__instance__utilization__stdcell": 0.467937, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10796834, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74511.2, "design__violations": 0, "design__instance__count__setup_buffer": 55, "design__instance__count__hold_buffer": 9, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2186, "route__net__special": 2, "route__drc_errors__iter:1": 561, "route__wirelength__iter:1": 85871, "route__drc_errors__iter:2": 36, "route__wirelength__iter:2": 84858, "route__drc_errors__iter:3": 16, "route__wirelength__iter:3": 84628, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 84602, "route__drc_errors": 0, "route__wirelength": 84602, "route__vias": 14497, "route__vias__singlecut": 14497, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 638.29, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5337020976221354, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.554333927783765, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5726126401781508, "timing__setup__ws__corner:min_tt_025C_5v00": 2.2538811455148267, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.572613, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.324276, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7635985393461385, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.795386001797007, "timing__hold__ws__corner:min_ss_125C_4v50": 0.0999425015479285, "timing__setup__ws__corner:min_ss_125C_4v50": -2.2952698169541943, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -77.35701720368341, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.2952698169541943, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.304756, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 99, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.29527, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 88, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43377716535406846, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4466785123766001, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.25606373302066493, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.113100199074096, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.256064, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.780402, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5407875411656832, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5660531092962419, "timing__hold__ws__corner:max_tt_025C_5v00": 0.576767983032239, "timing__setup__ws__corner:max_tt_025C_5v00": 2.0939002235878212, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.576768, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.192548, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7770221352942241, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8153818961921458, "timing__hold__ws__corner:max_ss_125C_4v50": 0.02802336220172331, "timing__setup__ws__corner:max_ss_125C_4v50": -2.54566597229616, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -109.85955212047608, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.54566597229616, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.312513, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 135, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.545666, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 124, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43976654118555614, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4546082250431016, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.25848546257277094, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.055669692653621, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.258485, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.699812, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 81, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99854, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00146292, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00163341, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000398987, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00163341, "ir__voltage__worst": 5, "ir__drop__avg": 0.000409, "ir__drop__worst": 0.00146, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}