<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1315" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1315{left:774px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1315{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1315{left:623px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1315{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t5_1315{left:360px;bottom:938px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_1315{left:70px;bottom:854px;letter-spacing:-0.12px;}
#t7_1315{left:70px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_1315{left:70px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_1315{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#ta_1315{left:70px;bottom:781px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#tb_1315{left:70px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tc_1315{left:70px;bottom:741px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#td_1315{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#te_1315{left:70px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tf_1315{left:70px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tg_1315{left:70px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#th_1315{left:70px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_1315{left:70px;bottom:634px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tj_1315{left:70px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_1315{left:70px;bottom:576px;letter-spacing:-0.13px;}
#tl_1315{left:70px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_1315{left:70px;bottom:535px;letter-spacing:-0.13px;}
#tn_1315{left:91px;bottom:516px;letter-spacing:-0.13px;}
#to_1315{left:70px;bottom:480px;letter-spacing:-0.11px;}
#tp_1315{left:70px;bottom:461px;letter-spacing:-0.12px;}
#tq_1315{left:70px;bottom:443px;letter-spacing:-0.13px;}
#tr_1315{left:70px;bottom:425px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_1315{left:79px;bottom:406px;letter-spacing:-0.12px;}
#tt_1315{left:91px;bottom:388px;letter-spacing:-0.14px;}
#tu_1315{left:118px;bottom:370px;letter-spacing:-0.11px;}
#tv_1315{left:366px;bottom:370px;letter-spacing:-0.11px;}
#tw_1315{left:369px;bottom:351px;letter-spacing:-0.1px;}
#tx_1315{left:395px;bottom:358px;}
#ty_1315{left:410px;bottom:351px;letter-spacing:-0.12px;}
#tz_1315{left:70px;bottom:333px;letter-spacing:-0.11px;}
#t10_1315{left:70px;bottom:296px;letter-spacing:-0.12px;}
#t11_1315{left:91px;bottom:278px;letter-spacing:-0.12px;}
#t12_1315{left:70px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_1315{left:91px;bottom:223px;letter-spacing:-0.12px;}
#t14_1315{left:70px;bottom:186px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_1315{left:91px;bottom:168px;letter-spacing:-0.12px;}
#t16_1315{left:70px;bottom:131px;letter-spacing:-0.14px;}
#t17_1315{left:91px;bottom:113px;letter-spacing:-0.11px;}
#t18_1315{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t19_1315{left:79px;bottom:1048px;letter-spacing:-0.12px;}
#t1a_1315{left:265px;bottom:1065px;letter-spacing:-0.15px;}
#t1b_1315{left:322px;bottom:1065px;letter-spacing:-0.15px;}
#t1c_1315{left:322px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1d_1315{left:322px;bottom:1031px;letter-spacing:-0.14px;}
#t1e_1315{left:396px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_1315{left:396px;bottom:1048px;letter-spacing:-0.11px;}
#t1g_1315{left:396px;bottom:1031px;letter-spacing:-0.12px;}
#t1h_1315{left:464px;bottom:1065px;letter-spacing:-0.12px;}
#t1i_1315{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1j_1315{left:79px;bottom:995px;letter-spacing:-0.15px;}
#t1k_1315{left:265px;bottom:1011px;letter-spacing:-0.19px;}
#t1l_1315{left:322px;bottom:1011px;letter-spacing:-0.17px;}
#t1m_1315{left:396px;bottom:1011px;letter-spacing:-0.11px;}
#t1n_1315{left:464px;bottom:1011px;letter-spacing:-0.11px;}
#t1o_1315{left:464px;bottom:995px;letter-spacing:-0.12px;}
#t1p_1315{left:99px;bottom:917px;letter-spacing:-0.15px;}
#t1q_1315{left:212px;bottom:917px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_1315{left:378px;bottom:917px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1s_1315{left:550px;bottom:917px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1t_1315{left:684px;bottom:917px;letter-spacing:-0.11px;}
#t1u_1315{left:108px;bottom:892px;letter-spacing:-0.11px;}
#t1v_1315{left:234px;bottom:892px;letter-spacing:-0.12px;}
#t1w_1315{left:400px;bottom:892px;letter-spacing:-0.2px;}
#t1x_1315{left:572px;bottom:892px;letter-spacing:-0.12px;}
#t1y_1315{left:711px;bottom:892px;letter-spacing:-0.12px;}

.s1_1315{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1315{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1315{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1315{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1315{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1315{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s7_1315{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_1315{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s9_1315{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1315" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1315Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1315" style="-webkit-user-select: none;"><object width="935" height="1210" data="1315/1315.svg" type="image/svg+xml" id="pdf1315" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1315" class="t s1_1315">Vol. 3D </span><span id="t2_1315" class="t s1_1315">38-11 </span>
<span id="t3_1315" class="t s2_1315">INTEL® SGX INSTRUCTION REFERENCES </span>
<span id="t4_1315" class="t s3_1315">ENCLU—Execute an Enclave User Function of Specified Leaf Number </span>
<span id="t5_1315" class="t s4_1315">Instruction Operand Encoding </span>
<span id="t6_1315" class="t s5_1315">Description </span>
<span id="t7_1315" class="t s6_1315">The ENCLU instruction invokes the specified non-privileged Intel SGX leaf functions. Software specifies the leaf </span>
<span id="t8_1315" class="t s6_1315">function by setting the appropriate value in the register EAX as input. The registers RBX, RCX, and RDX have leaf- </span>
<span id="t9_1315" class="t s6_1315">specific purpose, and may act as input, as output, or may be unused. In 64-bit mode, the instruction ignores upper </span>
<span id="ta_1315" class="t s6_1315">32 bits of the RAX register. </span>
<span id="tb_1315" class="t s6_1315">The ENCLU instruction produces an invalid-opcode exception (#UD) if CR0.PE = 0 or RFLAGS.VM = 1, or if it is </span>
<span id="tc_1315" class="t s6_1315">executed in system-management mode (SMM). Additionally, any attempt to execute this instruction when CPL &lt; 3 </span>
<span id="td_1315" class="t s6_1315">results in #UD. The instruction produces a general-protection exception (#GP) if either CR0.PG or CR0.NE is 0, or </span>
<span id="te_1315" class="t s6_1315">if an attempt is made to invoke an undefined leaf function. The ENCLU instruction produces a device not available </span>
<span id="tf_1315" class="t s6_1315">exception (#NM) if CR0.TS = 1. </span>
<span id="tg_1315" class="t s6_1315">Addresses and operands are 32 bits outside 64-bit mode (IA32_EFER.LMA = 0 or CS.L = 0) and are 64 bits in 64- </span>
<span id="th_1315" class="t s6_1315">bit mode (IA32_EFER.LMA = 1 and CS.L = 1). CS.D value has no impact on address calculation. The DS segment </span>
<span id="ti_1315" class="t s6_1315">is used to create linear addresses. </span>
<span id="tj_1315" class="t s6_1315">Segment override prefixes and address-size override prefixes are ignored, as is the REX prefix in 64-bit mode. </span>
<span id="tk_1315" class="t s5_1315">Operation </span>
<span id="tl_1315" class="t s7_1315">IN_64BIT_MODE := 0; </span>
<span id="tm_1315" class="t s7_1315">IF TSX_ACTIVE </span>
<span id="tn_1315" class="t s7_1315">THEN GOTO TSX_ABORT_PROCESSING; FI; </span>
<span id="to_1315" class="t s7_1315">(* If enclosing app has CET indirect branch tracking enabled then if it is not ERESUME leaf cause a #CP fault *) </span>
<span id="tp_1315" class="t s7_1315">(* If the ERESUME is not successful it will leave tracker in WAIT_FOR_ENDBRANCH *) </span>
<span id="tq_1315" class="t s7_1315">TRACKER = (CPL == 3) ? IA32_U_CET.TRACKER : IA32_S_CET.TRACKER </span>
<span id="tr_1315" class="t s7_1315">IF EndbranchEnabledAndNotSuppressed(CPL) and TRACKER = WAIT_FOR_ENDBRANCH and </span>
<span id="ts_1315" class="t s7_1315">(EAX != ERESUME or CR0.TS or (in SMM) or (CPUID.SGX_LEAF.0:EAX.SE1 = 0) or (CPL &lt; 3)) </span>
<span id="tt_1315" class="t s7_1315">THEN </span>
<span id="tu_1315" class="t s7_1315">Handle CET State machine violation </span><span id="tv_1315" class="t s7_1315">(* see Section 17.3.6, “Legacy Compatibility Treatment,” in the </span>
<span id="tw_1315" class="t s7_1315">Intel </span>
<span id="tx_1315" class="t s8_1315">® </span>
<span id="ty_1315" class="t s7_1315">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. *) </span>
<span id="tz_1315" class="t s7_1315">FI; </span>
<span id="t10_1315" class="t s7_1315">IF CR0.PE= 0 or RFLAGS.VM = 1 or in SMM or CPUID.SGX_LEAF.0:EAX.SE1 = 0 </span>
<span id="t11_1315" class="t s7_1315">THEN #UD; FI; </span>
<span id="t12_1315" class="t s7_1315">IF CR0.TS = 1 </span>
<span id="t13_1315" class="t s7_1315">THEN #NM; FI; </span>
<span id="t14_1315" class="t s7_1315">IF CPL &lt; 3 </span>
<span id="t15_1315" class="t s7_1315">THEN #UD; FI; </span>
<span id="t16_1315" class="t s7_1315">IF IA32_FEATURE_CONTROL.LOCK = 0 or IA32_FEATURE_CONTROL.SGX_ENABLE = 0 </span>
<span id="t17_1315" class="t s7_1315">THEN #GP(0); FI; </span>
<span id="t18_1315" class="t s9_1315">Opcode/ </span>
<span id="t19_1315" class="t s9_1315">Instruction </span>
<span id="t1a_1315" class="t s9_1315">Op/En </span><span id="t1b_1315" class="t s9_1315">64/32 </span>
<span id="t1c_1315" class="t s9_1315">bit Mode </span>
<span id="t1d_1315" class="t s9_1315">Support </span>
<span id="t1e_1315" class="t s9_1315">CPUID </span>
<span id="t1f_1315" class="t s9_1315">Feature </span>
<span id="t1g_1315" class="t s9_1315">Flag </span>
<span id="t1h_1315" class="t s9_1315">Description </span>
<span id="t1i_1315" class="t s7_1315">NP 0F 01 D7 </span>
<span id="t1j_1315" class="t s7_1315">ENCLU </span>
<span id="t1k_1315" class="t s7_1315">ZO </span><span id="t1l_1315" class="t s7_1315">V/V </span><span id="t1m_1315" class="t s7_1315">NA </span><span id="t1n_1315" class="t s7_1315">This instruction is used to execute non-privileged Intel SGX leaf </span>
<span id="t1o_1315" class="t s7_1315">functions. </span>
<span id="t1p_1315" class="t s7_1315">Op/En </span><span id="t1q_1315" class="t s7_1315">Operand 1 </span><span id="t1r_1315" class="t s7_1315">Operand 2 </span><span id="t1s_1315" class="t s7_1315">Operand 3 </span><span id="t1t_1315" class="t s7_1315">Implicit Register Operands </span>
<span id="t1u_1315" class="t s7_1315">ZO </span><span id="t1v_1315" class="t s7_1315">NA </span><span id="t1w_1315" class="t s7_1315">NA </span><span id="t1x_1315" class="t s7_1315">NA </span><span id="t1y_1315" class="t s7_1315">See Section 38.4 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
