processSpaceRAND8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000064                       # Number of seconds simulated
sim_ticks                                    63783000                       # Number of ticks simulated
final_tick                                   63783000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 740487                       # Simulator instruction rate (inst/s)
host_op_rate                                   739391                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3929218259                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484348                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                       11987                       # Number of instructions simulated
sim_ops                                         11987                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     63783000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               15985                       # Number of hits
system.cache.misses                               754                       # Number of misses
system.cache.missLatency::samples                 754                       # Ticks for misses to the cache
system.cache.missLatency::mean           62392.572944                       # Ticks for misses to the cache
system.cache.missLatency::gmean          56650.420375                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34566.520707                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                  74      9.81%      9.81% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             505     66.98%     76.79% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             134     17.77%     94.56% # Ticks for misses to the cache
system.cache.missLatency::98304-131071              6      0.80%     95.36% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            22      2.92%     98.28% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             4      0.53%     98.81% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.13%     98.94% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             3      0.40%     99.34% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             1      0.13%     99.47% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             1      0.13%     99.60% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             2      0.27%     99.87% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             1      0.13%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   754                       # Ticks for misses to the cache
system.cache.hitRatio                        0.954955                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         2134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        88320                       # Cumulative packet size per connected master and slave (bytes)
