Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul  5 16:35:25 2021
| Host         : DESKTOP-SLP71EP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |           21 |
|     12 |            6 |
|     14 |            3 |
|    16+ |           52 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             510 |          103 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             788 |          135 |
| Yes          | No                    | No                     |            1078 |          149 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             530 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                       Enable Signal                                                                      |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                 | system_i/PS7/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   |                                                                                                                                            |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]             | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                        |                2 |              8 |
|  system_i/util_ds_buf_3/U0/BUFG_O[0]              | system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                          |                                                                                                                                            |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                         |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   |                                                                                                                                            |                4 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                         |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                        |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                1 |              8 |
|  system_i/util_ds_buf_3/U0/BUFG_O[0]              | system_i/SignalGenerator/deMux_0/inst/p_0_in                                                                                                             |                                                                                                                                            |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                 | system_i/PS7/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                2 |              8 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                3 |             12 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                3 |             12 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                3 |             12 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                3 |             12 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                             |                2 |             12 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                            | system_i/PS7/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                2 |             12 |
|  system_i/util_ds_buf_3/U0/BUFG_O[0]              |                                                                                                                                                          | system_i/SignalGenerator/amloopm01to1pas01_0/inst/amloopm01to1pas01_struct/amloopm01to1pas01_x0/counter/core_sinit3__0                     |                2 |             14 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                     |                2 |             14 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                     |                2 |             14 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                            |                                                                                                                                            |                1 |             16 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                      |                                                                                                                                            |                1 |             16 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                         |                3 |             16 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                        |                                                                                                                                            |                2 |             16 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |             16 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                      |                                                                                                                                            |                1 |             16 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                            |                                                                                                                                            |                1 |             16 |
|  system_i/SignalGenerator/clk_wiz_2/inst/clk_out1 |                                                                                                                                                          | system_i/SignalGenerator/carredephase180max_0/inst/carredephase180max_struct/counter/core_sinit3                                           |                2 |             18 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                          | system_i/PS7/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                4 |             18 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                          | system_i/PS7/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                4 |             18 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                4 |             20 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                5 |             20 |
|  system_i/util_ds_buf_3/U0/BUFG_O[0]              |                                                                                                                                                          | system_i/SignalGenerator/fmloopb05to8pas05_0/inst/fmloopb05to8pas05_struct/fmloopbeta05to8pas05/counter/core_sinit3__0                     |                3 |             20 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                4 |             22 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                4 |             22 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                4 |             22 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]          |                                                                                                                                            |                5 |             24 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                           |                                                                                                                                            |                4 |             24 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11] |                                                                                                                                            |                5 |             24 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                           |                                                                                                                                            |                6 |             24 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                     |                                                                                                                                            |                4 |             26 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                8 |             28 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                      |                                                                                                                                            |                4 |             28 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                        |                                                                                                                                            |                4 |             28 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                            |                2 |             32 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             38 |
|  system_i/util_ds_buf_3/U0/BUFG_O[0]              |                                                                                                                                                          | system_i/SignalGenerator/axis_dac_ed_0/inst/int_rst_reg_i_1_n_0                                                                            |                7 |             40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]            |                                                                                                                                            |                8 |             42 |
|  system_i/util_ds_buf_3/U0/BUFG_O[0]              |                                                                                                                                                          |                                                                                                                                            |               16 |             42 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]             |                                                                                                                                            |                8 |             42 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                          |               13 |             54 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                          |               11 |             54 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | system_i/PS7/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                          |                4 |             56 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | system_i/PS7/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                          |                5 |             56 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                6 |             64 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                8 |             64 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                8 |             64 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                        |                                                                                                                                            |                9 |             68 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                            |                6 |             70 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                        |                8 |             72 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                        |               10 |             72 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                        |               11 |             74 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                        |                                                                                                                                            |               11 |             94 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                      |                                                                                                                                            |               13 |             94 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]          |                                                                                                                                            |               13 |             96 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                      |                                                                                                                                            |                7 |             96 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                      |                                                                                                                                            |               13 |             96 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]        |                                                                                                                                            |               18 |             96 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |            120 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]               |                                                                                                                                            |               14 |            128 |
|  system_i/SignalGenerator/clk_wiz_2/inst/clk_out1 |                                                                                                                                                          |                                                                                                                                            |               25 |            184 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          |                                                                                                                                            |               74 |            374 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


