AFBC_ENABLE,VAR_0
DOLBY_BYPASS_EN,FUNC_0
DOLBY_PATH_CTRL,VAR_1
OSD1_BLEND_SRC_CTRL,VAR_2
OSD2_BLEND_SRC_CTRL,VAR_3
OSD_BLEND_PATH_SEL_ENABLE,VAR_4
OSD_REPLACE_SHIFT,VAR_5
RGB709_to_YUV709l_coeff,VAR_6
VD1_BLEND_SRC_CTRL,VAR_7
VD1_IF0_LUMA_FIFO_SIZE,VAR_8
VD2_BLEND_SRC_CTRL,VAR_9
VD2_IF0_LUMA_FIFO_SIZE,VAR_10
VIU_CTRL0_VD1_AFBC_MASK,VAR_11
VIU_MISC_CTRL0,VAR_12
VIU_OSD1_CTRL_STAT,VAR_13
VIU_OSD1_CTRL_STAT2,VAR_14
VIU_OSD1_FIFO_CTRL_STAT,VAR_15
VIU_OSD1_OSD_BLK_ENABLE,VAR_16
VIU_OSD1_OSD_ENABLE,VAR_17
VIU_OSD2_CTRL_STAT,VAR_18
VIU_OSD2_CTRL_STAT2,VAR_19
VIU_OSD2_FIFO_CTRL_STAT,VAR_20
VIU_OSD_BLEND1_DIN3_BYPASS_TO_DOUT1,VAR_21
VIU_OSD_BLEND1_DOUT_BYPASS_TO_BLEND2,VAR_22
VIU_OSD_BLEND_BLEN2_PREMULT_EN,FUNC_1
VIU_OSD_BLEND_CTRL,VAR_23
VIU_OSD_BLEND_DIN0_BYPASS_TO_DOUT0,VAR_24
VIU_OSD_BLEND_DIN_EN,FUNC_2
VIU_OSD_BLEND_DUMMY_ALPHA,VAR_25
VIU_OSD_BLEND_DUMMY_DATA0,VAR_26
VIU_OSD_BLEND_HOLD_LINES,FUNC_3
VIU_OSD_BLEND_REORDER,FUNC_4
VIU_OSD_DDR_PRIORITY_URGENT,VAR_27
VIU_OSD_FIFO_DEPTH_VAL,FUNC_5
VIU_OSD_FIFO_LIMITS,FUNC_6
VIU_OSD_HOLD_FIFO_LINES,FUNC_7
VIU_OSD_WORDS_PER_BURST,FUNC_8
VPU_COMPATIBLE_G12A,VAR_28
VPU_COMPATIBLE_GXL,VAR_29
VPU_COMPATIBLE_GXM,VAR_30
_REG,FUNC_9
meson_viu_load_matrix,FUNC_10
meson_viu_osd_burst_length_reg,FUNC_11
meson_viu_set_g12a_osd1_matrix,FUNC_12
meson_vpu_is_compatible,FUNC_13
writel_bits_relaxed,FUNC_14
writel_relaxed,FUNC_15
meson_viu_init,FUNC_16
priv,VAR_31
reg,VAR_32
