// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.092000,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=17,HLS_SYN_DSP=57,HLS_SYN_FF=2234,HLS_SYN_LUT=3796,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [255:0] x_V;
output  [15:0] y_0_V;
output   y_0_V_ap_vld;
output  [15:0] y_1_V;
output   y_1_V_ap_vld;
output  [15:0] y_2_V;
output   y_2_V_ap_vld;
output  [15:0] y_3_V;
output   y_3_V_ap_vld;
output  [15:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] x_V_preg;
reg   [255:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [15:0] p_Val2_s_fu_396_p4;
reg  signed [15:0] p_Val2_s_reg_1465;
reg  signed [15:0] p_Val2_s_reg_1465_pp0_iter1_reg;
reg   [15:0] p_Val2_s_reg_1465_pp0_iter2_reg;
wire  signed [15:0] p_Val2_2_fu_406_p4;
reg  signed [15:0] p_Val2_2_reg_1472;
reg  signed [15:0] p_Val2_2_reg_1472_pp0_iter1_reg;
wire  signed [15:0] p_Val2_1_fu_420_p4;
reg  signed [15:0] p_Val2_1_reg_1480;
reg   [15:0] p_Val2_1_reg_1480_pp0_iter1_reg;
reg  signed [15:0] p_Val2_1_reg_1480_pp0_iter2_reg;
reg  signed [15:0] p_Val2_4_reg_1489;
reg  signed [15:0] p_Val2_4_reg_1489_pp0_iter1_reg;
reg  signed [15:0] p_Val2_4_reg_1489_pp0_iter2_reg;
reg  signed [15:0] p_Val2_4_reg_1489_pp0_iter3_reg;
reg  signed [15:0] p_Val2_5_reg_1495;
reg  signed [15:0] p_Val2_5_reg_1495_pp0_iter1_reg;
reg  signed [15:0] p_Val2_5_reg_1495_pp0_iter2_reg;
reg  signed [15:0] p_Val2_5_reg_1495_pp0_iter3_reg;
wire  signed [25:0] sext_ln728_1_fu_450_p1;
reg  signed [25:0] sext_ln728_1_reg_1508;
reg  signed [25:0] sext_ln728_1_reg_1508_pp0_iter1_reg;
reg  signed [25:0] sext_ln728_1_reg_1508_pp0_iter2_reg;
reg  signed [25:0] sext_ln728_1_reg_1508_pp0_iter3_reg;
wire  signed [25:0] mul_ln1192_4_fu_1272_p2;
reg  signed [25:0] mul_ln1192_4_reg_1514;
reg   [14:0] tmp_8_reg_1519;
reg   [15:0] trunc_ln708_7_reg_1524;
wire  signed [16:0] lhs_V_5_fu_483_p1;
reg  signed [16:0] lhs_V_5_reg_1529;
reg  signed [16:0] lhs_V_5_reg_1529_pp0_iter1_reg;
wire  signed [26:0] grp_fu_1279_p4;
reg  signed [26:0] ret_V_18_reg_1534;
wire  signed [31:0] r_V_9_fu_1289_p2;
reg  signed [31:0] r_V_9_reg_1539;
reg   [15:0] trunc_ln_reg_1544;
wire  signed [31:0] r_V_1_fu_1304_p2;
reg  signed [31:0] r_V_1_reg_1549;
reg   [15:0] trunc_ln708_4_reg_1554;
reg   [15:0] trunc_ln708_5_reg_1559;
wire   [51:0] r_V_6_fu_579_p2;
reg   [51:0] r_V_6_reg_1564;
reg   [15:0] trunc_ln708_s_reg_1569;
reg   [15:0] trunc_ln708_11_reg_1574;
wire  signed [25:0] grp_fu_1324_p3;
reg  signed [25:0] ret_V_28_reg_1579;
reg   [15:0] trunc_ln708_13_reg_1584;
reg   [15:0] trunc_ln708_1_reg_1589;
wire  signed [26:0] r_V_5_fu_1341_p2;
reg  signed [26:0] r_V_5_reg_1594;
wire  signed [23:0] grp_fu_1347_p3;
reg  signed [23:0] ret_V_16_reg_1599;
reg   [15:0] trunc_ln708_8_reg_1604;
wire   [15:0] add_ln703_fu_725_p2;
reg   [15:0] add_ln703_reg_1609;
wire   [16:0] ret_V_45_fu_730_p2;
reg   [16:0] ret_V_45_reg_1614;
reg   [16:0] ret_V_45_reg_1614_pp0_iter3_reg;
wire   [15:0] add_ln703_1_fu_735_p2;
reg   [15:0] add_ln703_1_reg_1619;
wire   [50:0] r_V_14_fu_742_p2;
reg   [50:0] r_V_14_reg_1624;
wire  signed [31:0] mul_ln1118_fu_1355_p2;
reg  signed [31:0] mul_ln1118_reg_1629;
wire  signed [21:0] grp_fu_1361_p3;
reg  signed [21:0] ret_V_4_reg_1635;
wire  signed [25:0] mul_ln1192_2_fu_1369_p2;
reg  signed [25:0] mul_ln1192_2_reg_1640;
wire   [10:0] grp_operator_s_fu_291_ap_return;
reg   [10:0] p_Val2_s_24_reg_1645;
wire   [10:0] grp_operator_s_fu_298_ap_return;
reg  signed [10:0] p_5_reg_1650;
wire   [10:0] grp_operator_s_fu_305_ap_return;
reg  signed [10:0] p_6_reg_1655;
reg  signed [10:0] p_6_reg_1655_pp0_iter4_reg;
reg  signed [10:0] p_6_reg_1655_pp0_iter5_reg;
wire   [45:0] sub_ln1192_1_fu_798_p2;
reg   [45:0] sub_ln1192_1_reg_1661;
wire   [10:0] grp_operator_s_fu_312_ap_return;
reg  signed [10:0] p_1_reg_1666;
reg   [14:0] trunc_ln708_10_reg_1671;
wire   [10:0] grp_operator_s_fu_319_ap_return;
reg   [10:0] p_2_reg_1676;
reg   [10:0] p_2_reg_1676_pp0_iter4_reg;
reg   [15:0] trunc_ln708_12_reg_1681;
wire   [10:0] grp_operator_s_fu_326_ap_return;
reg   [10:0] p_Val2_36_reg_1686;
reg   [10:0] p_Val2_36_reg_1686_pp0_iter4_reg;
wire   [15:0] add_ln703_2_fu_832_p2;
reg   [15:0] add_ln703_2_reg_1691;
wire   [59:0] mul_ln700_fu_874_p2;
reg   [59:0] mul_ln700_reg_1696;
wire   [16:0] add_ln1192_fu_893_p2;
reg   [16:0] add_ln1192_reg_1701;
reg   [15:0] trunc_ln708_2_reg_1706;
wire  signed [24:0] grp_fu_1396_p3;
reg  signed [24:0] r_V_2_reg_1711;
wire  signed [21:0] grp_fu_1404_p3;
reg  signed [21:0] ret_V_39_reg_1716;
wire   [45:0] add_ln1192_17_fu_983_p2;
reg   [45:0] add_ln1192_17_reg_1721;
wire   [10:0] grp_operator_s_fu_347_ap_return;
reg  signed [10:0] p_8_reg_1726;
wire  signed [19:0] grp_fu_1425_p4;
reg  signed [19:0] ret_V_21_reg_1731;
wire   [27:0] ret_V_25_fu_1024_p2;
reg   [27:0] ret_V_25_reg_1736;
wire   [65:0] mul_ln700_1_fu_1040_p2;
reg   [65:0] mul_ln700_1_reg_1741;
wire   [48:0] r_V_4_fu_1058_p2;
reg   [48:0] r_V_4_reg_1746;
reg   [15:0] trunc_ln708_9_reg_1751;
reg   [15:0] trunc_ln708_9_reg_1751_pp0_iter6_reg;
reg   [15:0] trunc_ln708_6_reg_1756;
reg   [15:0] trunc_ln708_6_reg_1756_pp0_iter6_reg;
wire   [10:0] grp_operator_s_fu_368_ap_return;
reg   [10:0] p_Val2_30_reg_1761;
wire  signed [21:0] r_V_23_fu_1451_p2;
reg  signed [21:0] r_V_23_reg_1766;
wire   [11:0] ret_V_50_fu_1137_p2;
reg   [11:0] ret_V_50_reg_1771;
wire   [10:0] grp_operator_s_fu_382_ap_return;
reg   [10:0] p_0_reg_1776;
reg   [10:0] p_0_reg_1776_pp0_iter6_reg;
reg   [15:0] trunc_ln708_3_reg_1781;
wire   [53:0] mul_ln1192_3_fu_1176_p2;
reg   [53:0] mul_ln1192_3_reg_1786;
wire  signed [36:0] grp_fu_1457_p3;
reg  signed [36:0] r_V_16_reg_1791;
reg    ap_block_pp0_stage0_subdone;
wire    grp_operator_s_fu_277_ap_start;
wire    grp_operator_s_fu_277_ap_done;
wire    grp_operator_s_fu_277_ap_idle;
wire    grp_operator_s_fu_277_ap_ready;
reg    grp_operator_s_fu_277_ap_ce;
wire  signed [10:0] grp_operator_s_fu_277_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call117;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call117;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call117;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call117;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call117;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call117;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call117;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call117;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
wire    grp_operator_s_fu_284_ap_start;
wire    grp_operator_s_fu_284_ap_done;
wire    grp_operator_s_fu_284_ap_idle;
wire    grp_operator_s_fu_284_ap_ready;
reg    grp_operator_s_fu_284_ap_ce;
wire   [10:0] grp_operator_s_fu_284_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call31;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call31;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call31;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call31;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call31;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call31;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call31;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call31;
reg    ap_block_pp0_stage0_11001_ignoreCallOp65;
wire    grp_operator_s_fu_291_ap_start;
wire    grp_operator_s_fu_291_ap_done;
wire    grp_operator_s_fu_291_ap_idle;
wire    grp_operator_s_fu_291_ap_ready;
reg    grp_operator_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call79;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call79;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call79;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call79;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call79;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call79;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call79;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call79;
reg    ap_block_pp0_stage0_11001_ignoreCallOp72;
wire    grp_operator_s_fu_298_ap_start;
wire    grp_operator_s_fu_298_ap_done;
wire    grp_operator_s_fu_298_ap_idle;
wire    grp_operator_s_fu_298_ap_ready;
reg    grp_operator_s_fu_298_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp75;
wire    grp_operator_s_fu_305_ap_start;
wire    grp_operator_s_fu_305_ap_done;
wire    grp_operator_s_fu_305_ap_idle;
wire    grp_operator_s_fu_305_ap_ready;
reg    grp_operator_s_fu_305_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call105;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call105;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call105;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call105;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call105;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call105;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call105;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call105;
reg    ap_block_pp0_stage0_11001_ignoreCallOp76;
wire    grp_operator_s_fu_312_ap_start;
wire    grp_operator_s_fu_312_ap_done;
wire    grp_operator_s_fu_312_ap_idle;
wire    grp_operator_s_fu_312_ap_ready;
reg    grp_operator_s_fu_312_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call170;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call170;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call170;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call170;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call170;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call170;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call170;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call170;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire    grp_operator_s_fu_319_ap_start;
wire    grp_operator_s_fu_319_ap_done;
wire    grp_operator_s_fu_319_ap_idle;
wire    grp_operator_s_fu_319_ap_ready;
reg    grp_operator_s_fu_319_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call203;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call203;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call203;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call203;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call203;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call203;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call203;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call203;
reg    ap_block_pp0_stage0_11001_ignoreCallOp90;
wire    grp_operator_s_fu_326_ap_start;
wire    grp_operator_s_fu_326_ap_done;
wire    grp_operator_s_fu_326_ap_idle;
wire    grp_operator_s_fu_326_ap_ready;
reg    grp_operator_s_fu_326_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call221;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call221;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call221;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call221;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call221;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call221;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call221;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call221;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
wire    grp_operator_s_fu_333_ap_start;
wire    grp_operator_s_fu_333_ap_done;
wire    grp_operator_s_fu_333_ap_idle;
wire    grp_operator_s_fu_333_ap_ready;
reg    grp_operator_s_fu_333_ap_ce;
wire   [10:0] grp_operator_s_fu_333_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call49;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call49;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call49;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call49;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call49;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call49;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call49;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call49;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
wire    grp_operator_s_fu_340_ap_start;
wire    grp_operator_s_fu_340_ap_done;
wire    grp_operator_s_fu_340_ap_idle;
wire    grp_operator_s_fu_340_ap_ready;
reg    grp_operator_s_fu_340_ap_ce;
wire  signed [10:0] grp_operator_s_fu_340_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call69;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp105;
wire    grp_operator_s_fu_347_ap_start;
wire    grp_operator_s_fu_347_ap_done;
wire    grp_operator_s_fu_347_ap_idle;
wire    grp_operator_s_fu_347_ap_ready;
reg    grp_operator_s_fu_347_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call148;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call148;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call148;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call148;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call148;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call148;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call148;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call148;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire    grp_operator_s_fu_354_ap_start;
wire    grp_operator_s_fu_354_ap_done;
wire    grp_operator_s_fu_354_ap_idle;
wire    grp_operator_s_fu_354_ap_ready;
reg    grp_operator_s_fu_354_ap_ce;
wire  signed [10:0] grp_operator_s_fu_354_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call158;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call158;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call158;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call158;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call158;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call158;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call158;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call158;
reg    ap_block_pp0_stage0_11001_ignoreCallOp119;
wire    grp_operator_s_fu_361_ap_start;
wire    grp_operator_s_fu_361_ap_done;
wire    grp_operator_s_fu_361_ap_idle;
wire    grp_operator_s_fu_361_ap_ready;
reg    grp_operator_s_fu_361_ap_ce;
wire   [10:0] grp_operator_s_fu_361_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call183;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call183;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call183;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call183;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call183;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call183;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call183;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call183;
reg    ap_block_pp0_stage0_11001_ignoreCallOp121;
wire    grp_operator_s_fu_368_ap_start;
wire    grp_operator_s_fu_368_ap_done;
wire    grp_operator_s_fu_368_ap_idle;
wire    grp_operator_s_fu_368_ap_ready;
reg    grp_operator_s_fu_368_ap_ce;
wire   [15:0] grp_operator_s_fu_368_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call197;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call197;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call197;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call197;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call197;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call197;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call197;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call197;
reg    ap_block_pp0_stage0_11001_ignoreCallOp191;
wire    grp_operator_s_fu_375_ap_start;
wire    grp_operator_s_fu_375_ap_done;
wire    grp_operator_s_fu_375_ap_idle;
wire    grp_operator_s_fu_375_ap_ready;
reg    grp_operator_s_fu_375_ap_ce;
wire   [10:0] grp_operator_s_fu_375_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call217;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call217;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call217;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call217;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call217;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call217;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call217;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call217;
reg    ap_block_pp0_stage0_11001_ignoreCallOp192;
wire    grp_operator_s_fu_382_ap_start;
wire    grp_operator_s_fu_382_ap_done;
wire    grp_operator_s_fu_382_ap_idle;
wire    grp_operator_s_fu_382_ap_ready;
reg    grp_operator_s_fu_382_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call231;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call231;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call231;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call231;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call231;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call231;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call231;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call231;
reg    ap_block_pp0_stage0_11001_ignoreCallOp193;
wire    grp_operator_s_fu_389_ap_start;
wire    grp_operator_s_fu_389_ap_done;
wire    grp_operator_s_fu_389_ap_idle;
wire    grp_operator_s_fu_389_ap_ready;
reg    grp_operator_s_fu_389_ap_ce;
wire   [10:0] grp_operator_s_fu_389_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp197;
reg    grp_operator_s_fu_277_ap_start_reg;
reg    grp_operator_s_fu_284_ap_start_reg;
reg    grp_operator_s_fu_291_ap_start_reg;
reg    grp_operator_s_fu_298_ap_start_reg;
reg    grp_operator_s_fu_305_ap_start_reg;
reg    grp_operator_s_fu_312_ap_start_reg;
reg    grp_operator_s_fu_319_ap_start_reg;
reg    grp_operator_s_fu_326_ap_start_reg;
reg    grp_operator_s_fu_333_ap_start_reg;
reg    grp_operator_s_fu_340_ap_start_reg;
reg    grp_operator_s_fu_347_ap_start_reg;
reg    grp_operator_s_fu_354_ap_start_reg;
reg    grp_operator_s_fu_361_ap_start_reg;
reg    grp_operator_s_fu_368_ap_start_reg;
reg    grp_operator_s_fu_375_ap_start_reg;
reg    grp_operator_s_fu_382_ap_start_reg;
reg    grp_operator_s_fu_389_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_41_fu_464_p2;
wire  signed [25:0] grp_fu_1295_p3;
wire   [25:0] lhs_V_3_fu_512_p3;
(* use_dsp48 = "no" *) wire   [25:0] add_ln1192_8_fu_519_p2;
wire   [25:0] rhs_V_1_fu_524_p3;
wire   [25:0] sub_ln1192_fu_531_p2;
wire   [25:0] ret_V_38_fu_537_p2;
wire   [25:0] trunc_ln1118_1_fu_553_p3;
wire   [25:0] add_ln1192_7_fu_560_p2;
wire  signed [26:0] r_V_6_fu_579_p0;
wire  signed [51:0] sext_ln1116_3_fu_576_p1;
wire  signed [26:0] r_V_6_fu_579_p1;
wire  signed [31:0] mul_ln700_2_fu_588_p0;
wire  signed [25:0] mul_ln700_3_fu_1310_p2;
wire   [35:0] mul_ln700_2_fu_588_p2;
wire   [35:0] shl_ln1_fu_594_p3;
wire  signed [25:0] mul_ln728_4_fu_1317_p2;
wire   [35:0] add_ln700_fu_601_p2;
wire   [35:0] rhs_V_5_fu_607_p3;
wire   [35:0] ret_V_44_fu_614_p2;
wire   [25:0] lhs_V_1_fu_493_p3;
wire   [25:0] add_ln1192_30_fu_630_p2;
wire   [25:0] add_ln1192_28_fu_636_p2;
wire  signed [25:0] grp_fu_1332_p3;
wire  signed [15:0] mul_ln1192_fu_667_p0;
wire  signed [31:0] mul_ln1192_fu_667_p1;
wire   [35:0] mul_ln1192_fu_667_p2;
wire   [35:0] lhs_V_2_fu_673_p3;
wire   [35:0] ret_V_34_fu_680_p2;
wire  signed [51:0] r_V_19_fu_709_p0;
wire   [55:0] r_V_19_fu_709_p2;
wire  signed [16:0] rhs_V_6_fu_696_p1;
wire  signed [25:0] r_V_14_fu_742_p0;
wire  signed [50:0] sext_ln1116_6_fu_739_p1;
wire  signed [25:0] r_V_14_fu_742_p1;
wire  signed [16:0] lhs_V_fu_748_p1;
wire  signed [16:0] ret_V_fu_751_p2;
wire  signed [26:0] mul_ln1192_5_fu_781_p0;
wire  signed [23:0] mul_ln1192_5_fu_781_p1;
wire  signed [24:0] mul_ln728_fu_1374_p2;
wire   [44:0] lhs_V_4_fu_787_p3;
wire  signed [45:0] sext_ln1192_10_fu_794_p1;
wire   [45:0] mul_ln1192_5_fu_781_p2;
wire  signed [24:0] r_V_21_fu_1381_p2;
wire  signed [50:0] r_V_24_fu_816_p0;
wire   [55:0] r_V_24_fu_816_p2;
wire   [32:0] shl_ln1118_1_fu_844_p3;
wire  signed [38:0] sext_ln1118_fu_851_p1;
wire   [38:0] shl_ln_fu_837_p3;
wire   [38:0] sub_ln1193_fu_855_p2;
wire   [38:0] ret_V_2_fu_861_p2;
wire  signed [21:0] mul_ln700_fu_874_p0;
wire  signed [38:0] mul_ln700_fu_874_p1;
wire  signed [16:0] sext_ln1192_3_fu_883_p1;
wire  signed [16:0] sext_ln1192_2_fu_880_p1;
wire   [16:0] ret_V_35_fu_887_p2;
wire  signed [25:0] grp_fu_1388_p3;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_36_fu_902_p2;
wire  signed [11:0] sext_ln703_1_fu_921_p1;
wire  signed [11:0] ret_V_11_fu_924_p2;
wire   [20:0] shl_ln1118_2_fu_937_p3;
wire  signed [21:0] sext_ln1118_7_fu_934_p1;
wire  signed [21:0] sext_ln1118_8_fu_944_p1;
wire  signed [25:0] mul_ln728_1_fu_1412_p2;
wire   [45:0] rhs_V_2_fu_957_p3;
wire  signed [21:0] mul_ln728_2_fu_1418_p2;
wire   [41:0] tmp_5_fu_972_p3;
wire   [45:0] add_ln1192_16_fu_964_p2;
wire  signed [45:0] rhs_V_3_fu_979_p1;
wire  signed [26:0] lhs_V_6_fu_996_p3;
wire   [20:0] tmp_9_fu_1007_p3;
wire  signed [27:0] grp_fu_1435_p3;
wire  signed [27:0] sext_ln1192_18_fu_1015_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_47_fu_1019_p2;
wire  signed [16:0] mul_ln700_1_fu_1040_p0;
wire  signed [59:0] mul_ln700_1_fu_1040_p1;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_13_fu_1046_p2;
wire  signed [24:0] r_V_4_fu_1058_p0;
wire  signed [21:0] r_V_4_fu_1058_p1;
wire  signed [21:0] mul_ln728_3_fu_1444_p2;
wire   [41:0] tmp_6_fu_1067_p3;
wire  signed [45:0] rhs_V_4_fu_1074_p1;
wire   [45:0] add_ln1192_19_fu_1078_p2;
wire   [45:0] ret_V_43_fu_1083_p2;
wire  signed [19:0] mul_ln1192_7_fu_1105_p0;
wire  signed [27:0] mul_ln1192_7_fu_1105_p1;
wire   [45:0] mul_ln1192_7_fu_1105_p2;
wire   [45:0] ret_V_48_fu_1111_p2;
wire  signed [11:0] sext_ln703_5_fu_1130_p1;
wire  signed [11:0] sext_ln703_6_fu_1134_p1;
wire   [60:0] tmp_4_fu_1143_p3;
wire  signed [65:0] rhs_V_fu_1151_p1;
wire   [65:0] ret_V_37_fu_1155_p2;
wire  signed [10:0] mul_ln1192_3_fu_1176_p0;
wire  signed [46:0] mul_ln1192_3_fu_1176_p1;
wire  signed [11:0] sext_ln1253_fu_1182_p1;
wire   [11:0] r_V_22_fu_1185_p2;
wire  signed [21:0] tmp_7_fu_1194_p3;
wire  signed [12:0] sext_ln703_7_fu_1206_p1;
wire  signed [12:0] ret_V_31_fu_1209_p2;
wire   [53:0] ret_V_40_fu_1219_p2;
wire   [13:0] tmp_fu_1224_p4;
wire  signed [10:0] mul_ln1192_9_fu_1245_p0;
wire  signed [35:0] mul_ln1192_9_fu_1245_p1;
wire   [44:0] mul_ln1192_9_fu_1245_p2;
wire   [44:0] ret_V_51_fu_1251_p2;
wire   [14:0] tmp_10_fu_1257_p4;
wire  signed [15:0] mul_ln1192_4_fu_1272_p0;
wire  signed [15:0] mul_ln1192_4_fu_1272_p1;
wire   [10:0] grp_fu_1279_p2;
wire   [21:0] grp_fu_1279_p3;
wire  signed [15:0] r_V_9_fu_1289_p0;
wire  signed [31:0] r_V_8_fu_479_p1;
wire  signed [15:0] r_V_9_fu_1289_p1;
wire  signed [15:0] grp_fu_1295_p0;
wire  signed [25:0] sext_ln728_fu_487_p1;
wire  signed [10:0] grp_fu_1295_p1;
wire  signed [15:0] r_V_1_fu_1304_p0;
wire  signed [31:0] r_V_fu_509_p1;
wire  signed [15:0] r_V_1_fu_1304_p1;
wire  signed [15:0] mul_ln700_3_fu_1310_p0;
wire  signed [25:0] sext_ln727_fu_490_p1;
wire   [12:0] mul_ln700_3_fu_1310_p1;
wire  signed [15:0] mul_ln728_4_fu_1317_p0;
wire   [13:0] mul_ln728_4_fu_1317_p1;
wire  signed [15:0] grp_fu_1324_p0;
wire   [10:0] grp_fu_1324_p1;
wire   [21:0] grp_fu_1324_p2;
wire  signed [15:0] grp_fu_1332_p0;
wire  signed [15:0] grp_fu_1332_p1;
wire  signed [20:0] grp_fu_1332_p2;
wire   [10:0] r_V_5_fu_1341_p1;
wire  signed [15:0] grp_fu_1347_p0;
wire   [7:0] grp_fu_1347_p2;
wire  signed [10:0] grp_fu_1361_p0;
wire  signed [21:0] sext_ln1116_fu_765_p1;
wire  signed [10:0] grp_fu_1361_p1;
wire  signed [18:0] grp_fu_1361_p2;
wire  signed [15:0] mul_ln1192_2_fu_1369_p0;
wire   [10:0] mul_ln1192_2_fu_1369_p1;
wire  signed [9:0] mul_ln728_fu_1374_p1;
wire   [8:0] r_V_21_fu_1381_p1;
wire  signed [10:0] grp_fu_1388_p1;
wire  signed [11:0] grp_fu_1396_p1;
wire   [9:0] grp_fu_1404_p1;
wire   [21:0] grp_fu_1404_p2;
wire  signed [15:0] mul_ln728_1_fu_1412_p0;
wire   [10:0] mul_ln728_1_fu_1412_p1;
wire  signed [10:0] mul_ln728_2_fu_1418_p0;
wire  signed [21:0] sext_ln1118_12_fu_969_p1;
wire   [10:0] mul_ln728_2_fu_1418_p1;
wire   [8:0] grp_fu_1425_p2;
wire  signed [15:0] grp_fu_1425_p3;
wire  signed [10:0] grp_fu_1435_p0;
wire  signed [10:0] grp_fu_1435_p1;
wire   [10:0] mul_ln728_3_fu_1444_p1;
wire  signed [10:0] r_V_23_fu_1451_p0;
wire  signed [21:0] sext_ln1116_5_fu_1127_p1;
wire  signed [10:0] r_V_23_fu_1451_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 x_V_preg = 256'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_operator_s_fu_277_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_284_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_291_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_298_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_305_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_312_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_319_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_326_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_333_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_340_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_347_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_354_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_361_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_368_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_375_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_382_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_389_ap_start_reg = 1'b0;
end

operator_s grp_operator_s_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_277_ap_start),
    .ap_done(grp_operator_s_fu_277_ap_done),
    .ap_idle(grp_operator_s_fu_277_ap_idle),
    .ap_ready(grp_operator_s_fu_277_ap_ready),
    .ap_ce(grp_operator_s_fu_277_ap_ce),
    .n_V(trunc_ln708_7_reg_1524),
    .ap_return(grp_operator_s_fu_277_ap_return)
);

operator_s grp_operator_s_fu_284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_284_ap_start),
    .ap_done(grp_operator_s_fu_284_ap_done),
    .ap_idle(grp_operator_s_fu_284_ap_idle),
    .ap_ready(grp_operator_s_fu_284_ap_ready),
    .ap_ce(grp_operator_s_fu_284_ap_ce),
    .n_V(trunc_ln_reg_1544),
    .ap_return(grp_operator_s_fu_284_ap_return)
);

operator_s grp_operator_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_291_ap_start),
    .ap_done(grp_operator_s_fu_291_ap_done),
    .ap_idle(grp_operator_s_fu_291_ap_idle),
    .ap_ready(grp_operator_s_fu_291_ap_ready),
    .ap_ce(grp_operator_s_fu_291_ap_ce),
    .n_V(trunc_ln708_4_reg_1554),
    .ap_return(grp_operator_s_fu_291_ap_return)
);

operator_s grp_operator_s_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_298_ap_start),
    .ap_done(grp_operator_s_fu_298_ap_done),
    .ap_idle(grp_operator_s_fu_298_ap_idle),
    .ap_ready(grp_operator_s_fu_298_ap_ready),
    .ap_ce(grp_operator_s_fu_298_ap_ce),
    .n_V(trunc_ln708_5_reg_1559),
    .ap_return(grp_operator_s_fu_298_ap_return)
);

operator_s grp_operator_s_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_305_ap_start),
    .ap_done(grp_operator_s_fu_305_ap_done),
    .ap_idle(grp_operator_s_fu_305_ap_idle),
    .ap_ready(grp_operator_s_fu_305_ap_ready),
    .ap_ce(grp_operator_s_fu_305_ap_ce),
    .n_V(p_Val2_1_reg_1480_pp0_iter1_reg),
    .ap_return(grp_operator_s_fu_305_ap_return)
);

operator_s grp_operator_s_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_312_ap_start),
    .ap_done(grp_operator_s_fu_312_ap_done),
    .ap_idle(grp_operator_s_fu_312_ap_idle),
    .ap_ready(grp_operator_s_fu_312_ap_ready),
    .ap_ce(grp_operator_s_fu_312_ap_ce),
    .n_V(trunc_ln708_s_reg_1569),
    .ap_return(grp_operator_s_fu_312_ap_return)
);

operator_s grp_operator_s_fu_319(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_319_ap_start),
    .ap_done(grp_operator_s_fu_319_ap_done),
    .ap_idle(grp_operator_s_fu_319_ap_idle),
    .ap_ready(grp_operator_s_fu_319_ap_ready),
    .ap_ce(grp_operator_s_fu_319_ap_ce),
    .n_V(trunc_ln708_11_reg_1574),
    .ap_return(grp_operator_s_fu_319_ap_return)
);

operator_s grp_operator_s_fu_326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_326_ap_start),
    .ap_done(grp_operator_s_fu_326_ap_done),
    .ap_idle(grp_operator_s_fu_326_ap_idle),
    .ap_ready(grp_operator_s_fu_326_ap_ready),
    .ap_ce(grp_operator_s_fu_326_ap_ce),
    .n_V(trunc_ln708_13_reg_1584),
    .ap_return(grp_operator_s_fu_326_ap_return)
);

operator_s grp_operator_s_fu_333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_333_ap_start),
    .ap_done(grp_operator_s_fu_333_ap_done),
    .ap_idle(grp_operator_s_fu_333_ap_idle),
    .ap_ready(grp_operator_s_fu_333_ap_ready),
    .ap_ce(grp_operator_s_fu_333_ap_ce),
    .n_V(trunc_ln708_1_reg_1589),
    .ap_return(grp_operator_s_fu_333_ap_return)
);

operator_s grp_operator_s_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_340_ap_start),
    .ap_done(grp_operator_s_fu_340_ap_done),
    .ap_idle(grp_operator_s_fu_340_ap_idle),
    .ap_ready(grp_operator_s_fu_340_ap_ready),
    .ap_ce(grp_operator_s_fu_340_ap_ce),
    .n_V(p_Val2_s_reg_1465_pp0_iter2_reg),
    .ap_return(grp_operator_s_fu_340_ap_return)
);

operator_s grp_operator_s_fu_347(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_347_ap_start),
    .ap_done(grp_operator_s_fu_347_ap_done),
    .ap_idle(grp_operator_s_fu_347_ap_idle),
    .ap_ready(grp_operator_s_fu_347_ap_ready),
    .ap_ce(grp_operator_s_fu_347_ap_ce),
    .n_V(trunc_ln708_8_reg_1604),
    .ap_return(grp_operator_s_fu_347_ap_return)
);

operator_s grp_operator_s_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_354_ap_start),
    .ap_done(grp_operator_s_fu_354_ap_done),
    .ap_idle(grp_operator_s_fu_354_ap_idle),
    .ap_ready(grp_operator_s_fu_354_ap_ready),
    .ap_ce(grp_operator_s_fu_354_ap_ce),
    .n_V(add_ln703_reg_1609),
    .ap_return(grp_operator_s_fu_354_ap_return)
);

operator_s grp_operator_s_fu_361(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_361_ap_start),
    .ap_done(grp_operator_s_fu_361_ap_done),
    .ap_idle(grp_operator_s_fu_361_ap_idle),
    .ap_ready(grp_operator_s_fu_361_ap_ready),
    .ap_ce(grp_operator_s_fu_361_ap_ce),
    .n_V(add_ln703_1_reg_1619),
    .ap_return(grp_operator_s_fu_361_ap_return)
);

operator_s grp_operator_s_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_368_ap_start),
    .ap_done(grp_operator_s_fu_368_ap_done),
    .ap_idle(grp_operator_s_fu_368_ap_idle),
    .ap_ready(grp_operator_s_fu_368_ap_ready),
    .ap_ce(grp_operator_s_fu_368_ap_ce),
    .n_V(grp_operator_s_fu_368_n_V),
    .ap_return(grp_operator_s_fu_368_ap_return)
);

operator_s grp_operator_s_fu_375(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_375_ap_start),
    .ap_done(grp_operator_s_fu_375_ap_done),
    .ap_idle(grp_operator_s_fu_375_ap_idle),
    .ap_ready(grp_operator_s_fu_375_ap_ready),
    .ap_ce(grp_operator_s_fu_375_ap_ce),
    .n_V(trunc_ln708_12_reg_1681),
    .ap_return(grp_operator_s_fu_375_ap_return)
);

operator_s grp_operator_s_fu_382(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_382_ap_start),
    .ap_done(grp_operator_s_fu_382_ap_done),
    .ap_idle(grp_operator_s_fu_382_ap_idle),
    .ap_ready(grp_operator_s_fu_382_ap_ready),
    .ap_ce(grp_operator_s_fu_382_ap_ce),
    .n_V(add_ln703_2_reg_1691),
    .ap_return(grp_operator_s_fu_382_ap_return)
);

operator_s grp_operator_s_fu_389(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_389_ap_start),
    .ap_done(grp_operator_s_fu_389_ap_done),
    .ap_idle(grp_operator_s_fu_389_ap_idle),
    .ap_ready(grp_operator_s_fu_389_ap_ready),
    .ap_ce(grp_operator_s_fu_389_ap_ce),
    .n_V(trunc_ln708_2_reg_1706),
    .ap_return(grp_operator_s_fu_389_ap_return)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U3(
    .din0(mul_ln1192_4_fu_1272_p0),
    .din1(mul_ln1192_4_fu_1272_p1),
    .dout(mul_ln1192_4_fu_1272_p2)
);

myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 22 ),
    .dout_WIDTH( 27 ))
myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U4(
    .din0(p_Val2_1_fu_420_p4),
    .din1(p_Val2_2_fu_406_p4),
    .din2(grp_fu_1279_p2),
    .din3(grp_fu_1279_p3),
    .dout(grp_fu_1279_p4)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U5(
    .din0(r_V_9_fu_1289_p0),
    .din1(r_V_9_fu_1289_p1),
    .dout(r_V_9_fu_1289_p2)
);

myproject_mac_muladd_16s_11s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11s_26ns_26_1_1_U6(
    .din0(grp_fu_1295_p0),
    .din1(grp_fu_1295_p1),
    .din2(lhs_V_1_fu_493_p3),
    .dout(grp_fu_1295_p3)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U7(
    .din0(r_V_1_fu_1304_p0),
    .din1(r_V_1_fu_1304_p1),
    .dout(r_V_1_fu_1304_p2)
);

myproject_mul_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_13ns_26_1_1_U8(
    .din0(mul_ln700_3_fu_1310_p0),
    .din1(mul_ln700_3_fu_1310_p1),
    .dout(mul_ln700_3_fu_1310_p2)
);

myproject_mul_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_14ns_26_1_1_U9(
    .din0(mul_ln728_4_fu_1317_p0),
    .din1(mul_ln728_4_fu_1317_p1),
    .dout(mul_ln728_4_fu_1317_p2)
);

myproject_mac_muladd_16s_11ns_22ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11ns_22ns_26_1_1_U10(
    .din0(grp_fu_1324_p0),
    .din1(grp_fu_1324_p1),
    .din2(grp_fu_1324_p2),
    .dout(grp_fu_1324_p3)
);

myproject_mac_muladd_16s_16s_21s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_21s_26_1_1_U11(
    .din0(grp_fu_1332_p0),
    .din1(grp_fu_1332_p1),
    .din2(grp_fu_1332_p2),
    .dout(grp_fu_1332_p3)
);

myproject_mul_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_16s_11ns_27_1_1_U12(
    .din0(p_Val2_5_reg_1495_pp0_iter1_reg),
    .din1(r_V_5_fu_1341_p1),
    .dout(r_V_5_fu_1341_p2)
);

myproject_am_addmul_16s_11s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_16s_11s_8ns_24_1_1_U13(
    .din0(grp_fu_1347_p0),
    .din1(grp_operator_s_fu_277_ap_return),
    .din2(grp_fu_1347_p2),
    .dout(grp_fu_1347_p3)
);

myproject_mul_mul_17s_17s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_17s_17s_32_1_1_U14(
    .din0(ret_V_fu_751_p2),
    .din1(ret_V_fu_751_p2),
    .dout(mul_ln1118_fu_1355_p2)
);

myproject_mac_muladd_11s_11s_19s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_11s_11s_19s_22_1_1_U15(
    .din0(grp_fu_1361_p0),
    .din1(grp_fu_1361_p1),
    .din2(grp_fu_1361_p2),
    .dout(grp_fu_1361_p3)
);

myproject_mul_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11ns_26_1_1_U16(
    .din0(mul_ln1192_2_fu_1369_p0),
    .din1(mul_ln1192_2_fu_1369_p1),
    .dout(mul_ln1192_2_fu_1369_p2)
);

myproject_mul_mul_16s_10s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_10s_25_1_1_U17(
    .din0(p_Val2_1_reg_1480_pp0_iter2_reg),
    .din1(mul_ln728_fu_1374_p1),
    .dout(mul_ln728_fu_1374_p2)
);

myproject_mul_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9ns_25_1_1_U18(
    .din0(p_Val2_5_reg_1495_pp0_iter2_reg),
    .din1(r_V_21_fu_1381_p1),
    .dout(r_V_21_fu_1381_p2)
);

myproject_mac_muladd_16s_11s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11s_26s_26_1_1_U19(
    .din0(p_Val2_5_reg_1495_pp0_iter3_reg),
    .din1(grp_fu_1388_p1),
    .din2(mul_ln1192_2_reg_1640),
    .dout(grp_fu_1388_p3)
);

myproject_am_addmul_11s_12s_12s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 25 ))
myproject_am_addmul_11s_12s_12s_25_1_1_U20(
    .din0(grp_operator_s_fu_340_ap_return),
    .din1(grp_fu_1396_p1),
    .din2(ret_V_11_fu_924_p2),
    .dout(grp_fu_1396_p3)
);

myproject_mac_muladd_11s_10ns_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_11s_10ns_22ns_22_1_1_U21(
    .din0(p_5_reg_1650),
    .din1(grp_fu_1404_p1),
    .din2(grp_fu_1404_p2),
    .dout(grp_fu_1404_p3)
);

myproject_mul_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11ns_26_1_1_U22(
    .din0(mul_ln728_1_fu_1412_p0),
    .din1(mul_ln728_1_fu_1412_p1),
    .dout(mul_ln728_1_fu_1412_p2)
);

myproject_mul_mul_11s_11ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11ns_22_1_1_U23(
    .din0(mul_ln728_2_fu_1418_p0),
    .din1(mul_ln728_2_fu_1418_p1),
    .dout(mul_ln728_2_fu_1418_p2)
);

myproject_ama_addmuladd_11s_11s_9ns_16s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 20 ))
myproject_ama_addmuladd_11s_11s_9ns_16s_20_1_1_U24(
    .din0(grp_operator_s_fu_354_ap_return),
    .din1(p_1_reg_1666),
    .din2(grp_fu_1425_p2),
    .din3(grp_fu_1425_p3),
    .dout(grp_fu_1425_p4)
);

myproject_mac_muladd_11s_11s_27s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_11s_11s_27s_28_1_1_U25(
    .din0(grp_fu_1435_p0),
    .din1(grp_fu_1435_p1),
    .din2(lhs_V_6_fu_996_p3),
    .dout(grp_fu_1435_p3)
);

myproject_mul_mul_11s_11ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11ns_22_1_1_U26(
    .din0(p_8_reg_1726),
    .din1(mul_ln728_3_fu_1444_p1),
    .dout(mul_ln728_3_fu_1444_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U27(
    .din0(r_V_23_fu_1451_p0),
    .din1(r_V_23_fu_1451_p1),
    .dout(r_V_23_fu_1451_p2)
);

myproject_am_addmul_22s_22s_13s_37_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 37 ))
myproject_am_addmul_22s_22s_13s_37_1_1_U28(
    .din0(r_V_23_reg_1766),
    .din1(tmp_7_fu_1194_p3),
    .din2(ret_V_31_fu_1209_p2),
    .dout(grp_fu_1457_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_277_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_277_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_277_ap_ready == 1'b1)) begin
            grp_operator_s_fu_277_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_284_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_284_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_284_ap_ready == 1'b1)) begin
            grp_operator_s_fu_284_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_291_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_291_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_291_ap_ready == 1'b1)) begin
            grp_operator_s_fu_291_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_298_ap_ready == 1'b1)) begin
            grp_operator_s_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_305_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_305_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_305_ap_ready == 1'b1)) begin
            grp_operator_s_fu_305_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_312_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_312_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_312_ap_ready == 1'b1)) begin
            grp_operator_s_fu_312_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_319_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_319_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_319_ap_ready == 1'b1)) begin
            grp_operator_s_fu_319_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_326_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_326_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_326_ap_ready == 1'b1)) begin
            grp_operator_s_fu_326_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_333_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_333_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_333_ap_ready == 1'b1)) begin
            grp_operator_s_fu_333_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_340_ap_ready == 1'b1)) begin
            grp_operator_s_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_347_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_347_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_347_ap_ready == 1'b1)) begin
            grp_operator_s_fu_347_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_354_ap_ready == 1'b1)) begin
            grp_operator_s_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_361_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_361_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_361_ap_ready == 1'b1)) begin
            grp_operator_s_fu_361_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_s_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_368_ap_ready == 1'b1)) begin
            grp_operator_s_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_375_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_s_fu_375_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_375_ap_ready == 1'b1)) begin
            grp_operator_s_fu_375_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_382_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_s_fu_382_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_382_ap_ready == 1'b1)) begin
            grp_operator_s_fu_382_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_389_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_operator_s_fu_389_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_389_ap_ready == 1'b1)) begin
            grp_operator_s_fu_389_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 256'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_17_reg_1721 <= add_ln1192_17_fu_983_p2;
        add_ln1192_reg_1701 <= add_ln1192_fu_893_p2;
        add_ln703_1_reg_1619 <= add_ln703_1_fu_735_p2;
        add_ln703_2_reg_1691 <= add_ln703_2_fu_832_p2;
        add_ln703_reg_1609 <= add_ln703_fu_725_p2;
        mul_ln1118_reg_1629 <= mul_ln1118_fu_1355_p2;
        mul_ln1192_2_reg_1640 <= mul_ln1192_2_fu_1369_p2;
        mul_ln1192_3_reg_1786 <= mul_ln1192_3_fu_1176_p2;
        mul_ln700_1_reg_1741[65 : 1] <= mul_ln700_1_fu_1040_p2[65 : 1];
        mul_ln700_reg_1696[59 : 1] <= mul_ln700_fu_874_p2[59 : 1];
        p_0_reg_1776 <= grp_operator_s_fu_382_ap_return;
        p_0_reg_1776_pp0_iter6_reg <= p_0_reg_1776;
        p_1_reg_1666 <= grp_operator_s_fu_312_ap_return;
        p_2_reg_1676 <= grp_operator_s_fu_319_ap_return;
        p_2_reg_1676_pp0_iter4_reg <= p_2_reg_1676;
        p_5_reg_1650 <= grp_operator_s_fu_298_ap_return;
        p_6_reg_1655 <= grp_operator_s_fu_305_ap_return;
        p_6_reg_1655_pp0_iter4_reg <= p_6_reg_1655;
        p_6_reg_1655_pp0_iter5_reg <= p_6_reg_1655_pp0_iter4_reg;
        p_8_reg_1726 <= grp_operator_s_fu_347_ap_return;
        p_Val2_1_reg_1480_pp0_iter2_reg <= p_Val2_1_reg_1480_pp0_iter1_reg;
        p_Val2_30_reg_1761 <= grp_operator_s_fu_368_ap_return;
        p_Val2_36_reg_1686 <= grp_operator_s_fu_326_ap_return;
        p_Val2_36_reg_1686_pp0_iter4_reg <= p_Val2_36_reg_1686;
        p_Val2_4_reg_1489_pp0_iter2_reg <= p_Val2_4_reg_1489_pp0_iter1_reg;
        p_Val2_4_reg_1489_pp0_iter3_reg <= p_Val2_4_reg_1489_pp0_iter2_reg;
        p_Val2_5_reg_1495_pp0_iter2_reg <= p_Val2_5_reg_1495_pp0_iter1_reg;
        p_Val2_5_reg_1495_pp0_iter3_reg <= p_Val2_5_reg_1495_pp0_iter2_reg;
        p_Val2_s_24_reg_1645 <= grp_operator_s_fu_291_ap_return;
        p_Val2_s_reg_1465_pp0_iter2_reg <= p_Val2_s_reg_1465_pp0_iter1_reg;
        r_V_14_reg_1624 <= r_V_14_fu_742_p2;
        r_V_23_reg_1766 <= r_V_23_fu_1451_p2;
        r_V_4_reg_1746 <= r_V_4_fu_1058_p2;
        r_V_5_reg_1594 <= r_V_5_fu_1341_p2;
        ret_V_25_reg_1736 <= ret_V_25_fu_1024_p2;
        ret_V_45_reg_1614 <= ret_V_45_fu_730_p2;
        ret_V_45_reg_1614_pp0_iter3_reg <= ret_V_45_reg_1614;
        ret_V_50_reg_1771 <= ret_V_50_fu_1137_p2;
        sext_ln728_1_reg_1508_pp0_iter2_reg <= sext_ln728_1_reg_1508_pp0_iter1_reg;
        sext_ln728_1_reg_1508_pp0_iter3_reg <= sext_ln728_1_reg_1508_pp0_iter2_reg;
        sub_ln1192_1_reg_1661 <= sub_ln1192_1_fu_798_p2;
        trunc_ln708_10_reg_1671 <= {{r_V_21_fu_1381_p2[24:10]}};
        trunc_ln708_12_reg_1681 <= {{r_V_24_fu_816_p2[55:40]}};
        trunc_ln708_1_reg_1589 <= {{ret_V_34_fu_680_p2[35:20]}};
        trunc_ln708_2_reg_1706 <= {{ret_V_36_fu_902_p2[25:10]}};
        trunc_ln708_3_reg_1781 <= {{ret_V_37_fu_1155_p2[65:50]}};
        trunc_ln708_6_reg_1756 <= {{ret_V_48_fu_1111_p2[45:30]}};
        trunc_ln708_6_reg_1756_pp0_iter6_reg <= trunc_ln708_6_reg_1756;
        trunc_ln708_8_reg_1604 <= {{r_V_19_fu_709_p2[55:40]}};
        trunc_ln708_9_reg_1751 <= {{ret_V_43_fu_1083_p2[45:30]}};
        trunc_ln708_9_reg_1751_pp0_iter6_reg <= trunc_ln708_9_reg_1751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_V_5_reg_1529 <= lhs_V_5_fu_483_p1;
        lhs_V_5_reg_1529_pp0_iter1_reg <= lhs_V_5_reg_1529;
        mul_ln1192_4_reg_1514 <= mul_ln1192_4_fu_1272_p2;
        p_Val2_1_reg_1480 <= {{x_V_in_sig[239:224]}};
        p_Val2_1_reg_1480_pp0_iter1_reg <= p_Val2_1_reg_1480;
        p_Val2_2_reg_1472 <= {{x_V_in_sig[63:48]}};
        p_Val2_2_reg_1472_pp0_iter1_reg <= p_Val2_2_reg_1472;
        p_Val2_4_reg_1489 <= {{x_V_in_sig[79:64]}};
        p_Val2_4_reg_1489_pp0_iter1_reg <= p_Val2_4_reg_1489;
        p_Val2_5_reg_1495 <= {{x_V_in_sig[255:240]}};
        p_Val2_5_reg_1495_pp0_iter1_reg <= p_Val2_5_reg_1495;
        p_Val2_s_reg_1465 <= {{x_V_in_sig[47:32]}};
        p_Val2_s_reg_1465_pp0_iter1_reg <= p_Val2_s_reg_1465;
        r_V_1_reg_1549 <= r_V_1_fu_1304_p2;
        r_V_6_reg_1564 <= r_V_6_fu_579_p2;
        r_V_9_reg_1539 <= r_V_9_fu_1289_p2;
        sext_ln728_1_reg_1508 <= sext_ln728_1_fu_450_p1;
        sext_ln728_1_reg_1508_pp0_iter1_reg <= sext_ln728_1_reg_1508;
        tmp_8_reg_1519 <= {{x_V_in_sig[62:48]}};
        trunc_ln708_11_reg_1574 <= {{add_ln1192_28_fu_636_p2[25:10]}};
        trunc_ln708_13_reg_1584 <= {{grp_fu_1332_p3[25:10]}};
        trunc_ln708_4_reg_1554 <= {{ret_V_38_fu_537_p2[25:10]}};
        trunc_ln708_5_reg_1559 <= {{add_ln1192_7_fu_560_p2[25:10]}};
        trunc_ln708_7_reg_1524 <= {{ret_V_41_fu_464_p2[25:10]}};
        trunc_ln708_s_reg_1569 <= {{ret_V_44_fu_614_p2[35:20]}};
        trunc_ln_reg_1544 <= {{grp_fu_1295_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        r_V_16_reg_1791 <= grp_fu_1457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        r_V_2_reg_1711 <= grp_fu_1396_p3;
        ret_V_21_reg_1731 <= grp_fu_1425_p4;
        ret_V_39_reg_1716 <= grp_fu_1404_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ret_V_16_reg_1599 <= grp_fu_1347_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_18_reg_1534 <= grp_fu_1279_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_28_reg_1579 <= grp_fu_1324_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ret_V_4_reg_1635 <= grp_fu_1361_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_277_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_277_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_284_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_284_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_298_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_298_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_305_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_312_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_312_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_319_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_319_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_326_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_326_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_333_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_333_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_340_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_340_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_347_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_347_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp119) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_354_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_354_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp121) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_361_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_361_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp191) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_368_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_368_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp192) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_375_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_375_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp193) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_382_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_382_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp197) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_389_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_389_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_16_fu_964_p2 = (sub_ln1192_1_reg_1661 + rhs_V_2_fu_957_p3);

assign add_ln1192_17_fu_983_p2 = ($signed(add_ln1192_16_fu_964_p2) + $signed(rhs_V_3_fu_979_p1));

assign add_ln1192_19_fu_1078_p2 = ($signed(add_ln1192_17_reg_1721) + $signed(rhs_V_4_fu_1074_p1));

assign add_ln1192_28_fu_636_p2 = (lhs_V_1_fu_493_p3 + add_ln1192_30_fu_630_p2);

assign add_ln1192_30_fu_630_p2 = ($signed(trunc_ln1118_1_fu_553_p3) + $signed(26'd65334272));

assign add_ln1192_7_fu_560_p2 = ($signed(trunc_ln1118_1_fu_553_p3) + $signed(26'd66892800));

assign add_ln1192_8_fu_519_p2 = ($signed(mul_ln1192_4_reg_1514) + $signed(lhs_V_3_fu_512_p3));

assign add_ln1192_fu_893_p2 = (ret_V_35_fu_887_p2 + 17'd4005);

assign add_ln700_fu_601_p2 = (mul_ln700_2_fu_588_p2 + shl_ln1_fu_594_p3);

assign add_ln703_1_fu_735_p2 = ($signed(p_Val2_5_reg_1495_pp0_iter1_reg) + $signed(p_Val2_2_reg_1472_pp0_iter1_reg));

assign add_ln703_2_fu_832_p2 = ($signed(p_Val2_1_reg_1480_pp0_iter2_reg) + $signed(16'd1508));

assign add_ln703_fu_725_p2 = ($signed(p_Val2_2_reg_1472_pp0_iter1_reg) + $signed(16'd64822));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp105 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp119 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp121 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp191 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp192 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp193 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp197 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp65 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp72 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp75 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp76 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp90 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call105 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call117 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call148 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call158 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call170 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call183 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call197 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call203 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call217 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call221 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call231 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call31 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call49 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call69 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call79 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1279_p2 = 27'd653;

assign grp_fu_1279_p3 = 27'd1048576;

assign grp_fu_1295_p0 = sext_ln728_fu_487_p1;

assign grp_fu_1295_p1 = 26'd67108225;

assign grp_fu_1324_p0 = sext_ln727_fu_490_p1;

assign grp_fu_1324_p1 = 26'd955;

assign grp_fu_1324_p2 = 26'd1048576;

assign grp_fu_1332_p0 = sext_ln728_fu_487_p1;

assign grp_fu_1332_p1 = sext_ln728_fu_487_p1;

assign grp_fu_1332_p2 = 26'd66569216;

assign grp_fu_1347_p0 = rhs_V_6_fu_696_p1;

assign grp_fu_1347_p2 = 24'd98;

assign grp_fu_1361_p0 = sext_ln1116_fu_765_p1;

assign grp_fu_1361_p1 = sext_ln1116_fu_765_p1;

assign grp_fu_1361_p2 = 22'd4059136;

assign grp_fu_1388_p1 = 26'd67108066;

assign grp_fu_1396_p1 = 13'd6786;

assign grp_fu_1404_p1 = 21'd311;

assign grp_fu_1404_p2 = ($signed(sext_ln1118_7_fu_934_p1) + $signed(sext_ln1118_8_fu_944_p1));

assign grp_fu_1425_p2 = 20'd183;

assign grp_fu_1425_p3 = 20'd1029120;

assign grp_fu_1435_p0 = sext_ln1118_12_fu_969_p1;

assign grp_fu_1435_p1 = sext_ln1118_12_fu_969_p1;

assign grp_operator_s_fu_277_ap_start = grp_operator_s_fu_277_ap_start_reg;

assign grp_operator_s_fu_284_ap_start = grp_operator_s_fu_284_ap_start_reg;

assign grp_operator_s_fu_291_ap_start = grp_operator_s_fu_291_ap_start_reg;

assign grp_operator_s_fu_298_ap_start = grp_operator_s_fu_298_ap_start_reg;

assign grp_operator_s_fu_305_ap_start = grp_operator_s_fu_305_ap_start_reg;

assign grp_operator_s_fu_312_ap_start = grp_operator_s_fu_312_ap_start_reg;

assign grp_operator_s_fu_319_ap_start = grp_operator_s_fu_319_ap_start_reg;

assign grp_operator_s_fu_326_ap_start = grp_operator_s_fu_326_ap_start_reg;

assign grp_operator_s_fu_333_ap_start = grp_operator_s_fu_333_ap_start_reg;

assign grp_operator_s_fu_340_ap_start = grp_operator_s_fu_340_ap_start_reg;

assign grp_operator_s_fu_347_ap_start = grp_operator_s_fu_347_ap_start_reg;

assign grp_operator_s_fu_354_ap_start = grp_operator_s_fu_354_ap_start_reg;

assign grp_operator_s_fu_361_ap_start = grp_operator_s_fu_361_ap_start_reg;

assign grp_operator_s_fu_368_ap_start = grp_operator_s_fu_368_ap_start_reg;

assign grp_operator_s_fu_368_n_V = $signed(trunc_ln708_10_reg_1671);

assign grp_operator_s_fu_375_ap_start = grp_operator_s_fu_375_ap_start_reg;

assign grp_operator_s_fu_382_ap_start = grp_operator_s_fu_382_ap_start_reg;

assign grp_operator_s_fu_389_ap_start = grp_operator_s_fu_389_ap_start_reg;

assign lhs_V_1_fu_493_p3 = {{p_Val2_1_reg_1480}, {10'd0}};

assign lhs_V_2_fu_673_p3 = {{p_Val2_5_reg_1495_pp0_iter1_reg}, {20'd0}};

assign lhs_V_3_fu_512_p3 = {{p_Val2_5_reg_1495}, {10'd0}};

assign lhs_V_4_fu_787_p3 = {{mul_ln728_fu_1374_p2}, {20'd0}};

assign lhs_V_5_fu_483_p1 = p_Val2_1_fu_420_p4;

assign lhs_V_6_fu_996_p3 = {{ret_V_45_reg_1614_pp0_iter3_reg}, {10'd0}};

assign lhs_V_fu_748_p1 = $signed(p_Val2_s_reg_1465_pp0_iter2_reg);

assign mul_ln1192_2_fu_1369_p0 = sext_ln728_1_reg_1508_pp0_iter2_reg;

assign mul_ln1192_2_fu_1369_p1 = 26'd798;

assign mul_ln1192_3_fu_1176_p0 = p_6_reg_1655_pp0_iter5_reg;

assign mul_ln1192_3_fu_1176_p1 = r_V_4_reg_1746;

assign mul_ln1192_3_fu_1176_p2 = ($signed(mul_ln1192_3_fu_1176_p0) * $signed(mul_ln1192_3_fu_1176_p1));

assign mul_ln1192_4_fu_1272_p0 = sext_ln728_1_fu_450_p1;

assign mul_ln1192_4_fu_1272_p1 = sext_ln728_1_fu_450_p1;

assign mul_ln1192_5_fu_781_p0 = r_V_5_reg_1594;

assign mul_ln1192_5_fu_781_p1 = ret_V_16_reg_1599;

assign mul_ln1192_5_fu_781_p2 = ($signed(mul_ln1192_5_fu_781_p0) * $signed(mul_ln1192_5_fu_781_p1));

assign mul_ln1192_7_fu_1105_p0 = ret_V_21_reg_1731;

assign mul_ln1192_7_fu_1105_p1 = ret_V_25_reg_1736;

assign mul_ln1192_7_fu_1105_p2 = ($signed(mul_ln1192_7_fu_1105_p0) * $signed(mul_ln1192_7_fu_1105_p1));

assign mul_ln1192_9_fu_1245_p0 = p_0_reg_1776_pp0_iter6_reg;

assign mul_ln1192_9_fu_1245_p1 = r_V_16_reg_1791;

assign mul_ln1192_9_fu_1245_p2 = ($signed(mul_ln1192_9_fu_1245_p0) * $signed(mul_ln1192_9_fu_1245_p1));

assign mul_ln1192_fu_667_p0 = p_Val2_s_reg_1465_pp0_iter1_reg;

assign mul_ln1192_fu_667_p1 = r_V_1_reg_1549;

assign mul_ln1192_fu_667_p2 = ($signed(mul_ln1192_fu_667_p0) * $signed(mul_ln1192_fu_667_p1));

assign mul_ln700_1_fu_1040_p0 = add_ln1192_reg_1701;

assign mul_ln700_1_fu_1040_p1 = mul_ln700_reg_1696;

assign mul_ln700_1_fu_1040_p2 = ($signed(mul_ln700_1_fu_1040_p0) * $signed(mul_ln700_1_fu_1040_p1));

assign mul_ln700_2_fu_588_p0 = r_V_9_reg_1539;

assign mul_ln700_2_fu_588_p2 = ($signed(mul_ln700_2_fu_588_p0) * $signed('hD20));

assign mul_ln700_3_fu_1310_p0 = sext_ln727_fu_490_p1;

assign mul_ln700_3_fu_1310_p1 = 26'd3360;

assign mul_ln700_fu_874_p0 = ret_V_4_reg_1635;

assign mul_ln700_fu_874_p1 = ret_V_2_fu_861_p2;

assign mul_ln700_fu_874_p2 = ($signed(mul_ln700_fu_874_p0) * $signed(mul_ln700_fu_874_p1));

assign mul_ln728_1_fu_1412_p0 = sext_ln728_1_reg_1508_pp0_iter3_reg;

assign mul_ln728_1_fu_1412_p1 = 26'd564;

assign mul_ln728_2_fu_1418_p0 = sext_ln1118_12_fu_969_p1;

assign mul_ln728_2_fu_1418_p1 = 22'd552;

assign mul_ln728_3_fu_1444_p1 = 22'd552;

assign mul_ln728_4_fu_1317_p0 = sext_ln728_fu_487_p1;

assign mul_ln728_4_fu_1317_p1 = 26'd6720;

assign mul_ln728_fu_1374_p1 = 25'd33554150;

assign p_Val2_1_fu_420_p4 = {{x_V_in_sig[239:224]}};

assign p_Val2_2_fu_406_p4 = {{x_V_in_sig[63:48]}};

assign p_Val2_s_fu_396_p4 = {{x_V_in_sig[47:32]}};

assign r_V_14_fu_742_p0 = sext_ln1116_6_fu_739_p1;

assign r_V_14_fu_742_p1 = sext_ln1116_6_fu_739_p1;

assign r_V_14_fu_742_p2 = ($signed(r_V_14_fu_742_p0) * $signed(r_V_14_fu_742_p1));

assign r_V_19_fu_709_p0 = r_V_6_reg_1564;

assign r_V_19_fu_709_p2 = ($signed(r_V_19_fu_709_p0) * $signed('h9CE));

assign r_V_1_fu_1304_p0 = r_V_fu_509_p1;

assign r_V_1_fu_1304_p1 = r_V_fu_509_p1;

assign r_V_21_fu_1381_p1 = 25'd241;

assign r_V_22_fu_1185_p2 = ($signed(12'd0) - $signed(sext_ln1253_fu_1182_p1));

assign r_V_23_fu_1451_p0 = sext_ln1116_5_fu_1127_p1;

assign r_V_23_fu_1451_p1 = sext_ln1116_5_fu_1127_p1;

assign r_V_24_fu_816_p0 = r_V_14_reg_1624;

assign r_V_24_fu_816_p2 = ($signed(r_V_24_fu_816_p0) * $signed('h125D));

assign r_V_4_fu_1058_p0 = r_V_2_reg_1711;

assign r_V_4_fu_1058_p1 = ret_V_13_fu_1046_p2;

assign r_V_4_fu_1058_p2 = ($signed(r_V_4_fu_1058_p0) * $signed(r_V_4_fu_1058_p1));

assign r_V_5_fu_1341_p1 = 27'd551;

assign r_V_6_fu_579_p0 = sext_ln1116_3_fu_576_p1;

assign r_V_6_fu_579_p1 = sext_ln1116_3_fu_576_p1;

assign r_V_6_fu_579_p2 = ($signed(r_V_6_fu_579_p0) * $signed(r_V_6_fu_579_p1));

assign r_V_8_fu_479_p1 = p_Val2_1_fu_420_p4;

assign r_V_9_fu_1289_p0 = r_V_8_fu_479_p1;

assign r_V_9_fu_1289_p1 = r_V_8_fu_479_p1;

assign r_V_fu_509_p1 = p_Val2_4_reg_1489;

assign ret_V_11_fu_924_p2 = ($signed(sext_ln703_1_fu_921_p1) + $signed(12'd3149));

assign ret_V_13_fu_1046_p2 = ($signed(ret_V_39_reg_1716) + $signed(22'd4109312));

assign ret_V_25_fu_1024_p2 = ($signed(ret_V_47_fu_1019_p2) + $signed(28'd264538112));

assign ret_V_2_fu_861_p2 = (sub_ln1193_fu_855_p2 + 39'd465567744);

assign ret_V_31_fu_1209_p2 = ($signed(sext_ln703_7_fu_1206_p1) + $signed(13'd232));

assign ret_V_34_fu_680_p2 = (mul_ln1192_fu_667_p2 + lhs_V_2_fu_673_p3);

assign ret_V_35_fu_887_p2 = ($signed(sext_ln1192_3_fu_883_p1) - $signed(sext_ln1192_2_fu_880_p1));

assign ret_V_36_fu_902_p2 = ($signed(grp_fu_1388_p3) + $signed(26'd809984));

assign ret_V_37_fu_1155_p2 = ($signed(mul_ln700_1_reg_1741) - $signed(rhs_V_fu_1151_p1));

assign ret_V_38_fu_537_p2 = ($signed(sub_ln1192_fu_531_p2) + $signed(26'd65478656));

assign ret_V_40_fu_1219_p2 = ($signed(mul_ln1192_3_reg_1786) + $signed(54'd17063320951455744));

assign ret_V_41_fu_464_p2 = ($signed(mul_ln1192_4_fu_1272_p2) + $signed(26'd65952768));

assign ret_V_43_fu_1083_p2 = ($signed(add_ln1192_19_fu_1078_p2) + $signed(46'd69647189671936));

assign ret_V_44_fu_614_p2 = (add_ln700_fu_601_p2 + rhs_V_5_fu_607_p3);

assign ret_V_45_fu_730_p2 = ($signed(lhs_V_5_reg_1529_pp0_iter1_reg) + $signed(rhs_V_6_fu_696_p1));

assign ret_V_47_fu_1019_p2 = ($signed(grp_fu_1435_p3) + $signed(sext_ln1192_18_fu_1015_p1));

assign ret_V_48_fu_1111_p2 = ($signed(mul_ln1192_7_fu_1105_p2) + $signed(46'd69326140866560));

assign ret_V_50_fu_1137_p2 = ($signed(sext_ln703_5_fu_1130_p1) - $signed(sext_ln703_6_fu_1134_p1));

assign ret_V_51_fu_1251_p2 = ($signed(mul_ln1192_9_fu_1245_p2) + $signed(45'd34248069218304));

assign ret_V_fu_751_p2 = ($signed(lhs_V_fu_748_p1) + $signed(17'd130131));

assign rhs_V_1_fu_524_p3 = {{p_Val2_2_reg_1472}, {10'd0}};

assign rhs_V_2_fu_957_p3 = {{mul_ln728_1_fu_1412_p2}, {20'd0}};

assign rhs_V_3_fu_979_p1 = $signed(tmp_5_fu_972_p3);

assign rhs_V_4_fu_1074_p1 = $signed(tmp_6_fu_1067_p3);

assign rhs_V_5_fu_607_p3 = {{mul_ln728_4_fu_1317_p2}, {10'd0}};

assign rhs_V_6_fu_696_p1 = p_Val2_5_reg_1495_pp0_iter1_reg;

assign rhs_V_fu_1151_p1 = $signed(tmp_4_fu_1143_p3);

assign sext_ln1116_3_fu_576_p1 = ret_V_18_reg_1534;

assign sext_ln1116_5_fu_1127_p1 = $signed(p_2_reg_1676_pp0_iter4_reg);

assign sext_ln1116_6_fu_739_p1 = ret_V_28_reg_1579;

assign sext_ln1116_fu_765_p1 = $signed(grp_operator_s_fu_284_ap_return);

assign sext_ln1118_12_fu_969_p1 = p_6_reg_1655;

assign sext_ln1118_7_fu_934_p1 = p_Val2_5_reg_1495_pp0_iter3_reg;

assign sext_ln1118_8_fu_944_p1 = $signed(shl_ln1118_2_fu_937_p3);

assign sext_ln1118_fu_851_p1 = $signed(shl_ln1118_1_fu_844_p3);

assign sext_ln1192_10_fu_794_p1 = $signed(lhs_V_4_fu_787_p3);

assign sext_ln1192_18_fu_1015_p1 = $signed(tmp_9_fu_1007_p3);

assign sext_ln1192_2_fu_880_p1 = p_Val2_4_reg_1489_pp0_iter3_reg;

assign sext_ln1192_3_fu_883_p1 = $signed(grp_operator_s_fu_333_ap_return);

assign sext_ln1253_fu_1182_p1 = $signed(p_Val2_30_reg_1761);

assign sext_ln703_1_fu_921_p1 = $signed(p_Val2_s_24_reg_1645);

assign sext_ln703_5_fu_1130_p1 = $signed(grp_operator_s_fu_375_ap_return);

assign sext_ln703_6_fu_1134_p1 = $signed(p_Val2_36_reg_1686_pp0_iter4_reg);

assign sext_ln703_7_fu_1206_p1 = $signed(ret_V_50_reg_1771);

assign sext_ln727_fu_490_p1 = p_Val2_1_reg_1480;

assign sext_ln728_1_fu_450_p1 = p_Val2_s_fu_396_p4;

assign sext_ln728_fu_487_p1 = p_Val2_2_reg_1472;

assign shl_ln1118_1_fu_844_p3 = {{mul_ln1118_reg_1629}, {1'd0}};

assign shl_ln1118_2_fu_937_p3 = {{p_Val2_5_reg_1495_pp0_iter3_reg}, {5'd0}};

assign shl_ln1_fu_594_p3 = {{mul_ln700_3_fu_1310_p2}, {10'd0}};

assign shl_ln_fu_837_p3 = {{mul_ln1118_reg_1629}, {7'd0}};

assign sub_ln1192_1_fu_798_p2 = ($signed(sext_ln1192_10_fu_794_p1) - $signed(mul_ln1192_5_fu_781_p2));

assign sub_ln1192_fu_531_p2 = (add_ln1192_8_fu_519_p2 - rhs_V_1_fu_524_p3);

assign sub_ln1193_fu_855_p2 = ($signed(sext_ln1118_fu_851_p1) - $signed(shl_ln_fu_837_p3));

assign tmp_10_fu_1257_p4 = {{ret_V_51_fu_1251_p2[44:30]}};

assign tmp_4_fu_1143_p3 = {{grp_operator_s_fu_389_ap_return}, {50'd0}};

assign tmp_5_fu_972_p3 = {{mul_ln728_2_fu_1418_p2}, {20'd0}};

assign tmp_6_fu_1067_p3 = {{mul_ln728_3_fu_1444_p2}, {20'd0}};

assign tmp_7_fu_1194_p3 = {{r_V_22_fu_1185_p2}, {10'd0}};

assign tmp_9_fu_1007_p3 = {{grp_operator_s_fu_361_ap_return}, {10'd0}};

assign tmp_fu_1224_p4 = {{ret_V_40_fu_1219_p2[53:40]}};

assign trunc_ln1118_1_fu_553_p3 = {{tmp_8_reg_1519}, {11'd0}};

assign y_0_V = trunc_ln708_3_reg_1781;

assign y_1_V = $signed(tmp_fu_1224_p4);

assign y_2_V = trunc_ln708_9_reg_1751_pp0_iter6_reg;

assign y_3_V = trunc_ln708_6_reg_1756_pp0_iter6_reg;

assign y_4_V = $signed(tmp_10_fu_1257_p4);

always @ (posedge ap_clk) begin
    mul_ln700_reg_1696[0] <= 1'b0;
    mul_ln700_1_reg_1741[0] <= 1'b0;
end

endmodule //myproject
