// Seed: 3907501161
module module_0;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0
);
  initial id_2 <= -1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    id_36,
    input wand id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri id_7,
    output wire id_8,
    output tri id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wor id_16,
    input supply1 id_17,
    input wor id_18,
    output tri0 id_19,
    input wor id_20,
    input wor id_21,
    output tri id_22,
    input tri id_23,
    input supply1 id_24,
    input supply0 id_25,
    input tri id_26,
    input wand id_27,
    input tri0 id_28,
    input tri0 id_29,
    output supply0 id_30,
    input uwire id_31,
    input supply0 id_32,
    output supply1 id_33,
    output tri0 id_34
);
  wire id_37;
  tri1 id_38;
  id_39(
      id_16 < id_27, id_11
  );
  module_0 modCall_1 ();
  uwire id_40;
  assign id_38 = id_18;
  generate
    wire id_41;
    begin : LABEL_0
      assign id_38 = -1;
      assign id_36 = -1;
    end
  endgenerate
endmodule
