-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Mon Aug 10 18:22:09 2020
-- Host        : Marysia running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_GPU_DC_0_0_sim_netlist.vhdl
-- Design      : design_1_GPU_DC_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BLOCK_GEN is
  port (
    vga_clk_0 : out STD_LOGIC;
    vga_clk_1 : out STD_LOGIC;
    \hcount_out_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    hs_nxt : in STD_LOGIC;
    vga_clk : in STD_LOGIC;
    vs_nxt : in STD_LOGIC;
    vblank_timing : in STD_LOGIC;
    hblank_timing : in STD_LOGIC;
    line_data : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BLOCK_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BLOCK_GEN is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hblank_block : STD_LOGIC;
  signal vblank_block : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of hsync_out_reg_srl2 : label is "\inst/block_generator/hsync_out_reg_srl2 ";
  attribute srl_name of vsync_out_reg_srl2 : label is "\inst/block_generator/vsync_out_reg_srl2 ";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
hblank_out_reg: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => hblank_timing,
      Q => hblank_block,
      R => '0'
    );
\hcount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\hcount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\hcount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\hcount_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
hsync_out_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => vga_clk,
      D => hs_nxt,
      Q => vga_clk_0
    );
\rgb_out[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hblank_block,
      I1 => vblank_block,
      O => SR(0)
    );
\rgb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(0),
      Q => \rgb_out_reg[11]_0\(0),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(10),
      Q => \rgb_out_reg[11]_0\(10),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(11),
      Q => \rgb_out_reg[11]_0\(11),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => line_data(1),
      I1 => line_data(0),
      O => \hcount_out_reg[1]_0\,
      S => \^q\(0)
    );
\rgb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(1),
      Q => \rgb_out_reg[11]_0\(1),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(2),
      Q => \rgb_out_reg[11]_0\(2),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(3),
      Q => \rgb_out_reg[11]_0\(3),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(4),
      Q => \rgb_out_reg[11]_0\(4),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(5),
      Q => \rgb_out_reg[11]_0\(5),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(6),
      Q => \rgb_out_reg[11]_0\(6),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(7),
      Q => \rgb_out_reg[11]_0\(7),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(8),
      Q => \rgb_out_reg[11]_0\(8),
      R => \rgb_out_reg[0]_0\(0)
    );
\rgb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \rgb_out_reg[11]_1\(9),
      Q => \rgb_out_reg[11]_0\(9),
      R => \rgb_out_reg[0]_0\(0)
    );
vblank_out_reg: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => vblank_timing,
      Q => vblank_block,
      R => '0'
    );
vsync_out_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => vga_clk,
      D => vs_nxt,
      Q => vga_clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER is
  port (
    \out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \hcount_out_reg[4]\ : out STD_LOGIC;
    \rgb_out[11]_i_6__0\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_14__0_0\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_14__0_1\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_14__0_2\ : in STD_LOGIC;
    \rgb_out[11]_i_6__0_0\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_15_0\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_15_1\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_15_2\ : in STD_LOGIC;
    vcount : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgb_out_reg[11]_i_9\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_9_0\ : in STD_LOGIC;
    \rgb_out[11]_i_4__0_0\ : in STD_LOGIC;
    \rgb_out[11]_i_7__0_0\ : in STD_LOGIC;
    \rgb_out[11]_i_35__0_0\ : in STD_LOGIC;
    \rgb_out[11]_i_35__0_1\ : in STD_LOGIC;
    \rgb_out[11]_i_35__0_2\ : in STD_LOGIC;
    \rgb_out[11]_i_22__0_0\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_17_0\ : in STD_LOGIC;
    \rgb_out[11]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_reg[11]_i_17_1\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_17_2\ : in STD_LOGIC;
    \rgb_out[11]_i_22__0_1\ : in STD_LOGIC;
    \rgb_out_reg[0]\ : in STD_LOGIC;
    \rgb_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_out_reg[0]_1\ : in STD_LOGIC;
    \rgb_out[11]_i_3__0_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    vga_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal line_data : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \rgb_out[11]_i_117_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_18__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_35__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_37__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_43__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_44__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_50__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_52__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_89_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_97_n_0\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\rgb_out[11]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000041000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => vcount(0),
      I2 => vcount(1),
      I3 => vcount(2),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \rgb_out[11]_i_117_n_0\
    );
\rgb_out[11]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \rgb_out[11]_i_7__0_0\,
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \rgb_out[11]_i_18__0_n_0\
    );
\rgb_out[11]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_9\,
      I1 => \rgb_out[11]_i_50__0_n_0\,
      I2 => \^q\(0),
      I3 => \rgb_out_reg[11]_i_9_0\,
      I4 => \^q\(5),
      I5 => \rgb_out[11]_i_52__0_n_0\,
      O => \out_reg[0]_0\(0)
    );
\rgb_out[11]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_89_n_0\,
      I1 => \rgb_out_reg[11]_i_14__0_0\,
      I2 => \^q\(5),
      I3 => \rgb_out_reg[11]_i_14__0_1\,
      I4 => \^q\(2),
      I5 => \rgb_out_reg[11]_i_14__0_2\,
      O => \rgb_out[11]_i_35__0_n_0\
    );
\rgb_out[11]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_97_n_0\,
      I1 => \rgb_out_reg[11]_i_15_0\,
      I2 => \^q\(5),
      I3 => \rgb_out_reg[11]_i_15_1\,
      I4 => \^q\(2),
      I5 => \rgb_out_reg[11]_i_15_2\,
      O => \rgb_out[11]_i_37__0_n_0\
    );
\rgb_out[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_4__0_n_0\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[0]_0\(3),
      I3 => \rgb_out_reg[0]_1\,
      I4 => \rgb_out_reg[0]_0\(2),
      I5 => \rgb_out[11]_i_7__0_n_0\,
      O => \hcount_out_reg[4]\
    );
\rgb_out[11]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0808080"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_17_1\,
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \rgb_out_reg[11]_i_17_2\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \rgb_out[11]_i_43__0_n_0\
    );
\rgb_out[11]_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \rgb_out[11]_i_117_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \rgb_out_reg[11]_i_17_0\,
      I4 => \^q\(5),
      O => \rgb_out[11]_i_44__0_n_0\
    );
\rgb_out[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rgb_out[11]_i_8__0_n_0\,
      I2 => \^q\(5),
      I3 => \rgb_out_reg[0]_0\(0),
      I4 => \rgb_out_reg[0]_0\(1),
      I5 => \rgb_out[11]_i_3__0_1\,
      O => \rgb_out[11]_i_4__0_n_0\
    );
\rgb_out[11]_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rgb_out[11]_i_22__0_0\,
      I1 => \^q\(1),
      I2 => \rgb_out_reg[11]_i_17_0\,
      I3 => \^q\(2),
      I4 => \rgb_out[11]_i_117_n_0\,
      O => \rgb_out[11]_i_50__0_n_0\
    );
\rgb_out[11]_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \rgb_out[11]_i_22__0_1\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \rgb_out[11]_i_52__0_n_0\
    );
\rgb_out[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_3__0_0\(0),
      I1 => line_data(26),
      I2 => \rgb_out_reg[0]_0\(1),
      I3 => \^q\(0),
      I4 => \rgb_out[11]_i_18__0_n_0\,
      I5 => \rgb_out_reg[0]_0\(0),
      O => \rgb_out[11]_i_7__0_n_0\
    );
\rgb_out[11]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40FFFF4F400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rgb_out[11]_i_35__0_0\,
      I2 => \^q\(1),
      I3 => \rgb_out[11]_i_35__0_1\,
      I4 => \^q\(4),
      I5 => \rgb_out[11]_i_35__0_2\,
      O => \rgb_out[11]_i_89_n_0\
    );
\rgb_out[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000838000000000"
    )
        port map (
      I0 => \rgb_out[11]_i_4__0_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \rgb_out[11]_i_7__0_0\,
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \rgb_out[11]_i_8__0_n_0\
    );
\rgb_out[11]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F2F3F0F2F2F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => vcount(2),
      I4 => vcount(1),
      I5 => vcount(0),
      O => \rgb_out[11]_i_97_n_0\
    );
\rgb_out_reg[11]_i_14__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_35__0_n_0\,
      I1 => \rgb_out[11]_i_6__0\,
      O => \out_reg[0]_0\(1),
      S => \^q\(0)
    );
\rgb_out_reg[11]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_37__0_n_0\,
      I1 => \rgb_out[11]_i_6__0_0\,
      O => \out_reg[0]_0\(2),
      S => \^q\(0)
    );
\rgb_out_reg[11]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_43__0_n_0\,
      I1 => \rgb_out[11]_i_44__0_n_0\,
      O => line_data(26),
      S => \^q\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rgb_out_reg[0]\ : in STD_LOGIC;
    \rgb_out_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER__parameterized0\ : entity is "CLOCKER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER__parameterized0\ is
  signal \out_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_reg_n_0_[2]\ : STD_LOGIC;
  signal \text_generator/rgb_out_nxt1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rgb_out[0]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rgb_out[10]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rgb_out[1]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rgb_out[2]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rgb_out[3]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rgb_out[4]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rgb_out[5]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rgb_out[6]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rgb_out[7]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rgb_out[8]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rgb_out[9]_i_1__0\ : label is "soft_lutpair12";
begin
\out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \out_reg[2]_0\(0),
      Q => \out_reg_n_0_[0]\,
      R => '0'
    );
\out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \out_reg[2]_0\(1),
      Q => \text_generator/rgb_out_nxt1\,
      R => '0'
    );
\out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => \out_reg[2]_0\(2),
      Q => \out_reg_n_0_[2]\,
      R => '0'
    );
\rgb_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[0]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(0),
      O => D(0)
    );
\rgb_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[2]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(10),
      O => D(10)
    );
\rgb_out[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[2]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(11),
      O => D(11)
    );
\rgb_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[0]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(1),
      O => D(1)
    );
\rgb_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[0]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(2),
      O => D(2)
    );
\rgb_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[0]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(3),
      O => D(3)
    );
\rgb_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \text_generator/rgb_out_nxt1\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(4),
      O => D(4)
    );
\rgb_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \text_generator/rgb_out_nxt1\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(5),
      O => D(5)
    );
\rgb_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \text_generator/rgb_out_nxt1\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(6),
      O => D(6)
    );
\rgb_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \text_generator/rgb_out_nxt1\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(7),
      O => D(7)
    );
\rgb_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[2]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(8),
      O => D(8)
    );
\rgb_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_reg_n_0_[2]\,
      I1 => \rgb_out_reg[0]\,
      I2 => \rgb_out_reg[11]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0_AXI_LITE is
  port (
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    vga_clk_0 : out STD_LOGIC;
    vga_clk_1 : out STD_LOGIC;
    vga_clk_2 : out STD_LOGIC;
    vga_clk_3 : out STD_LOGIC;
    vga_clk_4 : out STD_LOGIC;
    vga_clk_5 : out STD_LOGIC;
    vga_clk_6 : out STD_LOGIC;
    vga_clk_7 : out STD_LOGIC;
    vga_clk_8 : out STD_LOGIC;
    vga_clk_9 : out STD_LOGIC;
    vga_clk_10 : out STD_LOGIC;
    vga_clk_11 : out STD_LOGIC;
    vga_clk_12 : out STD_LOGIC;
    vga_clk_13 : out STD_LOGIC;
    vga_clk_14 : out STD_LOGIC;
    vga_clk_15 : out STD_LOGIC;
    vga_clk_16 : out STD_LOGIC;
    vga_clk_17 : out STD_LOGIC;
    vga_clk_18 : out STD_LOGIC;
    vga_clk_19 : out STD_LOGIC;
    vga_clk_20 : out STD_LOGIC;
    vga_clk_21 : out STD_LOGIC;
    vga_clk_22 : out STD_LOGIC;
    vga_clk_23 : out STD_LOGIC;
    axi_lite_bvalid : out STD_LOGIC;
    axi_lite_rvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \vcount_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgb_out[11]_i_6_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_lite_aclk : in STD_LOGIC;
    vga_clk : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    block_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_lite_aresetn : in STD_LOGIC;
    axi_lite_awvalid : in STD_LOGIC;
    axi_lite_wvalid : in STD_LOGIC;
    axi_lite_bready : in STD_LOGIC;
    axi_lite_arvalid : in STD_LOGIC;
    axi_lite_rready : in STD_LOGIC;
    axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_lite_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_lite_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRC : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[2]_i_27_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out[2]_i_27_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out[2]_i_26_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vcount_nxt : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[5]_i_43_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[2]_i_43_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[8]_i_19_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgb_out[2]_i_35_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out[5]_i_27_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[5]_i_19_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgb_out[5]_i_18_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rgb_out[5]_i_35_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[8]_i_27_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[8]_i_12_0\ : in STD_LOGIC;
    \rgb_out[8]_i_43_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out[11]_i_32_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[8]_i_35_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_out[11]_i_44_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_out[11]_i_60_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_out[11]_i_52_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_out_reg[0]\ : in STD_LOGIC;
    \rgb_out_reg[0]_0\ : in STD_LOGIC;
    \rgb_out[0]_i_8_0\ : in STD_LOGIC;
    \rgb_out[2]_i_7_0\ : in STD_LOGIC;
    \rgb_out[5]_i_9_0\ : in STD_LOGIC;
    \rgb_out[4]_i_8_0\ : in STD_LOGIC;
    \rgb_out[7]_i_4_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0_AXI_LITE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0_AXI_LITE is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_lite_bvalid\ : STD_LOGIC;
  signal \^axi_lite_rvalid\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal block_data_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_0_63_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_128_191_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_192_255_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_256_319_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_256_319_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_320_383_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_320_383_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_384_447_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_384_447_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_448_511_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_448_511_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_512_575_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_512_575_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_576_639_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_576_639_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_640_703_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_640_703_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_64_127_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal block_data_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal block_data_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal block_data_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal block_data_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal block_data_reg_704_767_12_14_n_2 : STD_LOGIC;
  signal block_data_reg_704_767_15_15_n_0 : STD_LOGIC;
  signal block_data_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal block_data_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal block_data_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal block_data_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal block_data_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal block_data_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal block_data_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal block_data_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal block_data_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal \out[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_2_n_0\ : STD_LOGIC;
  signal \out[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_3_n_0\ : STD_LOGIC;
  signal \out[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_4_n_0\ : STD_LOGIC;
  signal \out[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \out[1]_i_2_n_0\ : STD_LOGIC;
  signal \out[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \out[1]_i_3_n_0\ : STD_LOGIC;
  signal \out[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \out[1]_i_4_n_0\ : STD_LOGIC;
  signal \out[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \out[2]_i_2_n_0\ : STD_LOGIC;
  signal \out[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \out[2]_i_3_n_0\ : STD_LOGIC;
  signal \out[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \out[2]_i_4_n_0\ : STD_LOGIC;
  signal \out[3]_i_2_n_0\ : STD_LOGIC;
  signal \out[3]_i_3_n_0\ : STD_LOGIC;
  signal \out[3]_i_4_n_0\ : STD_LOGIC;
  signal \out[4]_i_2_n_0\ : STD_LOGIC;
  signal \out[4]_i_3_n_0\ : STD_LOGIC;
  signal \out[4]_i_4_n_0\ : STD_LOGIC;
  signal \out[5]_i_2_n_0\ : STD_LOGIC;
  signal \out[5]_i_4_n_0\ : STD_LOGIC;
  signal \out[5]_i_6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rgb_out[0]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[10]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_44_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_45_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_46_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_47_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_48_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_49_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_50_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_51_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_52_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_53_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_54_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_55_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_56_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_57_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_58_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_59_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_60_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[1]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[4]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[5]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[8]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_13_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_15_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_16_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_17_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_18_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_19_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_20_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_21_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_22_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_23_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_24_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_25_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_26_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_29_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_35_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_36_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_37_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_42_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_43_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out[9]_i_9_n_0\ : STD_LOGIC;
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal texture_data_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal texture_data_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1024_1087_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1024_1087_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1024_1087_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1024_1087_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1024_1087_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1024_1087_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1088_1151_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1088_1151_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1088_1151_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1088_1151_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1088_1151_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1088_1151_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1088_1151_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1152_1215_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1152_1215_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1152_1215_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1152_1215_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1152_1215_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1152_1215_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1152_1215_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1216_1279_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1216_1279_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1216_1279_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1216_1279_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1216_1279_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1216_1279_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1280_1343_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1280_1343_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1280_1343_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1280_1343_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1280_1343_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1280_1343_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1344_1407_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1344_1407_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1344_1407_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1344_1407_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1344_1407_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1344_1407_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1408_1471_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1408_1471_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1408_1471_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1408_1471_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1408_1471_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1408_1471_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1472_1535_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1472_1535_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1472_1535_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1472_1535_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1472_1535_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1472_1535_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1536_1599_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1536_1599_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1536_1599_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1536_1599_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1536_1599_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1536_1599_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1600_1663_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1600_1663_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1600_1663_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1600_1663_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1600_1663_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1600_1663_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1664_1727_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1664_1727_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1664_1727_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1664_1727_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1664_1727_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1664_1727_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1728_1791_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1728_1791_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1728_1791_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1728_1791_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1728_1791_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1728_1791_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1792_1855_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1792_1855_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1792_1855_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1792_1855_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1792_1855_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1792_1855_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1856_1919_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1856_1919_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1856_1919_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1856_1919_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1856_1919_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1856_1919_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1856_1919_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1920_1983_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1920_1983_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1920_1983_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1920_1983_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1920_1983_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1920_1983_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1920_1983_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_192_255_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_1984_2047_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_1984_2047_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_1984_2047_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_1984_2047_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_1984_2047_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_1984_2047_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2048_2111_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2048_2111_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2048_2111_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2048_2111_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2048_2111_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2048_2111_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2048_2111_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2112_2175_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2112_2175_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2112_2175_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2112_2175_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2112_2175_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2112_2175_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2112_2175_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2176_2239_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2176_2239_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2176_2239_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2176_2239_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2176_2239_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2176_2239_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2176_2239_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2240_2303_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2240_2303_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2240_2303_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2240_2303_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2240_2303_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2240_2303_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2240_2303_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2304_2367_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2304_2367_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2304_2367_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2304_2367_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2304_2367_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2304_2367_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2304_2367_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2368_2431_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2368_2431_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2368_2431_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2368_2431_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2368_2431_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2368_2431_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2368_2431_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2432_2495_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2432_2495_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2432_2495_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2432_2495_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2432_2495_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2432_2495_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2432_2495_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2496_2559_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2496_2559_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2496_2559_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2496_2559_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2496_2559_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2496_2559_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2496_2559_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2560_2623_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2560_2623_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2560_2623_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2560_2623_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2560_2623_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2560_2623_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2560_2623_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2624_2687_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2624_2687_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2624_2687_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2624_2687_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2624_2687_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2624_2687_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2624_2687_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2688_2751_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2688_2751_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2688_2751_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2688_2751_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2688_2751_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2688_2751_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2688_2751_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2752_2815_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2752_2815_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2752_2815_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2752_2815_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2752_2815_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2752_2815_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2752_2815_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2816_2879_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2816_2879_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2816_2879_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2816_2879_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2816_2879_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2816_2879_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2816_2879_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2880_2943_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2880_2943_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2880_2943_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2880_2943_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2880_2943_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2880_2943_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2880_2943_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_2944_3007_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_2944_3007_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_2944_3007_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_2944_3007_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_2944_3007_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_2944_3007_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_2944_3007_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3008_3071_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3008_3071_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3008_3071_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3008_3071_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3008_3071_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3008_3071_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3008_3071_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3072_3135_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3072_3135_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3072_3135_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3072_3135_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3072_3135_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3072_3135_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3072_3135_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3136_3199_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3136_3199_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3136_3199_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3136_3199_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3136_3199_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3136_3199_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3136_3199_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3200_3263_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3200_3263_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3200_3263_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3200_3263_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3200_3263_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3200_3263_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3200_3263_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3264_3327_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3264_3327_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3264_3327_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3264_3327_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3264_3327_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3264_3327_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3264_3327_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3328_3391_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3328_3391_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3328_3391_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3328_3391_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3328_3391_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3328_3391_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3328_3391_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3392_3455_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3392_3455_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3392_3455_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3392_3455_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3392_3455_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3392_3455_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3392_3455_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3392_3455_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3456_3519_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3456_3519_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3456_3519_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3456_3519_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3456_3519_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3456_3519_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3456_3519_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3520_3583_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3520_3583_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3520_3583_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3520_3583_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3520_3583_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3520_3583_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3520_3583_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3584_3647_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3584_3647_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3584_3647_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3584_3647_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3584_3647_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3584_3647_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3584_3647_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3648_3711_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3648_3711_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3648_3711_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3648_3711_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3648_3711_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3648_3711_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3648_3711_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3712_3775_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3712_3775_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3712_3775_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3712_3775_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3712_3775_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3712_3775_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3712_3775_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3776_3839_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3776_3839_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3776_3839_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3776_3839_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3776_3839_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3776_3839_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3776_3839_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3840_3903_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3840_3903_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3840_3903_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3840_3903_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3840_3903_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3840_3903_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3840_3903_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3904_3967_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3904_3967_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3904_3967_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3904_3967_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3904_3967_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3904_3967_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3904_3967_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_3968_4031_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_3968_4031_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_3968_4031_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_3968_4031_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_3968_4031_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_3968_4031_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_3968_4031_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4032_4095_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4032_4095_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4032_4095_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4032_4095_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4032_4095_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4032_4095_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4032_4095_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4096_4159_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4096_4159_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4096_4159_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4096_4159_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4096_4159_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4096_4159_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4096_4159_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4096_4159_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4096_4159_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4096_4159_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4096_4159_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4096_4159_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4096_4159_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4160_4223_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4160_4223_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4160_4223_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4160_4223_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4160_4223_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4160_4223_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4160_4223_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4160_4223_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4160_4223_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4160_4223_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4160_4223_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4160_4223_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4160_4223_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4224_4287_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4224_4287_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4224_4287_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4224_4287_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4224_4287_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4224_4287_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4224_4287_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4224_4287_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4224_4287_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4224_4287_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4224_4287_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4224_4287_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4224_4287_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4288_4351_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4288_4351_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4288_4351_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4288_4351_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4288_4351_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4288_4351_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4288_4351_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4288_4351_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4288_4351_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4288_4351_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4288_4351_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4288_4351_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4288_4351_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4352_4415_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4352_4415_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4352_4415_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4352_4415_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4352_4415_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4352_4415_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4352_4415_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4352_4415_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4352_4415_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4352_4415_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4352_4415_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4352_4415_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4352_4415_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4416_4479_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4416_4479_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4416_4479_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4416_4479_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4416_4479_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4416_4479_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4416_4479_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4416_4479_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4416_4479_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4416_4479_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4416_4479_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4416_4479_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4416_4479_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4480_4543_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4480_4543_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4480_4543_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4480_4543_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4480_4543_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4480_4543_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4480_4543_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4480_4543_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4480_4543_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4480_4543_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4480_4543_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4480_4543_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4480_4543_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4544_4607_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4544_4607_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4544_4607_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4544_4607_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4544_4607_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4544_4607_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4544_4607_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4544_4607_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4544_4607_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4544_4607_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4544_4607_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4544_4607_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4544_4607_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4608_4671_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4608_4671_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4608_4671_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4608_4671_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4608_4671_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4608_4671_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4608_4671_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4608_4671_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4608_4671_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4608_4671_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4608_4671_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4608_4671_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4608_4671_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4672_4735_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4672_4735_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4672_4735_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4672_4735_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4672_4735_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4672_4735_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4672_4735_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4672_4735_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4672_4735_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4672_4735_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4672_4735_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4672_4735_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4672_4735_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4736_4799_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4736_4799_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4736_4799_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4736_4799_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4736_4799_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4736_4799_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4736_4799_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4736_4799_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4736_4799_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4736_4799_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4736_4799_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4736_4799_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4736_4799_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4800_4863_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4800_4863_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4800_4863_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4800_4863_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4800_4863_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4800_4863_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4800_4863_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4800_4863_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4800_4863_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4800_4863_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4800_4863_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4800_4863_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4800_4863_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4864_4927_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4864_4927_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4864_4927_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4864_4927_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4864_4927_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4864_4927_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4864_4927_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4864_4927_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4864_4927_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4864_4927_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4864_4927_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4864_4927_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4864_4927_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4928_4991_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4928_4991_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4928_4991_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4928_4991_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4928_4991_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4928_4991_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4928_4991_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4928_4991_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4928_4991_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4928_4991_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4928_4991_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4928_4991_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4928_4991_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_4992_5055_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_4992_5055_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_4992_5055_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_4992_5055_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_4992_5055_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_4992_5055_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_4992_5055_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_4992_5055_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_4992_5055_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_4992_5055_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_4992_5055_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_4992_5055_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_4992_5055_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5056_5119_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5056_5119_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5056_5119_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5056_5119_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5056_5119_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5056_5119_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5056_5119_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5056_5119_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5056_5119_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5056_5119_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5056_5119_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5056_5119_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5056_5119_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5120_5183_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5120_5183_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5120_5183_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5120_5183_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5120_5183_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5120_5183_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5120_5183_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5120_5183_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5120_5183_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5120_5183_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5120_5183_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5120_5183_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5120_5183_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5184_5247_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5184_5247_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5184_5247_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5184_5247_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5184_5247_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5184_5247_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5184_5247_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5184_5247_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5184_5247_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5184_5247_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5184_5247_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5184_5247_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5184_5247_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5248_5311_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5248_5311_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5248_5311_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5248_5311_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5248_5311_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5248_5311_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5248_5311_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5248_5311_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5248_5311_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5248_5311_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5248_5311_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5248_5311_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5248_5311_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5312_5375_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5312_5375_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5312_5375_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5312_5375_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5312_5375_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5312_5375_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5312_5375_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5312_5375_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5312_5375_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5312_5375_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5312_5375_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5312_5375_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5312_5375_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5376_5439_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5376_5439_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5376_5439_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5376_5439_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5376_5439_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5376_5439_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5376_5439_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5376_5439_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5376_5439_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5376_5439_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5376_5439_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5376_5439_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5376_5439_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5440_5503_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5440_5503_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5440_5503_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5440_5503_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5440_5503_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5440_5503_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5440_5503_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5440_5503_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5440_5503_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5440_5503_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5440_5503_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5440_5503_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5440_5503_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5440_5503_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5504_5567_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5504_5567_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5504_5567_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5504_5567_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5504_5567_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5504_5567_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5504_5567_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5504_5567_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5504_5567_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5504_5567_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5504_5567_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5504_5567_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5504_5567_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5568_5631_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5568_5631_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5568_5631_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5568_5631_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5568_5631_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5568_5631_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5568_5631_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5568_5631_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5568_5631_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5568_5631_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5568_5631_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5568_5631_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5568_5631_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5632_5695_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5632_5695_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5632_5695_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5632_5695_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5632_5695_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5632_5695_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5632_5695_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5632_5695_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5632_5695_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5632_5695_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5632_5695_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5632_5695_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5632_5695_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5696_5759_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5696_5759_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5696_5759_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5696_5759_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5696_5759_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5696_5759_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5696_5759_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5696_5759_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5696_5759_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5696_5759_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5696_5759_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5696_5759_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5696_5759_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5760_5823_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5760_5823_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5760_5823_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5760_5823_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5760_5823_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5760_5823_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5760_5823_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5760_5823_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5760_5823_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5760_5823_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5760_5823_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5760_5823_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5760_5823_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5824_5887_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5824_5887_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5824_5887_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5824_5887_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5824_5887_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5824_5887_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5824_5887_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5824_5887_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5824_5887_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5824_5887_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5824_5887_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5824_5887_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5824_5887_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5888_5951_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5888_5951_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5888_5951_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5888_5951_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5888_5951_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5888_5951_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5888_5951_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5888_5951_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5888_5951_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5888_5951_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5888_5951_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5888_5951_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5888_5951_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_5952_6015_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_5952_6015_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_5952_6015_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_5952_6015_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_5952_6015_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_5952_6015_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_5952_6015_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_5952_6015_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_5952_6015_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_5952_6015_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_5952_6015_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_5952_6015_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_5952_6015_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6016_6079_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6016_6079_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6016_6079_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6016_6079_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6016_6079_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6016_6079_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6016_6079_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6016_6079_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6016_6079_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6016_6079_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6016_6079_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6016_6079_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6016_6079_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6080_6143_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6080_6143_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6080_6143_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6080_6143_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6080_6143_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6080_6143_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6080_6143_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6080_6143_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6080_6143_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6080_6143_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6080_6143_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6080_6143_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6080_6143_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6144_6207_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6144_6207_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6144_6207_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6144_6207_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6144_6207_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6144_6207_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6144_6207_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6144_6207_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6144_6207_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6144_6207_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6144_6207_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6144_6207_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6144_6207_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6208_6271_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6208_6271_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6208_6271_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6208_6271_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6208_6271_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6208_6271_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6208_6271_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6208_6271_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6208_6271_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6208_6271_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6208_6271_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6208_6271_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6208_6271_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6272_6335_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6272_6335_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6272_6335_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6272_6335_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6272_6335_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6272_6335_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6272_6335_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6272_6335_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6272_6335_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6272_6335_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6272_6335_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6272_6335_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6272_6335_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6336_6399_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6336_6399_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6336_6399_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6336_6399_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6336_6399_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6336_6399_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6336_6399_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6336_6399_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6336_6399_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6336_6399_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6336_6399_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6336_6399_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6336_6399_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6336_6399_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6400_6463_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6400_6463_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6400_6463_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6400_6463_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6400_6463_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6400_6463_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6400_6463_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6400_6463_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6400_6463_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6400_6463_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6400_6463_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6400_6463_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6400_6463_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6464_6527_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6464_6527_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6464_6527_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6464_6527_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6464_6527_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6464_6527_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6464_6527_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6464_6527_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6464_6527_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6464_6527_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6464_6527_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6464_6527_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6464_6527_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_64_127_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6528_6591_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6528_6591_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6528_6591_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6528_6591_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6528_6591_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6528_6591_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6528_6591_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6528_6591_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6528_6591_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6528_6591_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6528_6591_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6528_6591_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6528_6591_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6592_6655_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6592_6655_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6592_6655_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6592_6655_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6592_6655_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6592_6655_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6592_6655_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6592_6655_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6592_6655_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6592_6655_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6592_6655_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6592_6655_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6592_6655_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6656_6719_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6656_6719_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6656_6719_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6656_6719_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6656_6719_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6656_6719_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6656_6719_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6656_6719_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6656_6719_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6656_6719_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6656_6719_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6656_6719_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6656_6719_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6720_6783_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6720_6783_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6720_6783_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6720_6783_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6720_6783_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6720_6783_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6720_6783_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6720_6783_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6720_6783_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6720_6783_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6720_6783_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6720_6783_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6720_6783_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6784_6847_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6784_6847_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6784_6847_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6784_6847_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6784_6847_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6784_6847_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6784_6847_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6784_6847_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6784_6847_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6784_6847_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6784_6847_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6784_6847_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6784_6847_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6848_6911_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6848_6911_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6848_6911_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6848_6911_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6848_6911_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6848_6911_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6848_6911_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6848_6911_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6848_6911_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6848_6911_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6848_6911_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6848_6911_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6848_6911_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6912_6975_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6912_6975_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6912_6975_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6912_6975_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6912_6975_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6912_6975_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6912_6975_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6912_6975_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6912_6975_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6912_6975_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6912_6975_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6912_6975_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6912_6975_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_6976_7039_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_6976_7039_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_6976_7039_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_6976_7039_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_6976_7039_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_6976_7039_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_6976_7039_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_6976_7039_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_6976_7039_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_6976_7039_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_6976_7039_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_6976_7039_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_6976_7039_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7040_7103_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7040_7103_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7040_7103_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7040_7103_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7040_7103_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7040_7103_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7040_7103_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7040_7103_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7040_7103_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7040_7103_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7040_7103_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7040_7103_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7040_7103_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7104_7167_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7104_7167_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7104_7167_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7104_7167_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7104_7167_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7104_7167_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7104_7167_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7104_7167_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7104_7167_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7104_7167_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7104_7167_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7104_7167_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7104_7167_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7168_7231_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7168_7231_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7168_7231_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7168_7231_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7168_7231_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7168_7231_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7168_7231_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7168_7231_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7168_7231_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7168_7231_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7168_7231_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7168_7231_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7168_7231_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7232_7295_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7232_7295_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7232_7295_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7232_7295_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7232_7295_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7232_7295_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7232_7295_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7232_7295_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7232_7295_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7232_7295_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7232_7295_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7232_7295_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7232_7295_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7296_7359_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7296_7359_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7296_7359_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7296_7359_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7296_7359_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7296_7359_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7296_7359_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7296_7359_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7296_7359_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7296_7359_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7296_7359_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7296_7359_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7296_7359_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7360_7423_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7360_7423_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7360_7423_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7360_7423_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7360_7423_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7360_7423_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7360_7423_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7360_7423_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7360_7423_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7360_7423_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7360_7423_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7360_7423_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7360_7423_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7424_7487_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7424_7487_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7424_7487_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7424_7487_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7424_7487_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7424_7487_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7424_7487_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7424_7487_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7424_7487_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7424_7487_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7424_7487_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7424_7487_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7424_7487_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7488_7551_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7488_7551_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7488_7551_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7488_7551_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7488_7551_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7488_7551_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7488_7551_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7488_7551_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7488_7551_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7488_7551_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7488_7551_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7488_7551_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7488_7551_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7552_7615_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7552_7615_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7552_7615_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7552_7615_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7552_7615_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7552_7615_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7552_7615_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7552_7615_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7552_7615_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7552_7615_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7552_7615_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7552_7615_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7552_7615_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7616_7679_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7616_7679_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7616_7679_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7616_7679_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7616_7679_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7616_7679_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7616_7679_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7616_7679_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7616_7679_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7616_7679_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7616_7679_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7616_7679_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7616_7679_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7680_7743_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7680_7743_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7680_7743_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7680_7743_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7680_7743_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7680_7743_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7680_7743_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7680_7743_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7680_7743_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7680_7743_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7680_7743_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7680_7743_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7680_7743_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_768_831_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_768_831_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_768_831_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_768_831_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_768_831_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_768_831_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7744_7807_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7744_7807_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7744_7807_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7744_7807_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7744_7807_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7744_7807_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7744_7807_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7744_7807_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7744_7807_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7744_7807_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7744_7807_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7744_7807_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7744_7807_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7808_7871_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7808_7871_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7808_7871_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7808_7871_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7808_7871_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7808_7871_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7808_7871_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7808_7871_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7808_7871_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7808_7871_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7808_7871_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7808_7871_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7808_7871_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7872_7935_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7872_7935_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7872_7935_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7872_7935_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7872_7935_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7872_7935_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7872_7935_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7872_7935_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7872_7935_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7872_7935_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7872_7935_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7872_7935_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7872_7935_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_7936_7999_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_7936_7999_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_7936_7999_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_7936_7999_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_7936_7999_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_7936_7999_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_7936_7999_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_7936_7999_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_7936_7999_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_7936_7999_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_7936_7999_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_7936_7999_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_7936_7999_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_8000_8063_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_8000_8063_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_8000_8063_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_8000_8063_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_8000_8063_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_8000_8063_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_8000_8063_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_8000_8063_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_8000_8063_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_8000_8063_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_8000_8063_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_8000_8063_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_8000_8063_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_8064_8127_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_8064_8127_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_8064_8127_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_8064_8127_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_8064_8127_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_8064_8127_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_8064_8127_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_8064_8127_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_8064_8127_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_8064_8127_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_8064_8127_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_8064_8127_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_8064_8127_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_8128_8191_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_8128_8191_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_8128_8191_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_8128_8191_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_8128_8191_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_8128_8191_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_8128_8191_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_8128_8191_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_8128_8191_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_8128_8191_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_8128_8191_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_8128_8191_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_8128_8191_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_832_895_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_832_895_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_832_895_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_832_895_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_832_895_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_832_895_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_896_959_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_896_959_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_896_959_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_896_959_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_896_959_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_896_959_9_11_n_2 : STD_LOGIC;
  signal texture_data_reg_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal texture_data_reg_960_1023_0_2_i_2_n_0 : STD_LOGIC;
  signal texture_data_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal texture_data_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal texture_data_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal texture_data_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal texture_data_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal texture_data_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal texture_data_reg_960_1023_6_8_n_0 : STD_LOGIC;
  signal texture_data_reg_960_1023_6_8_n_1 : STD_LOGIC;
  signal texture_data_reg_960_1023_6_8_n_2 : STD_LOGIC;
  signal texture_data_reg_960_1023_9_11_n_0 : STD_LOGIC;
  signal texture_data_reg_960_1023_9_11_n_1 : STD_LOGIC;
  signal texture_data_reg_960_1023_9_11_n_2 : STD_LOGIC;
  signal NLW_block_data_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_0_63_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_128_191_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_192_255_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_256_319_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_320_383_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_384_447_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_448_511_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_512_575_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_576_639_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_640_703_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_64_127_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_704_767_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_block_data_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1024_1087_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1024_1087_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1088_1151_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1088_1151_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1152_1215_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1152_1215_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1216_1279_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1216_1279_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1280_1343_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1280_1343_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1344_1407_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1344_1407_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1408_1471_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1408_1471_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1472_1535_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1472_1535_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1536_1599_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1536_1599_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1600_1663_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1600_1663_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1664_1727_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1664_1727_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1728_1791_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1728_1791_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1792_1855_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1792_1855_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1856_1919_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1856_1919_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1920_1983_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1920_1983_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1984_2047_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_1984_2047_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2048_2111_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2048_2111_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2112_2175_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2112_2175_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2176_2239_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2176_2239_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2240_2303_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2240_2303_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2304_2367_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2304_2367_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2368_2431_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2368_2431_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2432_2495_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2432_2495_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2496_2559_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2496_2559_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2560_2623_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2560_2623_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2624_2687_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2624_2687_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2688_2751_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2688_2751_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2752_2815_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2752_2815_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2816_2879_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2816_2879_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2880_2943_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2880_2943_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2944_3007_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_2944_3007_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3008_3071_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3008_3071_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3072_3135_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3072_3135_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3136_3199_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3136_3199_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3200_3263_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3200_3263_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3264_3327_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3264_3327_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3328_3391_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3328_3391_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3392_3455_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3392_3455_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3456_3519_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3456_3519_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3520_3583_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3520_3583_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3584_3647_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3584_3647_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3648_3711_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3648_3711_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3712_3775_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3712_3775_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3776_3839_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3776_3839_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3840_3903_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3840_3903_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3904_3967_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3904_3967_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3968_4031_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_3968_4031_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4032_4095_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4032_4095_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4096_4159_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4096_4159_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4096_4159_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4096_4159_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4160_4223_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4160_4223_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4160_4223_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4160_4223_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4224_4287_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4224_4287_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4224_4287_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4224_4287_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4288_4351_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4288_4351_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4288_4351_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4288_4351_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4352_4415_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4352_4415_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4352_4415_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4352_4415_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4416_4479_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4416_4479_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4416_4479_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4416_4479_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4480_4543_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4480_4543_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4480_4543_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4480_4543_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4544_4607_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4544_4607_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4544_4607_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4544_4607_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4608_4671_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4608_4671_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4608_4671_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4608_4671_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4672_4735_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4672_4735_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4672_4735_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4672_4735_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4736_4799_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4736_4799_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4736_4799_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4736_4799_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4800_4863_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4800_4863_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4800_4863_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4800_4863_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4864_4927_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4864_4927_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4864_4927_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4864_4927_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4928_4991_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4928_4991_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4928_4991_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4928_4991_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4992_5055_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4992_5055_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4992_5055_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_4992_5055_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5056_5119_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5056_5119_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5056_5119_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5056_5119_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5120_5183_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5120_5183_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5120_5183_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5120_5183_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5184_5247_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5184_5247_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5184_5247_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5184_5247_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5248_5311_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5248_5311_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5248_5311_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5248_5311_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5312_5375_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5312_5375_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5312_5375_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5312_5375_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5376_5439_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5376_5439_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5376_5439_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5376_5439_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5440_5503_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5440_5503_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5440_5503_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5440_5503_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5504_5567_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5504_5567_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5504_5567_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5504_5567_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5568_5631_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5568_5631_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5568_5631_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5568_5631_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5632_5695_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5632_5695_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5632_5695_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5632_5695_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5696_5759_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5696_5759_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5696_5759_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5696_5759_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5760_5823_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5760_5823_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5760_5823_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5760_5823_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5824_5887_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5824_5887_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5824_5887_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5824_5887_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5888_5951_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5888_5951_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5888_5951_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5888_5951_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5952_6015_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5952_6015_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5952_6015_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_5952_6015_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6016_6079_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6016_6079_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6016_6079_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6016_6079_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6080_6143_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6080_6143_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6080_6143_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6080_6143_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6144_6207_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6144_6207_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6144_6207_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6144_6207_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6208_6271_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6208_6271_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6208_6271_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6208_6271_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6272_6335_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6272_6335_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6272_6335_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6272_6335_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6336_6399_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6336_6399_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6336_6399_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6336_6399_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6400_6463_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6400_6463_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6400_6463_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6400_6463_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6464_6527_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6464_6527_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6464_6527_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6464_6527_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6528_6591_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6528_6591_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6528_6591_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6528_6591_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6592_6655_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6592_6655_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6592_6655_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6592_6655_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6656_6719_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6656_6719_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6656_6719_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6656_6719_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6720_6783_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6720_6783_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6720_6783_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6720_6783_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6784_6847_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6784_6847_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6784_6847_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6784_6847_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6848_6911_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6848_6911_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6848_6911_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6848_6911_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6912_6975_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6912_6975_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6912_6975_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6912_6975_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6976_7039_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6976_7039_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6976_7039_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_6976_7039_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7040_7103_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7040_7103_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7040_7103_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7040_7103_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7104_7167_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7104_7167_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7104_7167_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7104_7167_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7168_7231_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7168_7231_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7168_7231_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7168_7231_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7232_7295_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7232_7295_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7232_7295_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7232_7295_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7296_7359_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7296_7359_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7296_7359_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7296_7359_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7360_7423_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7360_7423_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7360_7423_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7360_7423_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7424_7487_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7424_7487_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7424_7487_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7424_7487_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7488_7551_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7488_7551_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7488_7551_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7488_7551_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7552_7615_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7552_7615_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7552_7615_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7552_7615_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7616_7679_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7616_7679_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7616_7679_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7616_7679_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7680_7743_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7680_7743_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7680_7743_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7680_7743_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7744_7807_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7744_7807_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7744_7807_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7744_7807_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7808_7871_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7808_7871_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7808_7871_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7808_7871_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7872_7935_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7872_7935_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7872_7935_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7872_7935_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7936_7999_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7936_7999_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7936_7999_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_7936_7999_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8000_8063_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8000_8063_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8000_8063_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8000_8063_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8064_8127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8064_8127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8064_8127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8064_8127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8128_8191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8128_8191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8128_8191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_8128_8191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_texture_data_reg_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of block_data_reg_0_63_0_2 : label is 12288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of block_data_reg_0_63_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of block_data_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of block_data_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of block_data_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of block_data_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of block_data_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_0_63_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_0_63_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of block_data_reg_0_63_12_14 : label is 63;
  attribute ram_offset of block_data_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_0_63_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_0_63_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_0_63_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of block_data_reg_0_63_15_15 : label is 63;
  attribute ram_offset of block_data_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_0_63_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_0_63_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_0_63_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of block_data_reg_0_63_3_5 : label is 63;
  attribute ram_offset of block_data_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_0_63_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_0_63_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of block_data_reg_0_63_6_8 : label is 63;
  attribute ram_offset of block_data_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_0_63_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_0_63_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of block_data_reg_0_63_9_11 : label is 63;
  attribute ram_offset of block_data_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_128_191_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_128_191_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of block_data_reg_128_191_0_2 : label is 191;
  attribute ram_offset of block_data_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_128_191_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_128_191_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of block_data_reg_128_191_12_14 : label is 191;
  attribute ram_offset of block_data_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_128_191_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_128_191_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_128_191_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_128_191_15_15 : label is 128;
  attribute ram_addr_end of block_data_reg_128_191_15_15 : label is 191;
  attribute ram_offset of block_data_reg_128_191_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_128_191_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_128_191_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_128_191_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_128_191_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of block_data_reg_128_191_3_5 : label is 191;
  attribute ram_offset of block_data_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_128_191_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_128_191_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of block_data_reg_128_191_6_8 : label is 191;
  attribute ram_offset of block_data_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_128_191_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_128_191_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of block_data_reg_128_191_9_11 : label is 191;
  attribute ram_offset of block_data_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_192_255_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_192_255_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of block_data_reg_192_255_0_2 : label is 255;
  attribute ram_offset of block_data_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_192_255_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_192_255_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of block_data_reg_192_255_12_14 : label is 255;
  attribute ram_offset of block_data_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_192_255_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_192_255_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_192_255_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_192_255_15_15 : label is 192;
  attribute ram_addr_end of block_data_reg_192_255_15_15 : label is 255;
  attribute ram_offset of block_data_reg_192_255_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_192_255_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_192_255_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_192_255_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_192_255_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of block_data_reg_192_255_3_5 : label is 255;
  attribute ram_offset of block_data_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_192_255_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_192_255_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of block_data_reg_192_255_6_8 : label is 255;
  attribute ram_offset of block_data_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_192_255_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_192_255_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of block_data_reg_192_255_9_11 : label is 255;
  attribute ram_offset of block_data_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_256_319_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_256_319_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of block_data_reg_256_319_0_2 : label is 319;
  attribute ram_offset of block_data_reg_256_319_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_256_319_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_256_319_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_256_319_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_256_319_12_14 : label is 256;
  attribute ram_addr_end of block_data_reg_256_319_12_14 : label is 319;
  attribute ram_offset of block_data_reg_256_319_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_256_319_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_256_319_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_256_319_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_256_319_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_256_319_15_15 : label is 256;
  attribute ram_addr_end of block_data_reg_256_319_15_15 : label is 319;
  attribute ram_offset of block_data_reg_256_319_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_256_319_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_256_319_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_256_319_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_256_319_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of block_data_reg_256_319_3_5 : label is 319;
  attribute ram_offset of block_data_reg_256_319_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_256_319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_256_319_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_256_319_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_256_319_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_256_319_6_8 : label is 256;
  attribute ram_addr_end of block_data_reg_256_319_6_8 : label is 319;
  attribute ram_offset of block_data_reg_256_319_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_256_319_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_256_319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_256_319_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_256_319_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_256_319_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_256_319_9_11 : label is 256;
  attribute ram_addr_end of block_data_reg_256_319_9_11 : label is 319;
  attribute ram_offset of block_data_reg_256_319_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_256_319_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_256_319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_320_383_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_320_383_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of block_data_reg_320_383_0_2 : label is 383;
  attribute ram_offset of block_data_reg_320_383_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_320_383_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_320_383_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_320_383_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_320_383_12_14 : label is 320;
  attribute ram_addr_end of block_data_reg_320_383_12_14 : label is 383;
  attribute ram_offset of block_data_reg_320_383_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_320_383_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_320_383_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_320_383_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_320_383_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_320_383_15_15 : label is 320;
  attribute ram_addr_end of block_data_reg_320_383_15_15 : label is 383;
  attribute ram_offset of block_data_reg_320_383_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_320_383_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_320_383_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_320_383_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_320_383_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of block_data_reg_320_383_3_5 : label is 383;
  attribute ram_offset of block_data_reg_320_383_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_320_383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_320_383_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_320_383_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_320_383_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_320_383_6_8 : label is 320;
  attribute ram_addr_end of block_data_reg_320_383_6_8 : label is 383;
  attribute ram_offset of block_data_reg_320_383_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_320_383_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_320_383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_320_383_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_320_383_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_320_383_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_320_383_9_11 : label is 320;
  attribute ram_addr_end of block_data_reg_320_383_9_11 : label is 383;
  attribute ram_offset of block_data_reg_320_383_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_320_383_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_320_383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_384_447_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_384_447_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of block_data_reg_384_447_0_2 : label is 447;
  attribute ram_offset of block_data_reg_384_447_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_384_447_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_384_447_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_384_447_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_384_447_12_14 : label is 384;
  attribute ram_addr_end of block_data_reg_384_447_12_14 : label is 447;
  attribute ram_offset of block_data_reg_384_447_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_384_447_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_384_447_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_384_447_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_384_447_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_384_447_15_15 : label is 384;
  attribute ram_addr_end of block_data_reg_384_447_15_15 : label is 447;
  attribute ram_offset of block_data_reg_384_447_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_384_447_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_384_447_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_384_447_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_384_447_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of block_data_reg_384_447_3_5 : label is 447;
  attribute ram_offset of block_data_reg_384_447_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_384_447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_384_447_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_384_447_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_384_447_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_384_447_6_8 : label is 384;
  attribute ram_addr_end of block_data_reg_384_447_6_8 : label is 447;
  attribute ram_offset of block_data_reg_384_447_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_384_447_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_384_447_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_384_447_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_384_447_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_384_447_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_384_447_9_11 : label is 384;
  attribute ram_addr_end of block_data_reg_384_447_9_11 : label is 447;
  attribute ram_offset of block_data_reg_384_447_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_384_447_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_384_447_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_448_511_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_448_511_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of block_data_reg_448_511_0_2 : label is 511;
  attribute ram_offset of block_data_reg_448_511_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_448_511_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_448_511_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_448_511_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_448_511_12_14 : label is 448;
  attribute ram_addr_end of block_data_reg_448_511_12_14 : label is 511;
  attribute ram_offset of block_data_reg_448_511_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_448_511_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_448_511_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_448_511_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_448_511_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_448_511_15_15 : label is 448;
  attribute ram_addr_end of block_data_reg_448_511_15_15 : label is 511;
  attribute ram_offset of block_data_reg_448_511_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_448_511_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_448_511_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_448_511_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_448_511_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of block_data_reg_448_511_3_5 : label is 511;
  attribute ram_offset of block_data_reg_448_511_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_448_511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_448_511_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_448_511_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_448_511_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_448_511_6_8 : label is 448;
  attribute ram_addr_end of block_data_reg_448_511_6_8 : label is 511;
  attribute ram_offset of block_data_reg_448_511_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_448_511_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_448_511_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_448_511_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_448_511_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_448_511_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_448_511_9_11 : label is 448;
  attribute ram_addr_end of block_data_reg_448_511_9_11 : label is 511;
  attribute ram_offset of block_data_reg_448_511_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_448_511_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_448_511_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_512_575_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_512_575_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of block_data_reg_512_575_0_2 : label is 575;
  attribute ram_offset of block_data_reg_512_575_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_512_575_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_512_575_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_512_575_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_512_575_12_14 : label is 512;
  attribute ram_addr_end of block_data_reg_512_575_12_14 : label is 575;
  attribute ram_offset of block_data_reg_512_575_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_512_575_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_512_575_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_512_575_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_512_575_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_512_575_15_15 : label is 512;
  attribute ram_addr_end of block_data_reg_512_575_15_15 : label is 575;
  attribute ram_offset of block_data_reg_512_575_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_512_575_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_512_575_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_512_575_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_512_575_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of block_data_reg_512_575_3_5 : label is 575;
  attribute ram_offset of block_data_reg_512_575_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_512_575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_512_575_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_512_575_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_512_575_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_512_575_6_8 : label is 512;
  attribute ram_addr_end of block_data_reg_512_575_6_8 : label is 575;
  attribute ram_offset of block_data_reg_512_575_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_512_575_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_512_575_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_512_575_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_512_575_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_512_575_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_512_575_9_11 : label is 512;
  attribute ram_addr_end of block_data_reg_512_575_9_11 : label is 575;
  attribute ram_offset of block_data_reg_512_575_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_512_575_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_512_575_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_576_639_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_576_639_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of block_data_reg_576_639_0_2 : label is 639;
  attribute ram_offset of block_data_reg_576_639_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_576_639_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_576_639_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_576_639_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_576_639_12_14 : label is 576;
  attribute ram_addr_end of block_data_reg_576_639_12_14 : label is 639;
  attribute ram_offset of block_data_reg_576_639_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_576_639_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_576_639_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_576_639_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_576_639_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_576_639_15_15 : label is 576;
  attribute ram_addr_end of block_data_reg_576_639_15_15 : label is 639;
  attribute ram_offset of block_data_reg_576_639_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_576_639_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_576_639_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_576_639_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_576_639_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of block_data_reg_576_639_3_5 : label is 639;
  attribute ram_offset of block_data_reg_576_639_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_576_639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_576_639_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_576_639_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_576_639_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_576_639_6_8 : label is 576;
  attribute ram_addr_end of block_data_reg_576_639_6_8 : label is 639;
  attribute ram_offset of block_data_reg_576_639_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_576_639_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_576_639_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_576_639_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_576_639_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_576_639_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_576_639_9_11 : label is 576;
  attribute ram_addr_end of block_data_reg_576_639_9_11 : label is 639;
  attribute ram_offset of block_data_reg_576_639_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_576_639_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_576_639_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_640_703_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_640_703_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of block_data_reg_640_703_0_2 : label is 703;
  attribute ram_offset of block_data_reg_640_703_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_640_703_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_640_703_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_640_703_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_640_703_12_14 : label is 640;
  attribute ram_addr_end of block_data_reg_640_703_12_14 : label is 703;
  attribute ram_offset of block_data_reg_640_703_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_640_703_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_640_703_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_640_703_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_640_703_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_640_703_15_15 : label is 640;
  attribute ram_addr_end of block_data_reg_640_703_15_15 : label is 703;
  attribute ram_offset of block_data_reg_640_703_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_640_703_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_640_703_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_640_703_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_640_703_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of block_data_reg_640_703_3_5 : label is 703;
  attribute ram_offset of block_data_reg_640_703_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_640_703_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_640_703_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_640_703_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_640_703_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_640_703_6_8 : label is 640;
  attribute ram_addr_end of block_data_reg_640_703_6_8 : label is 703;
  attribute ram_offset of block_data_reg_640_703_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_640_703_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_640_703_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_640_703_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_640_703_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_640_703_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_640_703_9_11 : label is 640;
  attribute ram_addr_end of block_data_reg_640_703_9_11 : label is 703;
  attribute ram_offset of block_data_reg_640_703_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_640_703_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_640_703_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_64_127_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_64_127_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of block_data_reg_64_127_0_2 : label is 127;
  attribute ram_offset of block_data_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_64_127_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_64_127_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of block_data_reg_64_127_12_14 : label is 127;
  attribute ram_offset of block_data_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_64_127_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_64_127_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_64_127_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_64_127_15_15 : label is 64;
  attribute ram_addr_end of block_data_reg_64_127_15_15 : label is 127;
  attribute ram_offset of block_data_reg_64_127_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_64_127_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_64_127_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_64_127_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_64_127_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of block_data_reg_64_127_3_5 : label is 127;
  attribute ram_offset of block_data_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_64_127_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_64_127_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of block_data_reg_64_127_6_8 : label is 127;
  attribute ram_offset of block_data_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_64_127_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_64_127_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of block_data_reg_64_127_9_11 : label is 127;
  attribute ram_offset of block_data_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_64_127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_704_767_0_2 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_704_767_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of block_data_reg_704_767_0_2 : label is 767;
  attribute ram_offset of block_data_reg_704_767_0_2 : label is 0;
  attribute ram_slice_begin of block_data_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of block_data_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_704_767_12_14 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_704_767_12_14 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_704_767_12_14 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_704_767_12_14 : label is 704;
  attribute ram_addr_end of block_data_reg_704_767_12_14 : label is 767;
  attribute ram_offset of block_data_reg_704_767_12_14 : label is 0;
  attribute ram_slice_begin of block_data_reg_704_767_12_14 : label is 12;
  attribute ram_slice_end of block_data_reg_704_767_12_14 : label is 14;
  attribute RTL_RAM_BITS of block_data_reg_704_767_15_15 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_704_767_15_15 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_704_767_15_15 : label is 704;
  attribute ram_addr_end of block_data_reg_704_767_15_15 : label is 767;
  attribute ram_offset of block_data_reg_704_767_15_15 : label is 0;
  attribute ram_slice_begin of block_data_reg_704_767_15_15 : label is 15;
  attribute ram_slice_end of block_data_reg_704_767_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_704_767_3_5 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_704_767_3_5 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_704_767_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of block_data_reg_704_767_3_5 : label is 767;
  attribute ram_offset of block_data_reg_704_767_3_5 : label is 0;
  attribute ram_slice_begin of block_data_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of block_data_reg_704_767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_704_767_6_8 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_704_767_6_8 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_704_767_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_704_767_6_8 : label is 704;
  attribute ram_addr_end of block_data_reg_704_767_6_8 : label is 767;
  attribute ram_offset of block_data_reg_704_767_6_8 : label is 0;
  attribute ram_slice_begin of block_data_reg_704_767_6_8 : label is 6;
  attribute ram_slice_end of block_data_reg_704_767_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of block_data_reg_704_767_9_11 : label is "";
  attribute RTL_RAM_BITS of block_data_reg_704_767_9_11 : label is 12288;
  attribute RTL_RAM_NAME of block_data_reg_704_767_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/block_data";
  attribute ram_addr_begin of block_data_reg_704_767_9_11 : label is 704;
  attribute ram_addr_end of block_data_reg_704_767_9_11 : label is 767;
  attribute ram_offset of block_data_reg_704_767_9_11 : label is 0;
  attribute ram_slice_begin of block_data_reg_704_767_9_11 : label is 9;
  attribute ram_slice_end of block_data_reg_704_767_9_11 : label is 11;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__0\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__1\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__2\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__3\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__4\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__5\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__0\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__1\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__2\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__3\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__4\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__5\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__0\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__1\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__2\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__3\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__4\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__5\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__0\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__1\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__2\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__3\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__4\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__5\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__0\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__1\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__2\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__3\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__4\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__5\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__0\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__1\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__2\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__3\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__4\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__5\ : label is "slv_reg0_reg[5]";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_0_63_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_0_63_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end of texture_data_reg_0_63_0_2 : label is 63;
  attribute ram_offset of texture_data_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_0_63_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_0_63_0_2_i_3 : label is "soft_lutpair4";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_0_63_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_0_63_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of texture_data_reg_0_63_3_5 : label is 63;
  attribute ram_offset of texture_data_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_0_63_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_0_63_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of texture_data_reg_0_63_6_8 : label is 63;
  attribute ram_offset of texture_data_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_0_63_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_0_63_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of texture_data_reg_0_63_9_11 : label is 63;
  attribute ram_offset of texture_data_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1024_1087_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1024_1087_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of texture_data_reg_1024_1087_0_2 : label is 1087;
  attribute ram_offset of texture_data_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1024_1087_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1024_1087_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1024_1087_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of texture_data_reg_1024_1087_3_5 : label is 1087;
  attribute ram_offset of texture_data_reg_1024_1087_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1024_1087_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1024_1087_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1024_1087_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1024_1087_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1024_1087_6_8 : label is 1024;
  attribute ram_addr_end of texture_data_reg_1024_1087_6_8 : label is 1087;
  attribute ram_offset of texture_data_reg_1024_1087_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1024_1087_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1024_1087_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1024_1087_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1024_1087_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1024_1087_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1024_1087_9_11 : label is 1024;
  attribute ram_addr_end of texture_data_reg_1024_1087_9_11 : label is 1087;
  attribute ram_offset of texture_data_reg_1024_1087_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1024_1087_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1024_1087_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1088_1151_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1088_1151_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of texture_data_reg_1088_1151_0_2 : label is 1151;
  attribute ram_offset of texture_data_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1088_1151_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_1088_1151_0_2_i_2 : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1088_1151_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1088_1151_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1088_1151_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of texture_data_reg_1088_1151_3_5 : label is 1151;
  attribute ram_offset of texture_data_reg_1088_1151_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1088_1151_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1088_1151_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1088_1151_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1088_1151_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1088_1151_6_8 : label is 1088;
  attribute ram_addr_end of texture_data_reg_1088_1151_6_8 : label is 1151;
  attribute ram_offset of texture_data_reg_1088_1151_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1088_1151_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1088_1151_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1088_1151_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1088_1151_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1088_1151_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1088_1151_9_11 : label is 1088;
  attribute ram_addr_end of texture_data_reg_1088_1151_9_11 : label is 1151;
  attribute ram_offset of texture_data_reg_1088_1151_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1088_1151_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1088_1151_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1152_1215_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1152_1215_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of texture_data_reg_1152_1215_0_2 : label is 1215;
  attribute ram_offset of texture_data_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1152_1215_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_1152_1215_0_2_i_2 : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1152_1215_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1152_1215_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1152_1215_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of texture_data_reg_1152_1215_3_5 : label is 1215;
  attribute ram_offset of texture_data_reg_1152_1215_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1152_1215_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1152_1215_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1152_1215_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1152_1215_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1152_1215_6_8 : label is 1152;
  attribute ram_addr_end of texture_data_reg_1152_1215_6_8 : label is 1215;
  attribute ram_offset of texture_data_reg_1152_1215_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1152_1215_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1152_1215_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1152_1215_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1152_1215_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1152_1215_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1152_1215_9_11 : label is 1152;
  attribute ram_addr_end of texture_data_reg_1152_1215_9_11 : label is 1215;
  attribute ram_offset of texture_data_reg_1152_1215_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1152_1215_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1152_1215_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1216_1279_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1216_1279_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of texture_data_reg_1216_1279_0_2 : label is 1279;
  attribute ram_offset of texture_data_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1216_1279_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1216_1279_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1216_1279_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of texture_data_reg_1216_1279_3_5 : label is 1279;
  attribute ram_offset of texture_data_reg_1216_1279_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1216_1279_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1216_1279_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1216_1279_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1216_1279_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1216_1279_6_8 : label is 1216;
  attribute ram_addr_end of texture_data_reg_1216_1279_6_8 : label is 1279;
  attribute ram_offset of texture_data_reg_1216_1279_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1216_1279_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1216_1279_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1216_1279_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1216_1279_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1216_1279_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1216_1279_9_11 : label is 1216;
  attribute ram_addr_end of texture_data_reg_1216_1279_9_11 : label is 1279;
  attribute ram_offset of texture_data_reg_1216_1279_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1216_1279_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1216_1279_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1280_1343_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1280_1343_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of texture_data_reg_1280_1343_0_2 : label is 1343;
  attribute ram_offset of texture_data_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1280_1343_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1280_1343_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1280_1343_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of texture_data_reg_1280_1343_3_5 : label is 1343;
  attribute ram_offset of texture_data_reg_1280_1343_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1280_1343_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1280_1343_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1280_1343_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1280_1343_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1280_1343_6_8 : label is 1280;
  attribute ram_addr_end of texture_data_reg_1280_1343_6_8 : label is 1343;
  attribute ram_offset of texture_data_reg_1280_1343_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1280_1343_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1280_1343_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1280_1343_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1280_1343_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1280_1343_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1280_1343_9_11 : label is 1280;
  attribute ram_addr_end of texture_data_reg_1280_1343_9_11 : label is 1343;
  attribute ram_offset of texture_data_reg_1280_1343_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1280_1343_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1280_1343_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_128_191_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_128_191_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of texture_data_reg_128_191_0_2 : label is 191;
  attribute ram_offset of texture_data_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_128_191_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_128_191_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of texture_data_reg_128_191_3_5 : label is 191;
  attribute ram_offset of texture_data_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_128_191_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_128_191_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of texture_data_reg_128_191_6_8 : label is 191;
  attribute ram_offset of texture_data_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_128_191_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_128_191_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of texture_data_reg_128_191_9_11 : label is 191;
  attribute ram_offset of texture_data_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1344_1407_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1344_1407_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of texture_data_reg_1344_1407_0_2 : label is 1407;
  attribute ram_offset of texture_data_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1344_1407_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1344_1407_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1344_1407_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of texture_data_reg_1344_1407_3_5 : label is 1407;
  attribute ram_offset of texture_data_reg_1344_1407_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1344_1407_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1344_1407_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1344_1407_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1344_1407_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1344_1407_6_8 : label is 1344;
  attribute ram_addr_end of texture_data_reg_1344_1407_6_8 : label is 1407;
  attribute ram_offset of texture_data_reg_1344_1407_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1344_1407_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1344_1407_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1344_1407_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1344_1407_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1344_1407_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1344_1407_9_11 : label is 1344;
  attribute ram_addr_end of texture_data_reg_1344_1407_9_11 : label is 1407;
  attribute ram_offset of texture_data_reg_1344_1407_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1344_1407_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1344_1407_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1408_1471_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1408_1471_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of texture_data_reg_1408_1471_0_2 : label is 1471;
  attribute ram_offset of texture_data_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1408_1471_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1408_1471_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1408_1471_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of texture_data_reg_1408_1471_3_5 : label is 1471;
  attribute ram_offset of texture_data_reg_1408_1471_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1408_1471_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1408_1471_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1408_1471_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1408_1471_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1408_1471_6_8 : label is 1408;
  attribute ram_addr_end of texture_data_reg_1408_1471_6_8 : label is 1471;
  attribute ram_offset of texture_data_reg_1408_1471_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1408_1471_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1408_1471_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1408_1471_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1408_1471_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1408_1471_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1408_1471_9_11 : label is 1408;
  attribute ram_addr_end of texture_data_reg_1408_1471_9_11 : label is 1471;
  attribute ram_offset of texture_data_reg_1408_1471_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1408_1471_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1408_1471_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1472_1535_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1472_1535_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of texture_data_reg_1472_1535_0_2 : label is 1535;
  attribute ram_offset of texture_data_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1472_1535_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1472_1535_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1472_1535_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of texture_data_reg_1472_1535_3_5 : label is 1535;
  attribute ram_offset of texture_data_reg_1472_1535_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1472_1535_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1472_1535_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1472_1535_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1472_1535_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1472_1535_6_8 : label is 1472;
  attribute ram_addr_end of texture_data_reg_1472_1535_6_8 : label is 1535;
  attribute ram_offset of texture_data_reg_1472_1535_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1472_1535_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1472_1535_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1472_1535_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1472_1535_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1472_1535_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1472_1535_9_11 : label is 1472;
  attribute ram_addr_end of texture_data_reg_1472_1535_9_11 : label is 1535;
  attribute ram_offset of texture_data_reg_1472_1535_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1472_1535_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1472_1535_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1536_1599_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1536_1599_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of texture_data_reg_1536_1599_0_2 : label is 1599;
  attribute ram_offset of texture_data_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1536_1599_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1536_1599_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1536_1599_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of texture_data_reg_1536_1599_3_5 : label is 1599;
  attribute ram_offset of texture_data_reg_1536_1599_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1536_1599_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1536_1599_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1536_1599_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1536_1599_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1536_1599_6_8 : label is 1536;
  attribute ram_addr_end of texture_data_reg_1536_1599_6_8 : label is 1599;
  attribute ram_offset of texture_data_reg_1536_1599_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1536_1599_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1536_1599_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1536_1599_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1536_1599_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1536_1599_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1536_1599_9_11 : label is 1536;
  attribute ram_addr_end of texture_data_reg_1536_1599_9_11 : label is 1599;
  attribute ram_offset of texture_data_reg_1536_1599_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1536_1599_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1536_1599_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1600_1663_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1600_1663_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of texture_data_reg_1600_1663_0_2 : label is 1663;
  attribute ram_offset of texture_data_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1600_1663_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1600_1663_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1600_1663_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of texture_data_reg_1600_1663_3_5 : label is 1663;
  attribute ram_offset of texture_data_reg_1600_1663_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1600_1663_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1600_1663_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1600_1663_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1600_1663_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1600_1663_6_8 : label is 1600;
  attribute ram_addr_end of texture_data_reg_1600_1663_6_8 : label is 1663;
  attribute ram_offset of texture_data_reg_1600_1663_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1600_1663_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1600_1663_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1600_1663_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1600_1663_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1600_1663_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1600_1663_9_11 : label is 1600;
  attribute ram_addr_end of texture_data_reg_1600_1663_9_11 : label is 1663;
  attribute ram_offset of texture_data_reg_1600_1663_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1600_1663_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1600_1663_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1664_1727_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1664_1727_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of texture_data_reg_1664_1727_0_2 : label is 1727;
  attribute ram_offset of texture_data_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1664_1727_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1664_1727_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1664_1727_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of texture_data_reg_1664_1727_3_5 : label is 1727;
  attribute ram_offset of texture_data_reg_1664_1727_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1664_1727_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1664_1727_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1664_1727_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1664_1727_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1664_1727_6_8 : label is 1664;
  attribute ram_addr_end of texture_data_reg_1664_1727_6_8 : label is 1727;
  attribute ram_offset of texture_data_reg_1664_1727_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1664_1727_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1664_1727_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1664_1727_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1664_1727_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1664_1727_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1664_1727_9_11 : label is 1664;
  attribute ram_addr_end of texture_data_reg_1664_1727_9_11 : label is 1727;
  attribute ram_offset of texture_data_reg_1664_1727_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1664_1727_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1664_1727_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1728_1791_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1728_1791_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of texture_data_reg_1728_1791_0_2 : label is 1791;
  attribute ram_offset of texture_data_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1728_1791_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1728_1791_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1728_1791_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of texture_data_reg_1728_1791_3_5 : label is 1791;
  attribute ram_offset of texture_data_reg_1728_1791_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1728_1791_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1728_1791_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1728_1791_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1728_1791_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1728_1791_6_8 : label is 1728;
  attribute ram_addr_end of texture_data_reg_1728_1791_6_8 : label is 1791;
  attribute ram_offset of texture_data_reg_1728_1791_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1728_1791_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1728_1791_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1728_1791_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1728_1791_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1728_1791_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1728_1791_9_11 : label is 1728;
  attribute ram_addr_end of texture_data_reg_1728_1791_9_11 : label is 1791;
  attribute ram_offset of texture_data_reg_1728_1791_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1728_1791_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1728_1791_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1792_1855_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1792_1855_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of texture_data_reg_1792_1855_0_2 : label is 1855;
  attribute ram_offset of texture_data_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1792_1855_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1792_1855_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1792_1855_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of texture_data_reg_1792_1855_3_5 : label is 1855;
  attribute ram_offset of texture_data_reg_1792_1855_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1792_1855_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1792_1855_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1792_1855_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1792_1855_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1792_1855_6_8 : label is 1792;
  attribute ram_addr_end of texture_data_reg_1792_1855_6_8 : label is 1855;
  attribute ram_offset of texture_data_reg_1792_1855_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1792_1855_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1792_1855_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1792_1855_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1792_1855_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1792_1855_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1792_1855_9_11 : label is 1792;
  attribute ram_addr_end of texture_data_reg_1792_1855_9_11 : label is 1855;
  attribute ram_offset of texture_data_reg_1792_1855_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1792_1855_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1792_1855_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1856_1919_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1856_1919_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of texture_data_reg_1856_1919_0_2 : label is 1919;
  attribute ram_offset of texture_data_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1856_1919_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_1856_1919_0_2_i_2 : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1856_1919_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1856_1919_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1856_1919_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of texture_data_reg_1856_1919_3_5 : label is 1919;
  attribute ram_offset of texture_data_reg_1856_1919_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1856_1919_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1856_1919_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1856_1919_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1856_1919_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1856_1919_6_8 : label is 1856;
  attribute ram_addr_end of texture_data_reg_1856_1919_6_8 : label is 1919;
  attribute ram_offset of texture_data_reg_1856_1919_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1856_1919_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1856_1919_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1856_1919_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1856_1919_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1856_1919_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1856_1919_9_11 : label is 1856;
  attribute ram_addr_end of texture_data_reg_1856_1919_9_11 : label is 1919;
  attribute ram_offset of texture_data_reg_1856_1919_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1856_1919_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1856_1919_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1920_1983_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1920_1983_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of texture_data_reg_1920_1983_0_2 : label is 1983;
  attribute ram_offset of texture_data_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1920_1983_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_1920_1983_0_2_i_2 : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1920_1983_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1920_1983_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1920_1983_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of texture_data_reg_1920_1983_3_5 : label is 1983;
  attribute ram_offset of texture_data_reg_1920_1983_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1920_1983_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1920_1983_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1920_1983_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1920_1983_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1920_1983_6_8 : label is 1920;
  attribute ram_addr_end of texture_data_reg_1920_1983_6_8 : label is 1983;
  attribute ram_offset of texture_data_reg_1920_1983_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1920_1983_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1920_1983_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1920_1983_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1920_1983_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1920_1983_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1920_1983_9_11 : label is 1920;
  attribute ram_addr_end of texture_data_reg_1920_1983_9_11 : label is 1983;
  attribute ram_offset of texture_data_reg_1920_1983_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1920_1983_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1920_1983_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_192_255_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_192_255_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of texture_data_reg_192_255_0_2 : label is 255;
  attribute ram_offset of texture_data_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_192_255_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_192_255_0_2_i_2 : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_192_255_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_192_255_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of texture_data_reg_192_255_3_5 : label is 255;
  attribute ram_offset of texture_data_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_192_255_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_192_255_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of texture_data_reg_192_255_6_8 : label is 255;
  attribute ram_offset of texture_data_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_192_255_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_192_255_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of texture_data_reg_192_255_9_11 : label is 255;
  attribute ram_offset of texture_data_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1984_2047_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1984_2047_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of texture_data_reg_1984_2047_0_2 : label is 2047;
  attribute ram_offset of texture_data_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1984_2047_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1984_2047_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1984_2047_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of texture_data_reg_1984_2047_3_5 : label is 2047;
  attribute ram_offset of texture_data_reg_1984_2047_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_1984_2047_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1984_2047_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1984_2047_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1984_2047_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1984_2047_6_8 : label is 1984;
  attribute ram_addr_end of texture_data_reg_1984_2047_6_8 : label is 2047;
  attribute ram_offset of texture_data_reg_1984_2047_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1984_2047_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_1984_2047_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_1984_2047_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_1984_2047_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_1984_2047_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_1984_2047_9_11 : label is 1984;
  attribute ram_addr_end of texture_data_reg_1984_2047_9_11 : label is 2047;
  attribute ram_offset of texture_data_reg_1984_2047_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_1984_2047_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_1984_2047_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2048_2111_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2048_2111_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2048_2111_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of texture_data_reg_2048_2111_0_2 : label is 2111;
  attribute ram_offset of texture_data_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2048_2111_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2048_2111_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2048_2111_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of texture_data_reg_2048_2111_3_5 : label is 2111;
  attribute ram_offset of texture_data_reg_2048_2111_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2048_2111_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2048_2111_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2048_2111_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2048_2111_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2048_2111_6_8 : label is 2048;
  attribute ram_addr_end of texture_data_reg_2048_2111_6_8 : label is 2111;
  attribute ram_offset of texture_data_reg_2048_2111_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2048_2111_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2048_2111_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2048_2111_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2048_2111_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2048_2111_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2048_2111_9_11 : label is 2048;
  attribute ram_addr_end of texture_data_reg_2048_2111_9_11 : label is 2111;
  attribute ram_offset of texture_data_reg_2048_2111_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2048_2111_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2048_2111_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2112_2175_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2112_2175_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2112_2175_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of texture_data_reg_2112_2175_0_2 : label is 2175;
  attribute ram_offset of texture_data_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2112_2175_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2112_2175_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2112_2175_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of texture_data_reg_2112_2175_3_5 : label is 2175;
  attribute ram_offset of texture_data_reg_2112_2175_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2112_2175_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2112_2175_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2112_2175_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2112_2175_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2112_2175_6_8 : label is 2112;
  attribute ram_addr_end of texture_data_reg_2112_2175_6_8 : label is 2175;
  attribute ram_offset of texture_data_reg_2112_2175_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2112_2175_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2112_2175_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2112_2175_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2112_2175_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2112_2175_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2112_2175_9_11 : label is 2112;
  attribute ram_addr_end of texture_data_reg_2112_2175_9_11 : label is 2175;
  attribute ram_offset of texture_data_reg_2112_2175_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2112_2175_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2112_2175_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2176_2239_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2176_2239_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2176_2239_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of texture_data_reg_2176_2239_0_2 : label is 2239;
  attribute ram_offset of texture_data_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2176_2239_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2176_2239_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2176_2239_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of texture_data_reg_2176_2239_3_5 : label is 2239;
  attribute ram_offset of texture_data_reg_2176_2239_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2176_2239_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2176_2239_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2176_2239_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2176_2239_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2176_2239_6_8 : label is 2176;
  attribute ram_addr_end of texture_data_reg_2176_2239_6_8 : label is 2239;
  attribute ram_offset of texture_data_reg_2176_2239_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2176_2239_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2176_2239_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2176_2239_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2176_2239_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2176_2239_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2176_2239_9_11 : label is 2176;
  attribute ram_addr_end of texture_data_reg_2176_2239_9_11 : label is 2239;
  attribute ram_offset of texture_data_reg_2176_2239_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2176_2239_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2176_2239_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2240_2303_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2240_2303_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2240_2303_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of texture_data_reg_2240_2303_0_2 : label is 2303;
  attribute ram_offset of texture_data_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2240_2303_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_2240_2303_0_2_i_2 : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2240_2303_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2240_2303_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2240_2303_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of texture_data_reg_2240_2303_3_5 : label is 2303;
  attribute ram_offset of texture_data_reg_2240_2303_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2240_2303_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2240_2303_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2240_2303_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2240_2303_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2240_2303_6_8 : label is 2240;
  attribute ram_addr_end of texture_data_reg_2240_2303_6_8 : label is 2303;
  attribute ram_offset of texture_data_reg_2240_2303_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2240_2303_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2240_2303_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2240_2303_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2240_2303_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2240_2303_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2240_2303_9_11 : label is 2240;
  attribute ram_addr_end of texture_data_reg_2240_2303_9_11 : label is 2303;
  attribute ram_offset of texture_data_reg_2240_2303_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2240_2303_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2240_2303_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2304_2367_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2304_2367_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2304_2367_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of texture_data_reg_2304_2367_0_2 : label is 2367;
  attribute ram_offset of texture_data_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2304_2367_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2304_2367_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2304_2367_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of texture_data_reg_2304_2367_3_5 : label is 2367;
  attribute ram_offset of texture_data_reg_2304_2367_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2304_2367_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2304_2367_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2304_2367_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2304_2367_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2304_2367_6_8 : label is 2304;
  attribute ram_addr_end of texture_data_reg_2304_2367_6_8 : label is 2367;
  attribute ram_offset of texture_data_reg_2304_2367_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2304_2367_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2304_2367_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2304_2367_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2304_2367_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2304_2367_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2304_2367_9_11 : label is 2304;
  attribute ram_addr_end of texture_data_reg_2304_2367_9_11 : label is 2367;
  attribute ram_offset of texture_data_reg_2304_2367_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2304_2367_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2304_2367_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2368_2431_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2368_2431_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2368_2431_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of texture_data_reg_2368_2431_0_2 : label is 2431;
  attribute ram_offset of texture_data_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2368_2431_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2368_2431_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2368_2431_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of texture_data_reg_2368_2431_3_5 : label is 2431;
  attribute ram_offset of texture_data_reg_2368_2431_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2368_2431_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2368_2431_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2368_2431_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2368_2431_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2368_2431_6_8 : label is 2368;
  attribute ram_addr_end of texture_data_reg_2368_2431_6_8 : label is 2431;
  attribute ram_offset of texture_data_reg_2368_2431_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2368_2431_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2368_2431_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2368_2431_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2368_2431_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2368_2431_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2368_2431_9_11 : label is 2368;
  attribute ram_addr_end of texture_data_reg_2368_2431_9_11 : label is 2431;
  attribute ram_offset of texture_data_reg_2368_2431_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2368_2431_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2368_2431_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2432_2495_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2432_2495_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2432_2495_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of texture_data_reg_2432_2495_0_2 : label is 2495;
  attribute ram_offset of texture_data_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2432_2495_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2432_2495_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2432_2495_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of texture_data_reg_2432_2495_3_5 : label is 2495;
  attribute ram_offset of texture_data_reg_2432_2495_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2432_2495_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2432_2495_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2432_2495_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2432_2495_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2432_2495_6_8 : label is 2432;
  attribute ram_addr_end of texture_data_reg_2432_2495_6_8 : label is 2495;
  attribute ram_offset of texture_data_reg_2432_2495_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2432_2495_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2432_2495_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2432_2495_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2432_2495_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2432_2495_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2432_2495_9_11 : label is 2432;
  attribute ram_addr_end of texture_data_reg_2432_2495_9_11 : label is 2495;
  attribute ram_offset of texture_data_reg_2432_2495_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2432_2495_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2432_2495_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2496_2559_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2496_2559_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2496_2559_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of texture_data_reg_2496_2559_0_2 : label is 2559;
  attribute ram_offset of texture_data_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2496_2559_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2496_2559_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2496_2559_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of texture_data_reg_2496_2559_3_5 : label is 2559;
  attribute ram_offset of texture_data_reg_2496_2559_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2496_2559_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2496_2559_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2496_2559_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2496_2559_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2496_2559_6_8 : label is 2496;
  attribute ram_addr_end of texture_data_reg_2496_2559_6_8 : label is 2559;
  attribute ram_offset of texture_data_reg_2496_2559_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2496_2559_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2496_2559_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2496_2559_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2496_2559_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2496_2559_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2496_2559_9_11 : label is 2496;
  attribute ram_addr_end of texture_data_reg_2496_2559_9_11 : label is 2559;
  attribute ram_offset of texture_data_reg_2496_2559_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2496_2559_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2496_2559_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2560_2623_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2560_2623_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2560_2623_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of texture_data_reg_2560_2623_0_2 : label is 2623;
  attribute ram_offset of texture_data_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2560_2623_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2560_2623_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2560_2623_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of texture_data_reg_2560_2623_3_5 : label is 2623;
  attribute ram_offset of texture_data_reg_2560_2623_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2560_2623_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2560_2623_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2560_2623_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2560_2623_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2560_2623_6_8 : label is 2560;
  attribute ram_addr_end of texture_data_reg_2560_2623_6_8 : label is 2623;
  attribute ram_offset of texture_data_reg_2560_2623_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2560_2623_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2560_2623_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2560_2623_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2560_2623_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2560_2623_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2560_2623_9_11 : label is 2560;
  attribute ram_addr_end of texture_data_reg_2560_2623_9_11 : label is 2623;
  attribute ram_offset of texture_data_reg_2560_2623_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2560_2623_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2560_2623_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_256_319_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_256_319_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of texture_data_reg_256_319_0_2 : label is 319;
  attribute ram_offset of texture_data_reg_256_319_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_256_319_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_256_319_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of texture_data_reg_256_319_3_5 : label is 319;
  attribute ram_offset of texture_data_reg_256_319_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_256_319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_256_319_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_256_319_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_256_319_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_256_319_6_8 : label is 256;
  attribute ram_addr_end of texture_data_reg_256_319_6_8 : label is 319;
  attribute ram_offset of texture_data_reg_256_319_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_256_319_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_256_319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_256_319_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_256_319_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_256_319_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_256_319_9_11 : label is 256;
  attribute ram_addr_end of texture_data_reg_256_319_9_11 : label is 319;
  attribute ram_offset of texture_data_reg_256_319_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_256_319_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_256_319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2624_2687_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2624_2687_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2624_2687_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of texture_data_reg_2624_2687_0_2 : label is 2687;
  attribute ram_offset of texture_data_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2624_2687_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2624_2687_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2624_2687_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of texture_data_reg_2624_2687_3_5 : label is 2687;
  attribute ram_offset of texture_data_reg_2624_2687_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2624_2687_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2624_2687_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2624_2687_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2624_2687_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2624_2687_6_8 : label is 2624;
  attribute ram_addr_end of texture_data_reg_2624_2687_6_8 : label is 2687;
  attribute ram_offset of texture_data_reg_2624_2687_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2624_2687_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2624_2687_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2624_2687_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2624_2687_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2624_2687_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2624_2687_9_11 : label is 2624;
  attribute ram_addr_end of texture_data_reg_2624_2687_9_11 : label is 2687;
  attribute ram_offset of texture_data_reg_2624_2687_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2624_2687_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2624_2687_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2688_2751_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2688_2751_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2688_2751_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of texture_data_reg_2688_2751_0_2 : label is 2751;
  attribute ram_offset of texture_data_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2688_2751_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2688_2751_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2688_2751_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of texture_data_reg_2688_2751_3_5 : label is 2751;
  attribute ram_offset of texture_data_reg_2688_2751_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2688_2751_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2688_2751_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2688_2751_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2688_2751_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2688_2751_6_8 : label is 2688;
  attribute ram_addr_end of texture_data_reg_2688_2751_6_8 : label is 2751;
  attribute ram_offset of texture_data_reg_2688_2751_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2688_2751_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2688_2751_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2688_2751_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2688_2751_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2688_2751_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2688_2751_9_11 : label is 2688;
  attribute ram_addr_end of texture_data_reg_2688_2751_9_11 : label is 2751;
  attribute ram_offset of texture_data_reg_2688_2751_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2688_2751_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2688_2751_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2752_2815_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2752_2815_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2752_2815_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of texture_data_reg_2752_2815_0_2 : label is 2815;
  attribute ram_offset of texture_data_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2752_2815_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2752_2815_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2752_2815_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of texture_data_reg_2752_2815_3_5 : label is 2815;
  attribute ram_offset of texture_data_reg_2752_2815_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2752_2815_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2752_2815_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2752_2815_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2752_2815_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2752_2815_6_8 : label is 2752;
  attribute ram_addr_end of texture_data_reg_2752_2815_6_8 : label is 2815;
  attribute ram_offset of texture_data_reg_2752_2815_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2752_2815_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2752_2815_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2752_2815_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2752_2815_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2752_2815_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2752_2815_9_11 : label is 2752;
  attribute ram_addr_end of texture_data_reg_2752_2815_9_11 : label is 2815;
  attribute ram_offset of texture_data_reg_2752_2815_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2752_2815_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2752_2815_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2816_2879_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2816_2879_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2816_2879_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of texture_data_reg_2816_2879_0_2 : label is 2879;
  attribute ram_offset of texture_data_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2816_2879_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2816_2879_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2816_2879_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of texture_data_reg_2816_2879_3_5 : label is 2879;
  attribute ram_offset of texture_data_reg_2816_2879_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2816_2879_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2816_2879_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2816_2879_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2816_2879_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2816_2879_6_8 : label is 2816;
  attribute ram_addr_end of texture_data_reg_2816_2879_6_8 : label is 2879;
  attribute ram_offset of texture_data_reg_2816_2879_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2816_2879_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2816_2879_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2816_2879_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2816_2879_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2816_2879_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2816_2879_9_11 : label is 2816;
  attribute ram_addr_end of texture_data_reg_2816_2879_9_11 : label is 2879;
  attribute ram_offset of texture_data_reg_2816_2879_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2816_2879_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2816_2879_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2880_2943_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2880_2943_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2880_2943_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of texture_data_reg_2880_2943_0_2 : label is 2943;
  attribute ram_offset of texture_data_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2880_2943_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2880_2943_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2880_2943_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of texture_data_reg_2880_2943_3_5 : label is 2943;
  attribute ram_offset of texture_data_reg_2880_2943_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2880_2943_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2880_2943_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2880_2943_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2880_2943_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2880_2943_6_8 : label is 2880;
  attribute ram_addr_end of texture_data_reg_2880_2943_6_8 : label is 2943;
  attribute ram_offset of texture_data_reg_2880_2943_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2880_2943_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2880_2943_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2880_2943_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2880_2943_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2880_2943_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2880_2943_9_11 : label is 2880;
  attribute ram_addr_end of texture_data_reg_2880_2943_9_11 : label is 2943;
  attribute ram_offset of texture_data_reg_2880_2943_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2880_2943_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2880_2943_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2944_3007_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2944_3007_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2944_3007_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of texture_data_reg_2944_3007_0_2 : label is 3007;
  attribute ram_offset of texture_data_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2944_3007_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2944_3007_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2944_3007_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of texture_data_reg_2944_3007_3_5 : label is 3007;
  attribute ram_offset of texture_data_reg_2944_3007_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_2944_3007_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2944_3007_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2944_3007_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2944_3007_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2944_3007_6_8 : label is 2944;
  attribute ram_addr_end of texture_data_reg_2944_3007_6_8 : label is 3007;
  attribute ram_offset of texture_data_reg_2944_3007_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2944_3007_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_2944_3007_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_2944_3007_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_2944_3007_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_2944_3007_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_2944_3007_9_11 : label is 2944;
  attribute ram_addr_end of texture_data_reg_2944_3007_9_11 : label is 3007;
  attribute ram_offset of texture_data_reg_2944_3007_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_2944_3007_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_2944_3007_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3008_3071_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3008_3071_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3008_3071_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of texture_data_reg_3008_3071_0_2 : label is 3071;
  attribute ram_offset of texture_data_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3008_3071_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3008_3071_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3008_3071_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of texture_data_reg_3008_3071_3_5 : label is 3071;
  attribute ram_offset of texture_data_reg_3008_3071_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3008_3071_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3008_3071_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3008_3071_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3008_3071_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3008_3071_6_8 : label is 3008;
  attribute ram_addr_end of texture_data_reg_3008_3071_6_8 : label is 3071;
  attribute ram_offset of texture_data_reg_3008_3071_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3008_3071_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3008_3071_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3008_3071_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3008_3071_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3008_3071_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3008_3071_9_11 : label is 3008;
  attribute ram_addr_end of texture_data_reg_3008_3071_9_11 : label is 3071;
  attribute ram_offset of texture_data_reg_3008_3071_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3008_3071_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3008_3071_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3072_3135_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3072_3135_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3072_3135_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of texture_data_reg_3072_3135_0_2 : label is 3135;
  attribute ram_offset of texture_data_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3072_3135_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3072_3135_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3072_3135_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of texture_data_reg_3072_3135_3_5 : label is 3135;
  attribute ram_offset of texture_data_reg_3072_3135_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3072_3135_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3072_3135_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3072_3135_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3072_3135_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3072_3135_6_8 : label is 3072;
  attribute ram_addr_end of texture_data_reg_3072_3135_6_8 : label is 3135;
  attribute ram_offset of texture_data_reg_3072_3135_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3072_3135_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3072_3135_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3072_3135_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3072_3135_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3072_3135_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3072_3135_9_11 : label is 3072;
  attribute ram_addr_end of texture_data_reg_3072_3135_9_11 : label is 3135;
  attribute ram_offset of texture_data_reg_3072_3135_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3072_3135_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3072_3135_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3136_3199_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3136_3199_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3136_3199_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of texture_data_reg_3136_3199_0_2 : label is 3199;
  attribute ram_offset of texture_data_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3136_3199_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3136_3199_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3136_3199_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of texture_data_reg_3136_3199_3_5 : label is 3199;
  attribute ram_offset of texture_data_reg_3136_3199_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3136_3199_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3136_3199_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3136_3199_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3136_3199_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3136_3199_6_8 : label is 3136;
  attribute ram_addr_end of texture_data_reg_3136_3199_6_8 : label is 3199;
  attribute ram_offset of texture_data_reg_3136_3199_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3136_3199_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3136_3199_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3136_3199_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3136_3199_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3136_3199_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3136_3199_9_11 : label is 3136;
  attribute ram_addr_end of texture_data_reg_3136_3199_9_11 : label is 3199;
  attribute ram_offset of texture_data_reg_3136_3199_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3136_3199_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3136_3199_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3200_3263_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3200_3263_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3200_3263_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of texture_data_reg_3200_3263_0_2 : label is 3263;
  attribute ram_offset of texture_data_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3200_3263_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3200_3263_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3200_3263_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of texture_data_reg_3200_3263_3_5 : label is 3263;
  attribute ram_offset of texture_data_reg_3200_3263_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3200_3263_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3200_3263_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3200_3263_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3200_3263_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3200_3263_6_8 : label is 3200;
  attribute ram_addr_end of texture_data_reg_3200_3263_6_8 : label is 3263;
  attribute ram_offset of texture_data_reg_3200_3263_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3200_3263_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3200_3263_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3200_3263_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3200_3263_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3200_3263_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3200_3263_9_11 : label is 3200;
  attribute ram_addr_end of texture_data_reg_3200_3263_9_11 : label is 3263;
  attribute ram_offset of texture_data_reg_3200_3263_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3200_3263_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3200_3263_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_320_383_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_320_383_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of texture_data_reg_320_383_0_2 : label is 383;
  attribute ram_offset of texture_data_reg_320_383_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_320_383_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_320_383_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of texture_data_reg_320_383_3_5 : label is 383;
  attribute ram_offset of texture_data_reg_320_383_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_320_383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_320_383_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_320_383_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_320_383_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_320_383_6_8 : label is 320;
  attribute ram_addr_end of texture_data_reg_320_383_6_8 : label is 383;
  attribute ram_offset of texture_data_reg_320_383_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_320_383_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_320_383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_320_383_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_320_383_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_320_383_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_320_383_9_11 : label is 320;
  attribute ram_addr_end of texture_data_reg_320_383_9_11 : label is 383;
  attribute ram_offset of texture_data_reg_320_383_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_320_383_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_320_383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3264_3327_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3264_3327_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3264_3327_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of texture_data_reg_3264_3327_0_2 : label is 3327;
  attribute ram_offset of texture_data_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3264_3327_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3264_3327_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3264_3327_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of texture_data_reg_3264_3327_3_5 : label is 3327;
  attribute ram_offset of texture_data_reg_3264_3327_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3264_3327_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3264_3327_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3264_3327_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3264_3327_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3264_3327_6_8 : label is 3264;
  attribute ram_addr_end of texture_data_reg_3264_3327_6_8 : label is 3327;
  attribute ram_offset of texture_data_reg_3264_3327_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3264_3327_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3264_3327_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3264_3327_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3264_3327_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3264_3327_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3264_3327_9_11 : label is 3264;
  attribute ram_addr_end of texture_data_reg_3264_3327_9_11 : label is 3327;
  attribute ram_offset of texture_data_reg_3264_3327_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3264_3327_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3264_3327_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3328_3391_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3328_3391_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3328_3391_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of texture_data_reg_3328_3391_0_2 : label is 3391;
  attribute ram_offset of texture_data_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3328_3391_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3328_3391_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3328_3391_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of texture_data_reg_3328_3391_3_5 : label is 3391;
  attribute ram_offset of texture_data_reg_3328_3391_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3328_3391_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3328_3391_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3328_3391_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3328_3391_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3328_3391_6_8 : label is 3328;
  attribute ram_addr_end of texture_data_reg_3328_3391_6_8 : label is 3391;
  attribute ram_offset of texture_data_reg_3328_3391_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3328_3391_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3328_3391_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3328_3391_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3328_3391_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3328_3391_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3328_3391_9_11 : label is 3328;
  attribute ram_addr_end of texture_data_reg_3328_3391_9_11 : label is 3391;
  attribute ram_offset of texture_data_reg_3328_3391_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3328_3391_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3328_3391_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3392_3455_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3392_3455_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3392_3455_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of texture_data_reg_3392_3455_0_2 : label is 3455;
  attribute ram_offset of texture_data_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3392_3455_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_3392_3455_0_2_i_2 : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3392_3455_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3392_3455_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3392_3455_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of texture_data_reg_3392_3455_3_5 : label is 3455;
  attribute ram_offset of texture_data_reg_3392_3455_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3392_3455_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3392_3455_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3392_3455_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3392_3455_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3392_3455_6_8 : label is 3392;
  attribute ram_addr_end of texture_data_reg_3392_3455_6_8 : label is 3455;
  attribute ram_offset of texture_data_reg_3392_3455_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3392_3455_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3392_3455_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3392_3455_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3392_3455_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3392_3455_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3392_3455_9_11 : label is 3392;
  attribute ram_addr_end of texture_data_reg_3392_3455_9_11 : label is 3455;
  attribute ram_offset of texture_data_reg_3392_3455_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3392_3455_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3392_3455_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3456_3519_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3456_3519_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3456_3519_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of texture_data_reg_3456_3519_0_2 : label is 3519;
  attribute ram_offset of texture_data_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3456_3519_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3456_3519_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3456_3519_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of texture_data_reg_3456_3519_3_5 : label is 3519;
  attribute ram_offset of texture_data_reg_3456_3519_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3456_3519_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3456_3519_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3456_3519_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3456_3519_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3456_3519_6_8 : label is 3456;
  attribute ram_addr_end of texture_data_reg_3456_3519_6_8 : label is 3519;
  attribute ram_offset of texture_data_reg_3456_3519_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3456_3519_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3456_3519_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3456_3519_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3456_3519_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3456_3519_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3456_3519_9_11 : label is 3456;
  attribute ram_addr_end of texture_data_reg_3456_3519_9_11 : label is 3519;
  attribute ram_offset of texture_data_reg_3456_3519_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3456_3519_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3456_3519_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3520_3583_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3520_3583_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3520_3583_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of texture_data_reg_3520_3583_0_2 : label is 3583;
  attribute ram_offset of texture_data_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3520_3583_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3520_3583_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3520_3583_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of texture_data_reg_3520_3583_3_5 : label is 3583;
  attribute ram_offset of texture_data_reg_3520_3583_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3520_3583_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3520_3583_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3520_3583_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3520_3583_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3520_3583_6_8 : label is 3520;
  attribute ram_addr_end of texture_data_reg_3520_3583_6_8 : label is 3583;
  attribute ram_offset of texture_data_reg_3520_3583_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3520_3583_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3520_3583_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3520_3583_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3520_3583_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3520_3583_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3520_3583_9_11 : label is 3520;
  attribute ram_addr_end of texture_data_reg_3520_3583_9_11 : label is 3583;
  attribute ram_offset of texture_data_reg_3520_3583_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3520_3583_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3520_3583_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3584_3647_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3584_3647_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3584_3647_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of texture_data_reg_3584_3647_0_2 : label is 3647;
  attribute ram_offset of texture_data_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3584_3647_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3584_3647_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3584_3647_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of texture_data_reg_3584_3647_3_5 : label is 3647;
  attribute ram_offset of texture_data_reg_3584_3647_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3584_3647_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3584_3647_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3584_3647_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3584_3647_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3584_3647_6_8 : label is 3584;
  attribute ram_addr_end of texture_data_reg_3584_3647_6_8 : label is 3647;
  attribute ram_offset of texture_data_reg_3584_3647_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3584_3647_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3584_3647_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3584_3647_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3584_3647_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3584_3647_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3584_3647_9_11 : label is 3584;
  attribute ram_addr_end of texture_data_reg_3584_3647_9_11 : label is 3647;
  attribute ram_offset of texture_data_reg_3584_3647_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3584_3647_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3584_3647_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3648_3711_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3648_3711_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3648_3711_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of texture_data_reg_3648_3711_0_2 : label is 3711;
  attribute ram_offset of texture_data_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3648_3711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3648_3711_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3648_3711_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3648_3711_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of texture_data_reg_3648_3711_3_5 : label is 3711;
  attribute ram_offset of texture_data_reg_3648_3711_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3648_3711_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3648_3711_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3648_3711_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3648_3711_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3648_3711_6_8 : label is 3648;
  attribute ram_addr_end of texture_data_reg_3648_3711_6_8 : label is 3711;
  attribute ram_offset of texture_data_reg_3648_3711_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3648_3711_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3648_3711_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3648_3711_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3648_3711_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3648_3711_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3648_3711_9_11 : label is 3648;
  attribute ram_addr_end of texture_data_reg_3648_3711_9_11 : label is 3711;
  attribute ram_offset of texture_data_reg_3648_3711_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3648_3711_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3648_3711_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3712_3775_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3712_3775_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3712_3775_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of texture_data_reg_3712_3775_0_2 : label is 3775;
  attribute ram_offset of texture_data_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3712_3775_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3712_3775_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3712_3775_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of texture_data_reg_3712_3775_3_5 : label is 3775;
  attribute ram_offset of texture_data_reg_3712_3775_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3712_3775_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3712_3775_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3712_3775_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3712_3775_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3712_3775_6_8 : label is 3712;
  attribute ram_addr_end of texture_data_reg_3712_3775_6_8 : label is 3775;
  attribute ram_offset of texture_data_reg_3712_3775_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3712_3775_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3712_3775_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3712_3775_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3712_3775_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3712_3775_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3712_3775_9_11 : label is 3712;
  attribute ram_addr_end of texture_data_reg_3712_3775_9_11 : label is 3775;
  attribute ram_offset of texture_data_reg_3712_3775_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3712_3775_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3712_3775_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3776_3839_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3776_3839_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3776_3839_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of texture_data_reg_3776_3839_0_2 : label is 3839;
  attribute ram_offset of texture_data_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3776_3839_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3776_3839_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3776_3839_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of texture_data_reg_3776_3839_3_5 : label is 3839;
  attribute ram_offset of texture_data_reg_3776_3839_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3776_3839_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3776_3839_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3776_3839_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3776_3839_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3776_3839_6_8 : label is 3776;
  attribute ram_addr_end of texture_data_reg_3776_3839_6_8 : label is 3839;
  attribute ram_offset of texture_data_reg_3776_3839_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3776_3839_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3776_3839_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3776_3839_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3776_3839_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3776_3839_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3776_3839_9_11 : label is 3776;
  attribute ram_addr_end of texture_data_reg_3776_3839_9_11 : label is 3839;
  attribute ram_offset of texture_data_reg_3776_3839_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3776_3839_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3776_3839_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3840_3903_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3840_3903_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3840_3903_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of texture_data_reg_3840_3903_0_2 : label is 3903;
  attribute ram_offset of texture_data_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3840_3903_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3840_3903_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3840_3903_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of texture_data_reg_3840_3903_3_5 : label is 3903;
  attribute ram_offset of texture_data_reg_3840_3903_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3840_3903_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3840_3903_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3840_3903_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3840_3903_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3840_3903_6_8 : label is 3840;
  attribute ram_addr_end of texture_data_reg_3840_3903_6_8 : label is 3903;
  attribute ram_offset of texture_data_reg_3840_3903_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3840_3903_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3840_3903_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3840_3903_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3840_3903_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3840_3903_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3840_3903_9_11 : label is 3840;
  attribute ram_addr_end of texture_data_reg_3840_3903_9_11 : label is 3903;
  attribute ram_offset of texture_data_reg_3840_3903_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3840_3903_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3840_3903_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_384_447_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_384_447_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of texture_data_reg_384_447_0_2 : label is 447;
  attribute ram_offset of texture_data_reg_384_447_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_384_447_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_384_447_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of texture_data_reg_384_447_3_5 : label is 447;
  attribute ram_offset of texture_data_reg_384_447_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_384_447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_384_447_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_384_447_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_384_447_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_384_447_6_8 : label is 384;
  attribute ram_addr_end of texture_data_reg_384_447_6_8 : label is 447;
  attribute ram_offset of texture_data_reg_384_447_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_384_447_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_384_447_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_384_447_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_384_447_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_384_447_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_384_447_9_11 : label is 384;
  attribute ram_addr_end of texture_data_reg_384_447_9_11 : label is 447;
  attribute ram_offset of texture_data_reg_384_447_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_384_447_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_384_447_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3904_3967_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3904_3967_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3904_3967_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of texture_data_reg_3904_3967_0_2 : label is 3967;
  attribute ram_offset of texture_data_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3904_3967_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3904_3967_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3904_3967_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of texture_data_reg_3904_3967_3_5 : label is 3967;
  attribute ram_offset of texture_data_reg_3904_3967_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3904_3967_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3904_3967_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3904_3967_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3904_3967_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3904_3967_6_8 : label is 3904;
  attribute ram_addr_end of texture_data_reg_3904_3967_6_8 : label is 3967;
  attribute ram_offset of texture_data_reg_3904_3967_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3904_3967_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3904_3967_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3904_3967_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3904_3967_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3904_3967_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3904_3967_9_11 : label is 3904;
  attribute ram_addr_end of texture_data_reg_3904_3967_9_11 : label is 3967;
  attribute ram_offset of texture_data_reg_3904_3967_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3904_3967_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3904_3967_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3968_4031_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3968_4031_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3968_4031_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of texture_data_reg_3968_4031_0_2 : label is 4031;
  attribute ram_offset of texture_data_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3968_4031_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3968_4031_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3968_4031_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of texture_data_reg_3968_4031_3_5 : label is 4031;
  attribute ram_offset of texture_data_reg_3968_4031_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_3968_4031_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3968_4031_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3968_4031_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3968_4031_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3968_4031_6_8 : label is 3968;
  attribute ram_addr_end of texture_data_reg_3968_4031_6_8 : label is 4031;
  attribute ram_offset of texture_data_reg_3968_4031_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3968_4031_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_3968_4031_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_3968_4031_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_3968_4031_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_3968_4031_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_3968_4031_9_11 : label is 3968;
  attribute ram_addr_end of texture_data_reg_3968_4031_9_11 : label is 4031;
  attribute ram_offset of texture_data_reg_3968_4031_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_3968_4031_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_3968_4031_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4032_4095_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4032_4095_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4032_4095_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of texture_data_reg_4032_4095_0_2 : label is 4095;
  attribute ram_offset of texture_data_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4032_4095_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4032_4095_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4032_4095_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of texture_data_reg_4032_4095_3_5 : label is 4095;
  attribute ram_offset of texture_data_reg_4032_4095_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4032_4095_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4032_4095_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4032_4095_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4032_4095_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4032_4095_6_8 : label is 4032;
  attribute ram_addr_end of texture_data_reg_4032_4095_6_8 : label is 4095;
  attribute ram_offset of texture_data_reg_4032_4095_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4032_4095_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4032_4095_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4032_4095_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4032_4095_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4032_4095_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4032_4095_9_11 : label is 4032;
  attribute ram_addr_end of texture_data_reg_4032_4095_9_11 : label is 4095;
  attribute ram_offset of texture_data_reg_4032_4095_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4032_4095_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4032_4095_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4096_4159_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4096_4159_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4096_4159_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4096_4159_0_2 : label is 4096;
  attribute ram_addr_end of texture_data_reg_4096_4159_0_2 : label is 4159;
  attribute ram_offset of texture_data_reg_4096_4159_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4096_4159_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4096_4159_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4096_4159_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4096_4159_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4096_4159_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4096_4159_3_5 : label is 4096;
  attribute ram_addr_end of texture_data_reg_4096_4159_3_5 : label is 4159;
  attribute ram_offset of texture_data_reg_4096_4159_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4096_4159_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4096_4159_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4096_4159_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4096_4159_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4096_4159_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4096_4159_6_8 : label is 4096;
  attribute ram_addr_end of texture_data_reg_4096_4159_6_8 : label is 4159;
  attribute ram_offset of texture_data_reg_4096_4159_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4096_4159_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4096_4159_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4096_4159_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4096_4159_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4096_4159_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4096_4159_9_11 : label is 4096;
  attribute ram_addr_end of texture_data_reg_4096_4159_9_11 : label is 4159;
  attribute ram_offset of texture_data_reg_4096_4159_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4096_4159_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4096_4159_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4160_4223_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4160_4223_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4160_4223_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4160_4223_0_2 : label is 4160;
  attribute ram_addr_end of texture_data_reg_4160_4223_0_2 : label is 4223;
  attribute ram_offset of texture_data_reg_4160_4223_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4160_4223_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4160_4223_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4160_4223_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4160_4223_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4160_4223_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4160_4223_3_5 : label is 4160;
  attribute ram_addr_end of texture_data_reg_4160_4223_3_5 : label is 4223;
  attribute ram_offset of texture_data_reg_4160_4223_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4160_4223_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4160_4223_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4160_4223_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4160_4223_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4160_4223_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4160_4223_6_8 : label is 4160;
  attribute ram_addr_end of texture_data_reg_4160_4223_6_8 : label is 4223;
  attribute ram_offset of texture_data_reg_4160_4223_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4160_4223_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4160_4223_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4160_4223_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4160_4223_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4160_4223_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4160_4223_9_11 : label is 4160;
  attribute ram_addr_end of texture_data_reg_4160_4223_9_11 : label is 4223;
  attribute ram_offset of texture_data_reg_4160_4223_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4160_4223_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4160_4223_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4224_4287_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4224_4287_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4224_4287_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4224_4287_0_2 : label is 4224;
  attribute ram_addr_end of texture_data_reg_4224_4287_0_2 : label is 4287;
  attribute ram_offset of texture_data_reg_4224_4287_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4224_4287_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4224_4287_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4224_4287_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4224_4287_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4224_4287_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4224_4287_3_5 : label is 4224;
  attribute ram_addr_end of texture_data_reg_4224_4287_3_5 : label is 4287;
  attribute ram_offset of texture_data_reg_4224_4287_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4224_4287_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4224_4287_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4224_4287_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4224_4287_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4224_4287_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4224_4287_6_8 : label is 4224;
  attribute ram_addr_end of texture_data_reg_4224_4287_6_8 : label is 4287;
  attribute ram_offset of texture_data_reg_4224_4287_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4224_4287_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4224_4287_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4224_4287_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4224_4287_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4224_4287_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4224_4287_9_11 : label is 4224;
  attribute ram_addr_end of texture_data_reg_4224_4287_9_11 : label is 4287;
  attribute ram_offset of texture_data_reg_4224_4287_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4224_4287_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4224_4287_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4288_4351_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4288_4351_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4288_4351_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4288_4351_0_2 : label is 4288;
  attribute ram_addr_end of texture_data_reg_4288_4351_0_2 : label is 4351;
  attribute ram_offset of texture_data_reg_4288_4351_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4288_4351_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4288_4351_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4288_4351_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4288_4351_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4288_4351_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4288_4351_3_5 : label is 4288;
  attribute ram_addr_end of texture_data_reg_4288_4351_3_5 : label is 4351;
  attribute ram_offset of texture_data_reg_4288_4351_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4288_4351_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4288_4351_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4288_4351_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4288_4351_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4288_4351_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4288_4351_6_8 : label is 4288;
  attribute ram_addr_end of texture_data_reg_4288_4351_6_8 : label is 4351;
  attribute ram_offset of texture_data_reg_4288_4351_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4288_4351_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4288_4351_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4288_4351_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4288_4351_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4288_4351_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4288_4351_9_11 : label is 4288;
  attribute ram_addr_end of texture_data_reg_4288_4351_9_11 : label is 4351;
  attribute ram_offset of texture_data_reg_4288_4351_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4288_4351_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4288_4351_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4352_4415_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4352_4415_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4352_4415_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4352_4415_0_2 : label is 4352;
  attribute ram_addr_end of texture_data_reg_4352_4415_0_2 : label is 4415;
  attribute ram_offset of texture_data_reg_4352_4415_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4352_4415_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4352_4415_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4352_4415_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4352_4415_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4352_4415_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4352_4415_3_5 : label is 4352;
  attribute ram_addr_end of texture_data_reg_4352_4415_3_5 : label is 4415;
  attribute ram_offset of texture_data_reg_4352_4415_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4352_4415_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4352_4415_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4352_4415_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4352_4415_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4352_4415_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4352_4415_6_8 : label is 4352;
  attribute ram_addr_end of texture_data_reg_4352_4415_6_8 : label is 4415;
  attribute ram_offset of texture_data_reg_4352_4415_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4352_4415_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4352_4415_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4352_4415_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4352_4415_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4352_4415_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4352_4415_9_11 : label is 4352;
  attribute ram_addr_end of texture_data_reg_4352_4415_9_11 : label is 4415;
  attribute ram_offset of texture_data_reg_4352_4415_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4352_4415_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4352_4415_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4416_4479_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4416_4479_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4416_4479_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4416_4479_0_2 : label is 4416;
  attribute ram_addr_end of texture_data_reg_4416_4479_0_2 : label is 4479;
  attribute ram_offset of texture_data_reg_4416_4479_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4416_4479_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4416_4479_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4416_4479_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4416_4479_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4416_4479_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4416_4479_3_5 : label is 4416;
  attribute ram_addr_end of texture_data_reg_4416_4479_3_5 : label is 4479;
  attribute ram_offset of texture_data_reg_4416_4479_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4416_4479_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4416_4479_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4416_4479_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4416_4479_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4416_4479_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4416_4479_6_8 : label is 4416;
  attribute ram_addr_end of texture_data_reg_4416_4479_6_8 : label is 4479;
  attribute ram_offset of texture_data_reg_4416_4479_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4416_4479_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4416_4479_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4416_4479_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4416_4479_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4416_4479_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4416_4479_9_11 : label is 4416;
  attribute ram_addr_end of texture_data_reg_4416_4479_9_11 : label is 4479;
  attribute ram_offset of texture_data_reg_4416_4479_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4416_4479_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4416_4479_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4480_4543_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4480_4543_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4480_4543_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4480_4543_0_2 : label is 4480;
  attribute ram_addr_end of texture_data_reg_4480_4543_0_2 : label is 4543;
  attribute ram_offset of texture_data_reg_4480_4543_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4480_4543_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4480_4543_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4480_4543_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4480_4543_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4480_4543_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4480_4543_3_5 : label is 4480;
  attribute ram_addr_end of texture_data_reg_4480_4543_3_5 : label is 4543;
  attribute ram_offset of texture_data_reg_4480_4543_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4480_4543_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4480_4543_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4480_4543_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4480_4543_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4480_4543_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4480_4543_6_8 : label is 4480;
  attribute ram_addr_end of texture_data_reg_4480_4543_6_8 : label is 4543;
  attribute ram_offset of texture_data_reg_4480_4543_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4480_4543_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4480_4543_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4480_4543_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4480_4543_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4480_4543_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4480_4543_9_11 : label is 4480;
  attribute ram_addr_end of texture_data_reg_4480_4543_9_11 : label is 4543;
  attribute ram_offset of texture_data_reg_4480_4543_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4480_4543_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4480_4543_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_448_511_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_448_511_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of texture_data_reg_448_511_0_2 : label is 511;
  attribute ram_offset of texture_data_reg_448_511_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_448_511_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_448_511_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of texture_data_reg_448_511_3_5 : label is 511;
  attribute ram_offset of texture_data_reg_448_511_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_448_511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_448_511_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_448_511_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_448_511_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_448_511_6_8 : label is 448;
  attribute ram_addr_end of texture_data_reg_448_511_6_8 : label is 511;
  attribute ram_offset of texture_data_reg_448_511_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_448_511_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_448_511_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_448_511_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_448_511_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_448_511_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_448_511_9_11 : label is 448;
  attribute ram_addr_end of texture_data_reg_448_511_9_11 : label is 511;
  attribute ram_offset of texture_data_reg_448_511_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_448_511_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_448_511_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4544_4607_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4544_4607_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4544_4607_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4544_4607_0_2 : label is 4544;
  attribute ram_addr_end of texture_data_reg_4544_4607_0_2 : label is 4607;
  attribute ram_offset of texture_data_reg_4544_4607_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4544_4607_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4544_4607_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4544_4607_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4544_4607_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4544_4607_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4544_4607_3_5 : label is 4544;
  attribute ram_addr_end of texture_data_reg_4544_4607_3_5 : label is 4607;
  attribute ram_offset of texture_data_reg_4544_4607_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4544_4607_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4544_4607_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4544_4607_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4544_4607_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4544_4607_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4544_4607_6_8 : label is 4544;
  attribute ram_addr_end of texture_data_reg_4544_4607_6_8 : label is 4607;
  attribute ram_offset of texture_data_reg_4544_4607_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4544_4607_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4544_4607_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4544_4607_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4544_4607_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4544_4607_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4544_4607_9_11 : label is 4544;
  attribute ram_addr_end of texture_data_reg_4544_4607_9_11 : label is 4607;
  attribute ram_offset of texture_data_reg_4544_4607_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4544_4607_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4544_4607_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4608_4671_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4608_4671_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4608_4671_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4608_4671_0_2 : label is 4608;
  attribute ram_addr_end of texture_data_reg_4608_4671_0_2 : label is 4671;
  attribute ram_offset of texture_data_reg_4608_4671_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4608_4671_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4608_4671_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4608_4671_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4608_4671_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4608_4671_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4608_4671_3_5 : label is 4608;
  attribute ram_addr_end of texture_data_reg_4608_4671_3_5 : label is 4671;
  attribute ram_offset of texture_data_reg_4608_4671_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4608_4671_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4608_4671_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4608_4671_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4608_4671_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4608_4671_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4608_4671_6_8 : label is 4608;
  attribute ram_addr_end of texture_data_reg_4608_4671_6_8 : label is 4671;
  attribute ram_offset of texture_data_reg_4608_4671_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4608_4671_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4608_4671_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4608_4671_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4608_4671_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4608_4671_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4608_4671_9_11 : label is 4608;
  attribute ram_addr_end of texture_data_reg_4608_4671_9_11 : label is 4671;
  attribute ram_offset of texture_data_reg_4608_4671_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4608_4671_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4608_4671_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4672_4735_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4672_4735_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4672_4735_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4672_4735_0_2 : label is 4672;
  attribute ram_addr_end of texture_data_reg_4672_4735_0_2 : label is 4735;
  attribute ram_offset of texture_data_reg_4672_4735_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4672_4735_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4672_4735_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4672_4735_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4672_4735_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4672_4735_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4672_4735_3_5 : label is 4672;
  attribute ram_addr_end of texture_data_reg_4672_4735_3_5 : label is 4735;
  attribute ram_offset of texture_data_reg_4672_4735_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4672_4735_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4672_4735_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4672_4735_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4672_4735_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4672_4735_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4672_4735_6_8 : label is 4672;
  attribute ram_addr_end of texture_data_reg_4672_4735_6_8 : label is 4735;
  attribute ram_offset of texture_data_reg_4672_4735_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4672_4735_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4672_4735_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4672_4735_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4672_4735_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4672_4735_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4672_4735_9_11 : label is 4672;
  attribute ram_addr_end of texture_data_reg_4672_4735_9_11 : label is 4735;
  attribute ram_offset of texture_data_reg_4672_4735_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4672_4735_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4672_4735_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4736_4799_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4736_4799_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4736_4799_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4736_4799_0_2 : label is 4736;
  attribute ram_addr_end of texture_data_reg_4736_4799_0_2 : label is 4799;
  attribute ram_offset of texture_data_reg_4736_4799_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4736_4799_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4736_4799_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4736_4799_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4736_4799_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4736_4799_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4736_4799_3_5 : label is 4736;
  attribute ram_addr_end of texture_data_reg_4736_4799_3_5 : label is 4799;
  attribute ram_offset of texture_data_reg_4736_4799_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4736_4799_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4736_4799_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4736_4799_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4736_4799_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4736_4799_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4736_4799_6_8 : label is 4736;
  attribute ram_addr_end of texture_data_reg_4736_4799_6_8 : label is 4799;
  attribute ram_offset of texture_data_reg_4736_4799_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4736_4799_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4736_4799_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4736_4799_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4736_4799_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4736_4799_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4736_4799_9_11 : label is 4736;
  attribute ram_addr_end of texture_data_reg_4736_4799_9_11 : label is 4799;
  attribute ram_offset of texture_data_reg_4736_4799_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4736_4799_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4736_4799_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4800_4863_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4800_4863_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4800_4863_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4800_4863_0_2 : label is 4800;
  attribute ram_addr_end of texture_data_reg_4800_4863_0_2 : label is 4863;
  attribute ram_offset of texture_data_reg_4800_4863_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4800_4863_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4800_4863_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4800_4863_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4800_4863_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4800_4863_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4800_4863_3_5 : label is 4800;
  attribute ram_addr_end of texture_data_reg_4800_4863_3_5 : label is 4863;
  attribute ram_offset of texture_data_reg_4800_4863_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4800_4863_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4800_4863_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4800_4863_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4800_4863_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4800_4863_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4800_4863_6_8 : label is 4800;
  attribute ram_addr_end of texture_data_reg_4800_4863_6_8 : label is 4863;
  attribute ram_offset of texture_data_reg_4800_4863_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4800_4863_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4800_4863_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4800_4863_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4800_4863_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4800_4863_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4800_4863_9_11 : label is 4800;
  attribute ram_addr_end of texture_data_reg_4800_4863_9_11 : label is 4863;
  attribute ram_offset of texture_data_reg_4800_4863_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4800_4863_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4800_4863_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4864_4927_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4864_4927_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4864_4927_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4864_4927_0_2 : label is 4864;
  attribute ram_addr_end of texture_data_reg_4864_4927_0_2 : label is 4927;
  attribute ram_offset of texture_data_reg_4864_4927_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4864_4927_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4864_4927_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4864_4927_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4864_4927_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4864_4927_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4864_4927_3_5 : label is 4864;
  attribute ram_addr_end of texture_data_reg_4864_4927_3_5 : label is 4927;
  attribute ram_offset of texture_data_reg_4864_4927_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4864_4927_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4864_4927_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4864_4927_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4864_4927_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4864_4927_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4864_4927_6_8 : label is 4864;
  attribute ram_addr_end of texture_data_reg_4864_4927_6_8 : label is 4927;
  attribute ram_offset of texture_data_reg_4864_4927_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4864_4927_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4864_4927_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4864_4927_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4864_4927_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4864_4927_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4864_4927_9_11 : label is 4864;
  attribute ram_addr_end of texture_data_reg_4864_4927_9_11 : label is 4927;
  attribute ram_offset of texture_data_reg_4864_4927_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4864_4927_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4864_4927_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4928_4991_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4928_4991_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4928_4991_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4928_4991_0_2 : label is 4928;
  attribute ram_addr_end of texture_data_reg_4928_4991_0_2 : label is 4991;
  attribute ram_offset of texture_data_reg_4928_4991_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4928_4991_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4928_4991_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4928_4991_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4928_4991_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4928_4991_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4928_4991_3_5 : label is 4928;
  attribute ram_addr_end of texture_data_reg_4928_4991_3_5 : label is 4991;
  attribute ram_offset of texture_data_reg_4928_4991_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4928_4991_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4928_4991_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4928_4991_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4928_4991_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4928_4991_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4928_4991_6_8 : label is 4928;
  attribute ram_addr_end of texture_data_reg_4928_4991_6_8 : label is 4991;
  attribute ram_offset of texture_data_reg_4928_4991_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4928_4991_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4928_4991_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4928_4991_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4928_4991_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4928_4991_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4928_4991_9_11 : label is 4928;
  attribute ram_addr_end of texture_data_reg_4928_4991_9_11 : label is 4991;
  attribute ram_offset of texture_data_reg_4928_4991_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4928_4991_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4928_4991_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4992_5055_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4992_5055_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4992_5055_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4992_5055_0_2 : label is 4992;
  attribute ram_addr_end of texture_data_reg_4992_5055_0_2 : label is 5055;
  attribute ram_offset of texture_data_reg_4992_5055_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4992_5055_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_4992_5055_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4992_5055_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4992_5055_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4992_5055_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4992_5055_3_5 : label is 4992;
  attribute ram_addr_end of texture_data_reg_4992_5055_3_5 : label is 5055;
  attribute ram_offset of texture_data_reg_4992_5055_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4992_5055_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_4992_5055_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4992_5055_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4992_5055_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4992_5055_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4992_5055_6_8 : label is 4992;
  attribute ram_addr_end of texture_data_reg_4992_5055_6_8 : label is 5055;
  attribute ram_offset of texture_data_reg_4992_5055_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4992_5055_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_4992_5055_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_4992_5055_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_4992_5055_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_4992_5055_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_4992_5055_9_11 : label is 4992;
  attribute ram_addr_end of texture_data_reg_4992_5055_9_11 : label is 5055;
  attribute ram_offset of texture_data_reg_4992_5055_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_4992_5055_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_4992_5055_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5056_5119_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5056_5119_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5056_5119_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5056_5119_0_2 : label is 5056;
  attribute ram_addr_end of texture_data_reg_5056_5119_0_2 : label is 5119;
  attribute ram_offset of texture_data_reg_5056_5119_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5056_5119_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5056_5119_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5056_5119_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5056_5119_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5056_5119_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5056_5119_3_5 : label is 5056;
  attribute ram_addr_end of texture_data_reg_5056_5119_3_5 : label is 5119;
  attribute ram_offset of texture_data_reg_5056_5119_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5056_5119_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5056_5119_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5056_5119_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5056_5119_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5056_5119_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5056_5119_6_8 : label is 5056;
  attribute ram_addr_end of texture_data_reg_5056_5119_6_8 : label is 5119;
  attribute ram_offset of texture_data_reg_5056_5119_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5056_5119_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5056_5119_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5056_5119_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5056_5119_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5056_5119_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5056_5119_9_11 : label is 5056;
  attribute ram_addr_end of texture_data_reg_5056_5119_9_11 : label is 5119;
  attribute ram_offset of texture_data_reg_5056_5119_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5056_5119_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5056_5119_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5120_5183_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5120_5183_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5120_5183_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5120_5183_0_2 : label is 5120;
  attribute ram_addr_end of texture_data_reg_5120_5183_0_2 : label is 5183;
  attribute ram_offset of texture_data_reg_5120_5183_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5120_5183_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5120_5183_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5120_5183_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5120_5183_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5120_5183_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5120_5183_3_5 : label is 5120;
  attribute ram_addr_end of texture_data_reg_5120_5183_3_5 : label is 5183;
  attribute ram_offset of texture_data_reg_5120_5183_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5120_5183_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5120_5183_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5120_5183_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5120_5183_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5120_5183_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5120_5183_6_8 : label is 5120;
  attribute ram_addr_end of texture_data_reg_5120_5183_6_8 : label is 5183;
  attribute ram_offset of texture_data_reg_5120_5183_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5120_5183_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5120_5183_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5120_5183_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5120_5183_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5120_5183_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5120_5183_9_11 : label is 5120;
  attribute ram_addr_end of texture_data_reg_5120_5183_9_11 : label is 5183;
  attribute ram_offset of texture_data_reg_5120_5183_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5120_5183_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5120_5183_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_512_575_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_512_575_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of texture_data_reg_512_575_0_2 : label is 575;
  attribute ram_offset of texture_data_reg_512_575_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_512_575_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_512_575_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of texture_data_reg_512_575_3_5 : label is 575;
  attribute ram_offset of texture_data_reg_512_575_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_512_575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_512_575_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_512_575_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_512_575_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_512_575_6_8 : label is 512;
  attribute ram_addr_end of texture_data_reg_512_575_6_8 : label is 575;
  attribute ram_offset of texture_data_reg_512_575_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_512_575_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_512_575_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_512_575_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_512_575_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_512_575_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_512_575_9_11 : label is 512;
  attribute ram_addr_end of texture_data_reg_512_575_9_11 : label is 575;
  attribute ram_offset of texture_data_reg_512_575_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_512_575_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_512_575_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5184_5247_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5184_5247_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5184_5247_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5184_5247_0_2 : label is 5184;
  attribute ram_addr_end of texture_data_reg_5184_5247_0_2 : label is 5247;
  attribute ram_offset of texture_data_reg_5184_5247_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5184_5247_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5184_5247_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5184_5247_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5184_5247_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5184_5247_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5184_5247_3_5 : label is 5184;
  attribute ram_addr_end of texture_data_reg_5184_5247_3_5 : label is 5247;
  attribute ram_offset of texture_data_reg_5184_5247_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5184_5247_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5184_5247_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5184_5247_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5184_5247_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5184_5247_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5184_5247_6_8 : label is 5184;
  attribute ram_addr_end of texture_data_reg_5184_5247_6_8 : label is 5247;
  attribute ram_offset of texture_data_reg_5184_5247_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5184_5247_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5184_5247_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5184_5247_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5184_5247_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5184_5247_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5184_5247_9_11 : label is 5184;
  attribute ram_addr_end of texture_data_reg_5184_5247_9_11 : label is 5247;
  attribute ram_offset of texture_data_reg_5184_5247_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5184_5247_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5184_5247_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5248_5311_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5248_5311_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5248_5311_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5248_5311_0_2 : label is 5248;
  attribute ram_addr_end of texture_data_reg_5248_5311_0_2 : label is 5311;
  attribute ram_offset of texture_data_reg_5248_5311_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5248_5311_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5248_5311_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5248_5311_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5248_5311_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5248_5311_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5248_5311_3_5 : label is 5248;
  attribute ram_addr_end of texture_data_reg_5248_5311_3_5 : label is 5311;
  attribute ram_offset of texture_data_reg_5248_5311_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5248_5311_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5248_5311_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5248_5311_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5248_5311_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5248_5311_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5248_5311_6_8 : label is 5248;
  attribute ram_addr_end of texture_data_reg_5248_5311_6_8 : label is 5311;
  attribute ram_offset of texture_data_reg_5248_5311_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5248_5311_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5248_5311_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5248_5311_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5248_5311_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5248_5311_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5248_5311_9_11 : label is 5248;
  attribute ram_addr_end of texture_data_reg_5248_5311_9_11 : label is 5311;
  attribute ram_offset of texture_data_reg_5248_5311_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5248_5311_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5248_5311_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5312_5375_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5312_5375_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5312_5375_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5312_5375_0_2 : label is 5312;
  attribute ram_addr_end of texture_data_reg_5312_5375_0_2 : label is 5375;
  attribute ram_offset of texture_data_reg_5312_5375_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5312_5375_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5312_5375_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5312_5375_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5312_5375_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5312_5375_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5312_5375_3_5 : label is 5312;
  attribute ram_addr_end of texture_data_reg_5312_5375_3_5 : label is 5375;
  attribute ram_offset of texture_data_reg_5312_5375_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5312_5375_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5312_5375_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5312_5375_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5312_5375_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5312_5375_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5312_5375_6_8 : label is 5312;
  attribute ram_addr_end of texture_data_reg_5312_5375_6_8 : label is 5375;
  attribute ram_offset of texture_data_reg_5312_5375_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5312_5375_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5312_5375_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5312_5375_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5312_5375_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5312_5375_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5312_5375_9_11 : label is 5312;
  attribute ram_addr_end of texture_data_reg_5312_5375_9_11 : label is 5375;
  attribute ram_offset of texture_data_reg_5312_5375_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5312_5375_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5312_5375_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5376_5439_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5376_5439_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5376_5439_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5376_5439_0_2 : label is 5376;
  attribute ram_addr_end of texture_data_reg_5376_5439_0_2 : label is 5439;
  attribute ram_offset of texture_data_reg_5376_5439_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5376_5439_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5376_5439_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5376_5439_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5376_5439_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5376_5439_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5376_5439_3_5 : label is 5376;
  attribute ram_addr_end of texture_data_reg_5376_5439_3_5 : label is 5439;
  attribute ram_offset of texture_data_reg_5376_5439_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5376_5439_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5376_5439_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5376_5439_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5376_5439_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5376_5439_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5376_5439_6_8 : label is 5376;
  attribute ram_addr_end of texture_data_reg_5376_5439_6_8 : label is 5439;
  attribute ram_offset of texture_data_reg_5376_5439_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5376_5439_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5376_5439_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5376_5439_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5376_5439_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5376_5439_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5376_5439_9_11 : label is 5376;
  attribute ram_addr_end of texture_data_reg_5376_5439_9_11 : label is 5439;
  attribute ram_offset of texture_data_reg_5376_5439_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5376_5439_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5376_5439_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5440_5503_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5440_5503_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5440_5503_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5440_5503_0_2 : label is 5440;
  attribute ram_addr_end of texture_data_reg_5440_5503_0_2 : label is 5503;
  attribute ram_offset of texture_data_reg_5440_5503_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5440_5503_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5440_5503_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_5440_5503_0_2_i_2 : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5440_5503_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5440_5503_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5440_5503_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5440_5503_3_5 : label is 5440;
  attribute ram_addr_end of texture_data_reg_5440_5503_3_5 : label is 5503;
  attribute ram_offset of texture_data_reg_5440_5503_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5440_5503_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5440_5503_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5440_5503_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5440_5503_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5440_5503_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5440_5503_6_8 : label is 5440;
  attribute ram_addr_end of texture_data_reg_5440_5503_6_8 : label is 5503;
  attribute ram_offset of texture_data_reg_5440_5503_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5440_5503_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5440_5503_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5440_5503_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5440_5503_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5440_5503_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5440_5503_9_11 : label is 5440;
  attribute ram_addr_end of texture_data_reg_5440_5503_9_11 : label is 5503;
  attribute ram_offset of texture_data_reg_5440_5503_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5440_5503_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5440_5503_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5504_5567_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5504_5567_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5504_5567_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5504_5567_0_2 : label is 5504;
  attribute ram_addr_end of texture_data_reg_5504_5567_0_2 : label is 5567;
  attribute ram_offset of texture_data_reg_5504_5567_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5504_5567_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5504_5567_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5504_5567_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5504_5567_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5504_5567_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5504_5567_3_5 : label is 5504;
  attribute ram_addr_end of texture_data_reg_5504_5567_3_5 : label is 5567;
  attribute ram_offset of texture_data_reg_5504_5567_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5504_5567_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5504_5567_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5504_5567_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5504_5567_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5504_5567_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5504_5567_6_8 : label is 5504;
  attribute ram_addr_end of texture_data_reg_5504_5567_6_8 : label is 5567;
  attribute ram_offset of texture_data_reg_5504_5567_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5504_5567_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5504_5567_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5504_5567_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5504_5567_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5504_5567_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5504_5567_9_11 : label is 5504;
  attribute ram_addr_end of texture_data_reg_5504_5567_9_11 : label is 5567;
  attribute ram_offset of texture_data_reg_5504_5567_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5504_5567_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5504_5567_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5568_5631_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5568_5631_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5568_5631_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5568_5631_0_2 : label is 5568;
  attribute ram_addr_end of texture_data_reg_5568_5631_0_2 : label is 5631;
  attribute ram_offset of texture_data_reg_5568_5631_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5568_5631_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5568_5631_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5568_5631_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5568_5631_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5568_5631_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5568_5631_3_5 : label is 5568;
  attribute ram_addr_end of texture_data_reg_5568_5631_3_5 : label is 5631;
  attribute ram_offset of texture_data_reg_5568_5631_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5568_5631_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5568_5631_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5568_5631_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5568_5631_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5568_5631_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5568_5631_6_8 : label is 5568;
  attribute ram_addr_end of texture_data_reg_5568_5631_6_8 : label is 5631;
  attribute ram_offset of texture_data_reg_5568_5631_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5568_5631_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5568_5631_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5568_5631_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5568_5631_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5568_5631_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5568_5631_9_11 : label is 5568;
  attribute ram_addr_end of texture_data_reg_5568_5631_9_11 : label is 5631;
  attribute ram_offset of texture_data_reg_5568_5631_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5568_5631_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5568_5631_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5632_5695_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5632_5695_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5632_5695_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5632_5695_0_2 : label is 5632;
  attribute ram_addr_end of texture_data_reg_5632_5695_0_2 : label is 5695;
  attribute ram_offset of texture_data_reg_5632_5695_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5632_5695_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5632_5695_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5632_5695_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5632_5695_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5632_5695_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5632_5695_3_5 : label is 5632;
  attribute ram_addr_end of texture_data_reg_5632_5695_3_5 : label is 5695;
  attribute ram_offset of texture_data_reg_5632_5695_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5632_5695_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5632_5695_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5632_5695_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5632_5695_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5632_5695_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5632_5695_6_8 : label is 5632;
  attribute ram_addr_end of texture_data_reg_5632_5695_6_8 : label is 5695;
  attribute ram_offset of texture_data_reg_5632_5695_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5632_5695_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5632_5695_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5632_5695_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5632_5695_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5632_5695_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5632_5695_9_11 : label is 5632;
  attribute ram_addr_end of texture_data_reg_5632_5695_9_11 : label is 5695;
  attribute ram_offset of texture_data_reg_5632_5695_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5632_5695_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5632_5695_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5696_5759_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5696_5759_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5696_5759_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5696_5759_0_2 : label is 5696;
  attribute ram_addr_end of texture_data_reg_5696_5759_0_2 : label is 5759;
  attribute ram_offset of texture_data_reg_5696_5759_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5696_5759_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5696_5759_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5696_5759_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5696_5759_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5696_5759_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5696_5759_3_5 : label is 5696;
  attribute ram_addr_end of texture_data_reg_5696_5759_3_5 : label is 5759;
  attribute ram_offset of texture_data_reg_5696_5759_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5696_5759_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5696_5759_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5696_5759_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5696_5759_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5696_5759_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5696_5759_6_8 : label is 5696;
  attribute ram_addr_end of texture_data_reg_5696_5759_6_8 : label is 5759;
  attribute ram_offset of texture_data_reg_5696_5759_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5696_5759_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5696_5759_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5696_5759_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5696_5759_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5696_5759_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5696_5759_9_11 : label is 5696;
  attribute ram_addr_end of texture_data_reg_5696_5759_9_11 : label is 5759;
  attribute ram_offset of texture_data_reg_5696_5759_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5696_5759_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5696_5759_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5760_5823_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5760_5823_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5760_5823_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5760_5823_0_2 : label is 5760;
  attribute ram_addr_end of texture_data_reg_5760_5823_0_2 : label is 5823;
  attribute ram_offset of texture_data_reg_5760_5823_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5760_5823_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5760_5823_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5760_5823_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5760_5823_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5760_5823_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5760_5823_3_5 : label is 5760;
  attribute ram_addr_end of texture_data_reg_5760_5823_3_5 : label is 5823;
  attribute ram_offset of texture_data_reg_5760_5823_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5760_5823_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5760_5823_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5760_5823_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5760_5823_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5760_5823_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5760_5823_6_8 : label is 5760;
  attribute ram_addr_end of texture_data_reg_5760_5823_6_8 : label is 5823;
  attribute ram_offset of texture_data_reg_5760_5823_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5760_5823_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5760_5823_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5760_5823_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5760_5823_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5760_5823_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5760_5823_9_11 : label is 5760;
  attribute ram_addr_end of texture_data_reg_5760_5823_9_11 : label is 5823;
  attribute ram_offset of texture_data_reg_5760_5823_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5760_5823_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5760_5823_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_576_639_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_576_639_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of texture_data_reg_576_639_0_2 : label is 639;
  attribute ram_offset of texture_data_reg_576_639_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_576_639_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_576_639_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of texture_data_reg_576_639_3_5 : label is 639;
  attribute ram_offset of texture_data_reg_576_639_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_576_639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_576_639_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_576_639_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_576_639_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_576_639_6_8 : label is 576;
  attribute ram_addr_end of texture_data_reg_576_639_6_8 : label is 639;
  attribute ram_offset of texture_data_reg_576_639_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_576_639_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_576_639_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_576_639_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_576_639_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_576_639_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_576_639_9_11 : label is 576;
  attribute ram_addr_end of texture_data_reg_576_639_9_11 : label is 639;
  attribute ram_offset of texture_data_reg_576_639_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_576_639_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_576_639_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5824_5887_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5824_5887_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5824_5887_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5824_5887_0_2 : label is 5824;
  attribute ram_addr_end of texture_data_reg_5824_5887_0_2 : label is 5887;
  attribute ram_offset of texture_data_reg_5824_5887_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5824_5887_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5824_5887_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5824_5887_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5824_5887_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5824_5887_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5824_5887_3_5 : label is 5824;
  attribute ram_addr_end of texture_data_reg_5824_5887_3_5 : label is 5887;
  attribute ram_offset of texture_data_reg_5824_5887_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5824_5887_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5824_5887_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5824_5887_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5824_5887_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5824_5887_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5824_5887_6_8 : label is 5824;
  attribute ram_addr_end of texture_data_reg_5824_5887_6_8 : label is 5887;
  attribute ram_offset of texture_data_reg_5824_5887_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5824_5887_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5824_5887_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5824_5887_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5824_5887_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5824_5887_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5824_5887_9_11 : label is 5824;
  attribute ram_addr_end of texture_data_reg_5824_5887_9_11 : label is 5887;
  attribute ram_offset of texture_data_reg_5824_5887_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5824_5887_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5824_5887_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5888_5951_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5888_5951_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5888_5951_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5888_5951_0_2 : label is 5888;
  attribute ram_addr_end of texture_data_reg_5888_5951_0_2 : label is 5951;
  attribute ram_offset of texture_data_reg_5888_5951_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5888_5951_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5888_5951_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5888_5951_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5888_5951_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5888_5951_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5888_5951_3_5 : label is 5888;
  attribute ram_addr_end of texture_data_reg_5888_5951_3_5 : label is 5951;
  attribute ram_offset of texture_data_reg_5888_5951_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5888_5951_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5888_5951_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5888_5951_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5888_5951_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5888_5951_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5888_5951_6_8 : label is 5888;
  attribute ram_addr_end of texture_data_reg_5888_5951_6_8 : label is 5951;
  attribute ram_offset of texture_data_reg_5888_5951_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5888_5951_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5888_5951_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5888_5951_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5888_5951_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5888_5951_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5888_5951_9_11 : label is 5888;
  attribute ram_addr_end of texture_data_reg_5888_5951_9_11 : label is 5951;
  attribute ram_offset of texture_data_reg_5888_5951_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5888_5951_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5888_5951_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5952_6015_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5952_6015_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5952_6015_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5952_6015_0_2 : label is 5952;
  attribute ram_addr_end of texture_data_reg_5952_6015_0_2 : label is 6015;
  attribute ram_offset of texture_data_reg_5952_6015_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5952_6015_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_5952_6015_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5952_6015_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5952_6015_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5952_6015_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5952_6015_3_5 : label is 5952;
  attribute ram_addr_end of texture_data_reg_5952_6015_3_5 : label is 6015;
  attribute ram_offset of texture_data_reg_5952_6015_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5952_6015_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_5952_6015_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5952_6015_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5952_6015_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5952_6015_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5952_6015_6_8 : label is 5952;
  attribute ram_addr_end of texture_data_reg_5952_6015_6_8 : label is 6015;
  attribute ram_offset of texture_data_reg_5952_6015_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5952_6015_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_5952_6015_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_5952_6015_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_5952_6015_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_5952_6015_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_5952_6015_9_11 : label is 5952;
  attribute ram_addr_end of texture_data_reg_5952_6015_9_11 : label is 6015;
  attribute ram_offset of texture_data_reg_5952_6015_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_5952_6015_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_5952_6015_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6016_6079_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6016_6079_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6016_6079_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6016_6079_0_2 : label is 6016;
  attribute ram_addr_end of texture_data_reg_6016_6079_0_2 : label is 6079;
  attribute ram_offset of texture_data_reg_6016_6079_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6016_6079_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6016_6079_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6016_6079_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6016_6079_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6016_6079_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6016_6079_3_5 : label is 6016;
  attribute ram_addr_end of texture_data_reg_6016_6079_3_5 : label is 6079;
  attribute ram_offset of texture_data_reg_6016_6079_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6016_6079_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6016_6079_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6016_6079_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6016_6079_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6016_6079_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6016_6079_6_8 : label is 6016;
  attribute ram_addr_end of texture_data_reg_6016_6079_6_8 : label is 6079;
  attribute ram_offset of texture_data_reg_6016_6079_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6016_6079_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6016_6079_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6016_6079_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6016_6079_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6016_6079_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6016_6079_9_11 : label is 6016;
  attribute ram_addr_end of texture_data_reg_6016_6079_9_11 : label is 6079;
  attribute ram_offset of texture_data_reg_6016_6079_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6016_6079_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6016_6079_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6080_6143_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6080_6143_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6080_6143_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6080_6143_0_2 : label is 6080;
  attribute ram_addr_end of texture_data_reg_6080_6143_0_2 : label is 6143;
  attribute ram_offset of texture_data_reg_6080_6143_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6080_6143_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6080_6143_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6080_6143_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6080_6143_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6080_6143_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6080_6143_3_5 : label is 6080;
  attribute ram_addr_end of texture_data_reg_6080_6143_3_5 : label is 6143;
  attribute ram_offset of texture_data_reg_6080_6143_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6080_6143_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6080_6143_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6080_6143_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6080_6143_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6080_6143_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6080_6143_6_8 : label is 6080;
  attribute ram_addr_end of texture_data_reg_6080_6143_6_8 : label is 6143;
  attribute ram_offset of texture_data_reg_6080_6143_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6080_6143_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6080_6143_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6080_6143_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6080_6143_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6080_6143_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6080_6143_9_11 : label is 6080;
  attribute ram_addr_end of texture_data_reg_6080_6143_9_11 : label is 6143;
  attribute ram_offset of texture_data_reg_6080_6143_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6080_6143_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6080_6143_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6144_6207_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6144_6207_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6144_6207_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6144_6207_0_2 : label is 6144;
  attribute ram_addr_end of texture_data_reg_6144_6207_0_2 : label is 6207;
  attribute ram_offset of texture_data_reg_6144_6207_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6144_6207_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6144_6207_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6144_6207_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6144_6207_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6144_6207_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6144_6207_3_5 : label is 6144;
  attribute ram_addr_end of texture_data_reg_6144_6207_3_5 : label is 6207;
  attribute ram_offset of texture_data_reg_6144_6207_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6144_6207_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6144_6207_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6144_6207_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6144_6207_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6144_6207_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6144_6207_6_8 : label is 6144;
  attribute ram_addr_end of texture_data_reg_6144_6207_6_8 : label is 6207;
  attribute ram_offset of texture_data_reg_6144_6207_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6144_6207_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6144_6207_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6144_6207_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6144_6207_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6144_6207_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6144_6207_9_11 : label is 6144;
  attribute ram_addr_end of texture_data_reg_6144_6207_9_11 : label is 6207;
  attribute ram_offset of texture_data_reg_6144_6207_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6144_6207_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6144_6207_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6208_6271_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6208_6271_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6208_6271_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6208_6271_0_2 : label is 6208;
  attribute ram_addr_end of texture_data_reg_6208_6271_0_2 : label is 6271;
  attribute ram_offset of texture_data_reg_6208_6271_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6208_6271_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6208_6271_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6208_6271_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6208_6271_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6208_6271_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6208_6271_3_5 : label is 6208;
  attribute ram_addr_end of texture_data_reg_6208_6271_3_5 : label is 6271;
  attribute ram_offset of texture_data_reg_6208_6271_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6208_6271_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6208_6271_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6208_6271_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6208_6271_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6208_6271_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6208_6271_6_8 : label is 6208;
  attribute ram_addr_end of texture_data_reg_6208_6271_6_8 : label is 6271;
  attribute ram_offset of texture_data_reg_6208_6271_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6208_6271_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6208_6271_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6208_6271_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6208_6271_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6208_6271_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6208_6271_9_11 : label is 6208;
  attribute ram_addr_end of texture_data_reg_6208_6271_9_11 : label is 6271;
  attribute ram_offset of texture_data_reg_6208_6271_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6208_6271_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6208_6271_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6272_6335_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6272_6335_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6272_6335_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6272_6335_0_2 : label is 6272;
  attribute ram_addr_end of texture_data_reg_6272_6335_0_2 : label is 6335;
  attribute ram_offset of texture_data_reg_6272_6335_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6272_6335_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6272_6335_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6272_6335_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6272_6335_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6272_6335_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6272_6335_3_5 : label is 6272;
  attribute ram_addr_end of texture_data_reg_6272_6335_3_5 : label is 6335;
  attribute ram_offset of texture_data_reg_6272_6335_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6272_6335_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6272_6335_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6272_6335_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6272_6335_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6272_6335_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6272_6335_6_8 : label is 6272;
  attribute ram_addr_end of texture_data_reg_6272_6335_6_8 : label is 6335;
  attribute ram_offset of texture_data_reg_6272_6335_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6272_6335_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6272_6335_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6272_6335_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6272_6335_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6272_6335_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6272_6335_9_11 : label is 6272;
  attribute ram_addr_end of texture_data_reg_6272_6335_9_11 : label is 6335;
  attribute ram_offset of texture_data_reg_6272_6335_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6272_6335_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6272_6335_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6336_6399_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6336_6399_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6336_6399_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6336_6399_0_2 : label is 6336;
  attribute ram_addr_end of texture_data_reg_6336_6399_0_2 : label is 6399;
  attribute ram_offset of texture_data_reg_6336_6399_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6336_6399_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6336_6399_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_6336_6399_0_2_i_2 : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6336_6399_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6336_6399_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6336_6399_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6336_6399_3_5 : label is 6336;
  attribute ram_addr_end of texture_data_reg_6336_6399_3_5 : label is 6399;
  attribute ram_offset of texture_data_reg_6336_6399_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6336_6399_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6336_6399_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6336_6399_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6336_6399_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6336_6399_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6336_6399_6_8 : label is 6336;
  attribute ram_addr_end of texture_data_reg_6336_6399_6_8 : label is 6399;
  attribute ram_offset of texture_data_reg_6336_6399_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6336_6399_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6336_6399_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6336_6399_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6336_6399_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6336_6399_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6336_6399_9_11 : label is 6336;
  attribute ram_addr_end of texture_data_reg_6336_6399_9_11 : label is 6399;
  attribute ram_offset of texture_data_reg_6336_6399_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6336_6399_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6336_6399_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6400_6463_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6400_6463_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6400_6463_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6400_6463_0_2 : label is 6400;
  attribute ram_addr_end of texture_data_reg_6400_6463_0_2 : label is 6463;
  attribute ram_offset of texture_data_reg_6400_6463_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6400_6463_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6400_6463_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6400_6463_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6400_6463_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6400_6463_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6400_6463_3_5 : label is 6400;
  attribute ram_addr_end of texture_data_reg_6400_6463_3_5 : label is 6463;
  attribute ram_offset of texture_data_reg_6400_6463_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6400_6463_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6400_6463_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6400_6463_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6400_6463_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6400_6463_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6400_6463_6_8 : label is 6400;
  attribute ram_addr_end of texture_data_reg_6400_6463_6_8 : label is 6463;
  attribute ram_offset of texture_data_reg_6400_6463_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6400_6463_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6400_6463_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6400_6463_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6400_6463_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6400_6463_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6400_6463_9_11 : label is 6400;
  attribute ram_addr_end of texture_data_reg_6400_6463_9_11 : label is 6463;
  attribute ram_offset of texture_data_reg_6400_6463_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6400_6463_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6400_6463_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_640_703_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_640_703_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of texture_data_reg_640_703_0_2 : label is 703;
  attribute ram_offset of texture_data_reg_640_703_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_640_703_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_640_703_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of texture_data_reg_640_703_3_5 : label is 703;
  attribute ram_offset of texture_data_reg_640_703_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_640_703_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_640_703_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_640_703_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_640_703_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_640_703_6_8 : label is 640;
  attribute ram_addr_end of texture_data_reg_640_703_6_8 : label is 703;
  attribute ram_offset of texture_data_reg_640_703_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_640_703_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_640_703_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_640_703_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_640_703_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_640_703_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_640_703_9_11 : label is 640;
  attribute ram_addr_end of texture_data_reg_640_703_9_11 : label is 703;
  attribute ram_offset of texture_data_reg_640_703_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_640_703_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_640_703_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6464_6527_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6464_6527_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6464_6527_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6464_6527_0_2 : label is 6464;
  attribute ram_addr_end of texture_data_reg_6464_6527_0_2 : label is 6527;
  attribute ram_offset of texture_data_reg_6464_6527_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6464_6527_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6464_6527_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6464_6527_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6464_6527_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6464_6527_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6464_6527_3_5 : label is 6464;
  attribute ram_addr_end of texture_data_reg_6464_6527_3_5 : label is 6527;
  attribute ram_offset of texture_data_reg_6464_6527_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6464_6527_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6464_6527_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6464_6527_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6464_6527_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6464_6527_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6464_6527_6_8 : label is 6464;
  attribute ram_addr_end of texture_data_reg_6464_6527_6_8 : label is 6527;
  attribute ram_offset of texture_data_reg_6464_6527_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6464_6527_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6464_6527_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6464_6527_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6464_6527_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6464_6527_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6464_6527_9_11 : label is 6464;
  attribute ram_addr_end of texture_data_reg_6464_6527_9_11 : label is 6527;
  attribute ram_offset of texture_data_reg_6464_6527_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6464_6527_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6464_6527_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_64_127_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_64_127_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of texture_data_reg_64_127_0_2 : label is 127;
  attribute ram_offset of texture_data_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_64_127_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_64_127_0_2_i_2 : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_64_127_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_64_127_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of texture_data_reg_64_127_3_5 : label is 127;
  attribute ram_offset of texture_data_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_64_127_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_64_127_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of texture_data_reg_64_127_6_8 : label is 127;
  attribute ram_offset of texture_data_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_64_127_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_64_127_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of texture_data_reg_64_127_9_11 : label is 127;
  attribute ram_offset of texture_data_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_64_127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6528_6591_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6528_6591_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6528_6591_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6528_6591_0_2 : label is 6528;
  attribute ram_addr_end of texture_data_reg_6528_6591_0_2 : label is 6591;
  attribute ram_offset of texture_data_reg_6528_6591_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6528_6591_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6528_6591_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6528_6591_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6528_6591_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6528_6591_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6528_6591_3_5 : label is 6528;
  attribute ram_addr_end of texture_data_reg_6528_6591_3_5 : label is 6591;
  attribute ram_offset of texture_data_reg_6528_6591_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6528_6591_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6528_6591_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6528_6591_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6528_6591_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6528_6591_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6528_6591_6_8 : label is 6528;
  attribute ram_addr_end of texture_data_reg_6528_6591_6_8 : label is 6591;
  attribute ram_offset of texture_data_reg_6528_6591_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6528_6591_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6528_6591_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6528_6591_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6528_6591_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6528_6591_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6528_6591_9_11 : label is 6528;
  attribute ram_addr_end of texture_data_reg_6528_6591_9_11 : label is 6591;
  attribute ram_offset of texture_data_reg_6528_6591_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6528_6591_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6528_6591_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6592_6655_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6592_6655_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6592_6655_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6592_6655_0_2 : label is 6592;
  attribute ram_addr_end of texture_data_reg_6592_6655_0_2 : label is 6655;
  attribute ram_offset of texture_data_reg_6592_6655_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6592_6655_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6592_6655_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6592_6655_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6592_6655_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6592_6655_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6592_6655_3_5 : label is 6592;
  attribute ram_addr_end of texture_data_reg_6592_6655_3_5 : label is 6655;
  attribute ram_offset of texture_data_reg_6592_6655_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6592_6655_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6592_6655_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6592_6655_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6592_6655_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6592_6655_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6592_6655_6_8 : label is 6592;
  attribute ram_addr_end of texture_data_reg_6592_6655_6_8 : label is 6655;
  attribute ram_offset of texture_data_reg_6592_6655_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6592_6655_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6592_6655_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6592_6655_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6592_6655_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6592_6655_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6592_6655_9_11 : label is 6592;
  attribute ram_addr_end of texture_data_reg_6592_6655_9_11 : label is 6655;
  attribute ram_offset of texture_data_reg_6592_6655_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6592_6655_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6592_6655_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6656_6719_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6656_6719_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6656_6719_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6656_6719_0_2 : label is 6656;
  attribute ram_addr_end of texture_data_reg_6656_6719_0_2 : label is 6719;
  attribute ram_offset of texture_data_reg_6656_6719_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6656_6719_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6656_6719_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6656_6719_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6656_6719_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6656_6719_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6656_6719_3_5 : label is 6656;
  attribute ram_addr_end of texture_data_reg_6656_6719_3_5 : label is 6719;
  attribute ram_offset of texture_data_reg_6656_6719_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6656_6719_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6656_6719_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6656_6719_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6656_6719_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6656_6719_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6656_6719_6_8 : label is 6656;
  attribute ram_addr_end of texture_data_reg_6656_6719_6_8 : label is 6719;
  attribute ram_offset of texture_data_reg_6656_6719_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6656_6719_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6656_6719_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6656_6719_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6656_6719_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6656_6719_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6656_6719_9_11 : label is 6656;
  attribute ram_addr_end of texture_data_reg_6656_6719_9_11 : label is 6719;
  attribute ram_offset of texture_data_reg_6656_6719_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6656_6719_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6656_6719_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6720_6783_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6720_6783_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6720_6783_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6720_6783_0_2 : label is 6720;
  attribute ram_addr_end of texture_data_reg_6720_6783_0_2 : label is 6783;
  attribute ram_offset of texture_data_reg_6720_6783_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6720_6783_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6720_6783_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6720_6783_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6720_6783_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6720_6783_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6720_6783_3_5 : label is 6720;
  attribute ram_addr_end of texture_data_reg_6720_6783_3_5 : label is 6783;
  attribute ram_offset of texture_data_reg_6720_6783_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6720_6783_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6720_6783_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6720_6783_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6720_6783_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6720_6783_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6720_6783_6_8 : label is 6720;
  attribute ram_addr_end of texture_data_reg_6720_6783_6_8 : label is 6783;
  attribute ram_offset of texture_data_reg_6720_6783_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6720_6783_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6720_6783_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6720_6783_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6720_6783_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6720_6783_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6720_6783_9_11 : label is 6720;
  attribute ram_addr_end of texture_data_reg_6720_6783_9_11 : label is 6783;
  attribute ram_offset of texture_data_reg_6720_6783_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6720_6783_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6720_6783_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6784_6847_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6784_6847_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6784_6847_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6784_6847_0_2 : label is 6784;
  attribute ram_addr_end of texture_data_reg_6784_6847_0_2 : label is 6847;
  attribute ram_offset of texture_data_reg_6784_6847_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6784_6847_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6784_6847_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6784_6847_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6784_6847_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6784_6847_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6784_6847_3_5 : label is 6784;
  attribute ram_addr_end of texture_data_reg_6784_6847_3_5 : label is 6847;
  attribute ram_offset of texture_data_reg_6784_6847_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6784_6847_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6784_6847_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6784_6847_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6784_6847_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6784_6847_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6784_6847_6_8 : label is 6784;
  attribute ram_addr_end of texture_data_reg_6784_6847_6_8 : label is 6847;
  attribute ram_offset of texture_data_reg_6784_6847_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6784_6847_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6784_6847_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6784_6847_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6784_6847_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6784_6847_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6784_6847_9_11 : label is 6784;
  attribute ram_addr_end of texture_data_reg_6784_6847_9_11 : label is 6847;
  attribute ram_offset of texture_data_reg_6784_6847_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6784_6847_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6784_6847_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6848_6911_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6848_6911_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6848_6911_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6848_6911_0_2 : label is 6848;
  attribute ram_addr_end of texture_data_reg_6848_6911_0_2 : label is 6911;
  attribute ram_offset of texture_data_reg_6848_6911_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6848_6911_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6848_6911_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6848_6911_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6848_6911_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6848_6911_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6848_6911_3_5 : label is 6848;
  attribute ram_addr_end of texture_data_reg_6848_6911_3_5 : label is 6911;
  attribute ram_offset of texture_data_reg_6848_6911_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6848_6911_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6848_6911_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6848_6911_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6848_6911_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6848_6911_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6848_6911_6_8 : label is 6848;
  attribute ram_addr_end of texture_data_reg_6848_6911_6_8 : label is 6911;
  attribute ram_offset of texture_data_reg_6848_6911_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6848_6911_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6848_6911_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6848_6911_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6848_6911_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6848_6911_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6848_6911_9_11 : label is 6848;
  attribute ram_addr_end of texture_data_reg_6848_6911_9_11 : label is 6911;
  attribute ram_offset of texture_data_reg_6848_6911_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6848_6911_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6848_6911_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6912_6975_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6912_6975_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6912_6975_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6912_6975_0_2 : label is 6912;
  attribute ram_addr_end of texture_data_reg_6912_6975_0_2 : label is 6975;
  attribute ram_offset of texture_data_reg_6912_6975_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6912_6975_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6912_6975_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6912_6975_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6912_6975_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6912_6975_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6912_6975_3_5 : label is 6912;
  attribute ram_addr_end of texture_data_reg_6912_6975_3_5 : label is 6975;
  attribute ram_offset of texture_data_reg_6912_6975_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6912_6975_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6912_6975_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6912_6975_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6912_6975_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6912_6975_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6912_6975_6_8 : label is 6912;
  attribute ram_addr_end of texture_data_reg_6912_6975_6_8 : label is 6975;
  attribute ram_offset of texture_data_reg_6912_6975_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6912_6975_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6912_6975_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6912_6975_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6912_6975_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6912_6975_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6912_6975_9_11 : label is 6912;
  attribute ram_addr_end of texture_data_reg_6912_6975_9_11 : label is 6975;
  attribute ram_offset of texture_data_reg_6912_6975_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6912_6975_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6912_6975_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6976_7039_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6976_7039_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6976_7039_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6976_7039_0_2 : label is 6976;
  attribute ram_addr_end of texture_data_reg_6976_7039_0_2 : label is 7039;
  attribute ram_offset of texture_data_reg_6976_7039_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6976_7039_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_6976_7039_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6976_7039_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6976_7039_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6976_7039_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6976_7039_3_5 : label is 6976;
  attribute ram_addr_end of texture_data_reg_6976_7039_3_5 : label is 7039;
  attribute ram_offset of texture_data_reg_6976_7039_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6976_7039_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_6976_7039_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6976_7039_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6976_7039_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6976_7039_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6976_7039_6_8 : label is 6976;
  attribute ram_addr_end of texture_data_reg_6976_7039_6_8 : label is 7039;
  attribute ram_offset of texture_data_reg_6976_7039_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6976_7039_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_6976_7039_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_6976_7039_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_6976_7039_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_6976_7039_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_6976_7039_9_11 : label is 6976;
  attribute ram_addr_end of texture_data_reg_6976_7039_9_11 : label is 7039;
  attribute ram_offset of texture_data_reg_6976_7039_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_6976_7039_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_6976_7039_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7040_7103_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7040_7103_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7040_7103_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7040_7103_0_2 : label is 7040;
  attribute ram_addr_end of texture_data_reg_7040_7103_0_2 : label is 7103;
  attribute ram_offset of texture_data_reg_7040_7103_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7040_7103_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7040_7103_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7040_7103_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7040_7103_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7040_7103_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7040_7103_3_5 : label is 7040;
  attribute ram_addr_end of texture_data_reg_7040_7103_3_5 : label is 7103;
  attribute ram_offset of texture_data_reg_7040_7103_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7040_7103_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7040_7103_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7040_7103_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7040_7103_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7040_7103_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7040_7103_6_8 : label is 7040;
  attribute ram_addr_end of texture_data_reg_7040_7103_6_8 : label is 7103;
  attribute ram_offset of texture_data_reg_7040_7103_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7040_7103_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7040_7103_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7040_7103_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7040_7103_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7040_7103_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7040_7103_9_11 : label is 7040;
  attribute ram_addr_end of texture_data_reg_7040_7103_9_11 : label is 7103;
  attribute ram_offset of texture_data_reg_7040_7103_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7040_7103_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7040_7103_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_704_767_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_704_767_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of texture_data_reg_704_767_0_2 : label is 767;
  attribute ram_offset of texture_data_reg_704_767_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_704_767_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_704_767_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_704_767_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of texture_data_reg_704_767_3_5 : label is 767;
  attribute ram_offset of texture_data_reg_704_767_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_704_767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_704_767_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_704_767_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_704_767_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_704_767_6_8 : label is 704;
  attribute ram_addr_end of texture_data_reg_704_767_6_8 : label is 767;
  attribute ram_offset of texture_data_reg_704_767_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_704_767_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_704_767_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_704_767_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_704_767_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_704_767_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_704_767_9_11 : label is 704;
  attribute ram_addr_end of texture_data_reg_704_767_9_11 : label is 767;
  attribute ram_offset of texture_data_reg_704_767_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_704_767_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_704_767_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7104_7167_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7104_7167_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7104_7167_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7104_7167_0_2 : label is 7104;
  attribute ram_addr_end of texture_data_reg_7104_7167_0_2 : label is 7167;
  attribute ram_offset of texture_data_reg_7104_7167_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7104_7167_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7104_7167_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7104_7167_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7104_7167_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7104_7167_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7104_7167_3_5 : label is 7104;
  attribute ram_addr_end of texture_data_reg_7104_7167_3_5 : label is 7167;
  attribute ram_offset of texture_data_reg_7104_7167_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7104_7167_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7104_7167_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7104_7167_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7104_7167_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7104_7167_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7104_7167_6_8 : label is 7104;
  attribute ram_addr_end of texture_data_reg_7104_7167_6_8 : label is 7167;
  attribute ram_offset of texture_data_reg_7104_7167_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7104_7167_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7104_7167_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7104_7167_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7104_7167_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7104_7167_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7104_7167_9_11 : label is 7104;
  attribute ram_addr_end of texture_data_reg_7104_7167_9_11 : label is 7167;
  attribute ram_offset of texture_data_reg_7104_7167_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7104_7167_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7104_7167_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7168_7231_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7168_7231_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7168_7231_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7168_7231_0_2 : label is 7168;
  attribute ram_addr_end of texture_data_reg_7168_7231_0_2 : label is 7231;
  attribute ram_offset of texture_data_reg_7168_7231_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7168_7231_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7168_7231_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7168_7231_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7168_7231_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7168_7231_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7168_7231_3_5 : label is 7168;
  attribute ram_addr_end of texture_data_reg_7168_7231_3_5 : label is 7231;
  attribute ram_offset of texture_data_reg_7168_7231_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7168_7231_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7168_7231_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7168_7231_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7168_7231_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7168_7231_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7168_7231_6_8 : label is 7168;
  attribute ram_addr_end of texture_data_reg_7168_7231_6_8 : label is 7231;
  attribute ram_offset of texture_data_reg_7168_7231_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7168_7231_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7168_7231_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7168_7231_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7168_7231_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7168_7231_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7168_7231_9_11 : label is 7168;
  attribute ram_addr_end of texture_data_reg_7168_7231_9_11 : label is 7231;
  attribute ram_offset of texture_data_reg_7168_7231_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7168_7231_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7168_7231_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7232_7295_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7232_7295_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7232_7295_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7232_7295_0_2 : label is 7232;
  attribute ram_addr_end of texture_data_reg_7232_7295_0_2 : label is 7295;
  attribute ram_offset of texture_data_reg_7232_7295_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7232_7295_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7232_7295_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7232_7295_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7232_7295_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7232_7295_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7232_7295_3_5 : label is 7232;
  attribute ram_addr_end of texture_data_reg_7232_7295_3_5 : label is 7295;
  attribute ram_offset of texture_data_reg_7232_7295_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7232_7295_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7232_7295_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7232_7295_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7232_7295_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7232_7295_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7232_7295_6_8 : label is 7232;
  attribute ram_addr_end of texture_data_reg_7232_7295_6_8 : label is 7295;
  attribute ram_offset of texture_data_reg_7232_7295_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7232_7295_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7232_7295_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7232_7295_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7232_7295_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7232_7295_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7232_7295_9_11 : label is 7232;
  attribute ram_addr_end of texture_data_reg_7232_7295_9_11 : label is 7295;
  attribute ram_offset of texture_data_reg_7232_7295_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7232_7295_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7232_7295_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7296_7359_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7296_7359_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7296_7359_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7296_7359_0_2 : label is 7296;
  attribute ram_addr_end of texture_data_reg_7296_7359_0_2 : label is 7359;
  attribute ram_offset of texture_data_reg_7296_7359_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7296_7359_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7296_7359_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7296_7359_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7296_7359_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7296_7359_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7296_7359_3_5 : label is 7296;
  attribute ram_addr_end of texture_data_reg_7296_7359_3_5 : label is 7359;
  attribute ram_offset of texture_data_reg_7296_7359_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7296_7359_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7296_7359_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7296_7359_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7296_7359_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7296_7359_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7296_7359_6_8 : label is 7296;
  attribute ram_addr_end of texture_data_reg_7296_7359_6_8 : label is 7359;
  attribute ram_offset of texture_data_reg_7296_7359_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7296_7359_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7296_7359_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7296_7359_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7296_7359_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7296_7359_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7296_7359_9_11 : label is 7296;
  attribute ram_addr_end of texture_data_reg_7296_7359_9_11 : label is 7359;
  attribute ram_offset of texture_data_reg_7296_7359_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7296_7359_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7296_7359_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7360_7423_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7360_7423_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7360_7423_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7360_7423_0_2 : label is 7360;
  attribute ram_addr_end of texture_data_reg_7360_7423_0_2 : label is 7423;
  attribute ram_offset of texture_data_reg_7360_7423_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7360_7423_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7360_7423_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7360_7423_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7360_7423_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7360_7423_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7360_7423_3_5 : label is 7360;
  attribute ram_addr_end of texture_data_reg_7360_7423_3_5 : label is 7423;
  attribute ram_offset of texture_data_reg_7360_7423_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7360_7423_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7360_7423_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7360_7423_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7360_7423_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7360_7423_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7360_7423_6_8 : label is 7360;
  attribute ram_addr_end of texture_data_reg_7360_7423_6_8 : label is 7423;
  attribute ram_offset of texture_data_reg_7360_7423_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7360_7423_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7360_7423_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7360_7423_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7360_7423_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7360_7423_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7360_7423_9_11 : label is 7360;
  attribute ram_addr_end of texture_data_reg_7360_7423_9_11 : label is 7423;
  attribute ram_offset of texture_data_reg_7360_7423_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7360_7423_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7360_7423_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7424_7487_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7424_7487_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7424_7487_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7424_7487_0_2 : label is 7424;
  attribute ram_addr_end of texture_data_reg_7424_7487_0_2 : label is 7487;
  attribute ram_offset of texture_data_reg_7424_7487_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7424_7487_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7424_7487_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7424_7487_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7424_7487_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7424_7487_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7424_7487_3_5 : label is 7424;
  attribute ram_addr_end of texture_data_reg_7424_7487_3_5 : label is 7487;
  attribute ram_offset of texture_data_reg_7424_7487_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7424_7487_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7424_7487_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7424_7487_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7424_7487_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7424_7487_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7424_7487_6_8 : label is 7424;
  attribute ram_addr_end of texture_data_reg_7424_7487_6_8 : label is 7487;
  attribute ram_offset of texture_data_reg_7424_7487_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7424_7487_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7424_7487_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7424_7487_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7424_7487_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7424_7487_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7424_7487_9_11 : label is 7424;
  attribute ram_addr_end of texture_data_reg_7424_7487_9_11 : label is 7487;
  attribute ram_offset of texture_data_reg_7424_7487_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7424_7487_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7424_7487_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7488_7551_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7488_7551_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7488_7551_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7488_7551_0_2 : label is 7488;
  attribute ram_addr_end of texture_data_reg_7488_7551_0_2 : label is 7551;
  attribute ram_offset of texture_data_reg_7488_7551_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7488_7551_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7488_7551_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7488_7551_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7488_7551_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7488_7551_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7488_7551_3_5 : label is 7488;
  attribute ram_addr_end of texture_data_reg_7488_7551_3_5 : label is 7551;
  attribute ram_offset of texture_data_reg_7488_7551_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7488_7551_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7488_7551_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7488_7551_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7488_7551_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7488_7551_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7488_7551_6_8 : label is 7488;
  attribute ram_addr_end of texture_data_reg_7488_7551_6_8 : label is 7551;
  attribute ram_offset of texture_data_reg_7488_7551_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7488_7551_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7488_7551_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7488_7551_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7488_7551_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7488_7551_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7488_7551_9_11 : label is 7488;
  attribute ram_addr_end of texture_data_reg_7488_7551_9_11 : label is 7551;
  attribute ram_offset of texture_data_reg_7488_7551_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7488_7551_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7488_7551_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7552_7615_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7552_7615_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7552_7615_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7552_7615_0_2 : label is 7552;
  attribute ram_addr_end of texture_data_reg_7552_7615_0_2 : label is 7615;
  attribute ram_offset of texture_data_reg_7552_7615_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7552_7615_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7552_7615_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7552_7615_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7552_7615_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7552_7615_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7552_7615_3_5 : label is 7552;
  attribute ram_addr_end of texture_data_reg_7552_7615_3_5 : label is 7615;
  attribute ram_offset of texture_data_reg_7552_7615_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7552_7615_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7552_7615_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7552_7615_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7552_7615_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7552_7615_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7552_7615_6_8 : label is 7552;
  attribute ram_addr_end of texture_data_reg_7552_7615_6_8 : label is 7615;
  attribute ram_offset of texture_data_reg_7552_7615_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7552_7615_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7552_7615_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7552_7615_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7552_7615_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7552_7615_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7552_7615_9_11 : label is 7552;
  attribute ram_addr_end of texture_data_reg_7552_7615_9_11 : label is 7615;
  attribute ram_offset of texture_data_reg_7552_7615_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7552_7615_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7552_7615_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7616_7679_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7616_7679_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7616_7679_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7616_7679_0_2 : label is 7616;
  attribute ram_addr_end of texture_data_reg_7616_7679_0_2 : label is 7679;
  attribute ram_offset of texture_data_reg_7616_7679_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7616_7679_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7616_7679_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7616_7679_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7616_7679_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7616_7679_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7616_7679_3_5 : label is 7616;
  attribute ram_addr_end of texture_data_reg_7616_7679_3_5 : label is 7679;
  attribute ram_offset of texture_data_reg_7616_7679_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7616_7679_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7616_7679_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7616_7679_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7616_7679_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7616_7679_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7616_7679_6_8 : label is 7616;
  attribute ram_addr_end of texture_data_reg_7616_7679_6_8 : label is 7679;
  attribute ram_offset of texture_data_reg_7616_7679_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7616_7679_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7616_7679_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7616_7679_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7616_7679_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7616_7679_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7616_7679_9_11 : label is 7616;
  attribute ram_addr_end of texture_data_reg_7616_7679_9_11 : label is 7679;
  attribute ram_offset of texture_data_reg_7616_7679_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7616_7679_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7616_7679_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7680_7743_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7680_7743_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7680_7743_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7680_7743_0_2 : label is 7680;
  attribute ram_addr_end of texture_data_reg_7680_7743_0_2 : label is 7743;
  attribute ram_offset of texture_data_reg_7680_7743_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7680_7743_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7680_7743_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7680_7743_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7680_7743_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7680_7743_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7680_7743_3_5 : label is 7680;
  attribute ram_addr_end of texture_data_reg_7680_7743_3_5 : label is 7743;
  attribute ram_offset of texture_data_reg_7680_7743_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7680_7743_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7680_7743_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7680_7743_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7680_7743_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7680_7743_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7680_7743_6_8 : label is 7680;
  attribute ram_addr_end of texture_data_reg_7680_7743_6_8 : label is 7743;
  attribute ram_offset of texture_data_reg_7680_7743_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7680_7743_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7680_7743_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7680_7743_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7680_7743_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7680_7743_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7680_7743_9_11 : label is 7680;
  attribute ram_addr_end of texture_data_reg_7680_7743_9_11 : label is 7743;
  attribute ram_offset of texture_data_reg_7680_7743_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7680_7743_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7680_7743_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_768_831_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_768_831_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of texture_data_reg_768_831_0_2 : label is 831;
  attribute ram_offset of texture_data_reg_768_831_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_768_831_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_768_831_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_768_831_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of texture_data_reg_768_831_3_5 : label is 831;
  attribute ram_offset of texture_data_reg_768_831_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_768_831_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_768_831_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_768_831_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_768_831_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_768_831_6_8 : label is 768;
  attribute ram_addr_end of texture_data_reg_768_831_6_8 : label is 831;
  attribute ram_offset of texture_data_reg_768_831_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_768_831_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_768_831_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_768_831_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_768_831_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_768_831_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_768_831_9_11 : label is 768;
  attribute ram_addr_end of texture_data_reg_768_831_9_11 : label is 831;
  attribute ram_offset of texture_data_reg_768_831_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_768_831_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_768_831_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7744_7807_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7744_7807_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7744_7807_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7744_7807_0_2 : label is 7744;
  attribute ram_addr_end of texture_data_reg_7744_7807_0_2 : label is 7807;
  attribute ram_offset of texture_data_reg_7744_7807_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7744_7807_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7744_7807_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7744_7807_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7744_7807_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7744_7807_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7744_7807_3_5 : label is 7744;
  attribute ram_addr_end of texture_data_reg_7744_7807_3_5 : label is 7807;
  attribute ram_offset of texture_data_reg_7744_7807_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7744_7807_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7744_7807_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7744_7807_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7744_7807_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7744_7807_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7744_7807_6_8 : label is 7744;
  attribute ram_addr_end of texture_data_reg_7744_7807_6_8 : label is 7807;
  attribute ram_offset of texture_data_reg_7744_7807_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7744_7807_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7744_7807_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7744_7807_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7744_7807_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7744_7807_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7744_7807_9_11 : label is 7744;
  attribute ram_addr_end of texture_data_reg_7744_7807_9_11 : label is 7807;
  attribute ram_offset of texture_data_reg_7744_7807_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7744_7807_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7744_7807_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7808_7871_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7808_7871_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7808_7871_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7808_7871_0_2 : label is 7808;
  attribute ram_addr_end of texture_data_reg_7808_7871_0_2 : label is 7871;
  attribute ram_offset of texture_data_reg_7808_7871_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7808_7871_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7808_7871_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7808_7871_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7808_7871_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7808_7871_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7808_7871_3_5 : label is 7808;
  attribute ram_addr_end of texture_data_reg_7808_7871_3_5 : label is 7871;
  attribute ram_offset of texture_data_reg_7808_7871_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7808_7871_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7808_7871_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7808_7871_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7808_7871_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7808_7871_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7808_7871_6_8 : label is 7808;
  attribute ram_addr_end of texture_data_reg_7808_7871_6_8 : label is 7871;
  attribute ram_offset of texture_data_reg_7808_7871_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7808_7871_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7808_7871_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7808_7871_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7808_7871_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7808_7871_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7808_7871_9_11 : label is 7808;
  attribute ram_addr_end of texture_data_reg_7808_7871_9_11 : label is 7871;
  attribute ram_offset of texture_data_reg_7808_7871_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7808_7871_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7808_7871_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7872_7935_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7872_7935_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7872_7935_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7872_7935_0_2 : label is 7872;
  attribute ram_addr_end of texture_data_reg_7872_7935_0_2 : label is 7935;
  attribute ram_offset of texture_data_reg_7872_7935_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7872_7935_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7872_7935_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7872_7935_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7872_7935_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7872_7935_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7872_7935_3_5 : label is 7872;
  attribute ram_addr_end of texture_data_reg_7872_7935_3_5 : label is 7935;
  attribute ram_offset of texture_data_reg_7872_7935_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7872_7935_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7872_7935_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7872_7935_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7872_7935_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7872_7935_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7872_7935_6_8 : label is 7872;
  attribute ram_addr_end of texture_data_reg_7872_7935_6_8 : label is 7935;
  attribute ram_offset of texture_data_reg_7872_7935_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7872_7935_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7872_7935_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7872_7935_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7872_7935_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7872_7935_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7872_7935_9_11 : label is 7872;
  attribute ram_addr_end of texture_data_reg_7872_7935_9_11 : label is 7935;
  attribute ram_offset of texture_data_reg_7872_7935_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7872_7935_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7872_7935_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7936_7999_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7936_7999_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7936_7999_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7936_7999_0_2 : label is 7936;
  attribute ram_addr_end of texture_data_reg_7936_7999_0_2 : label is 7999;
  attribute ram_offset of texture_data_reg_7936_7999_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7936_7999_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_7936_7999_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7936_7999_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7936_7999_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7936_7999_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7936_7999_3_5 : label is 7936;
  attribute ram_addr_end of texture_data_reg_7936_7999_3_5 : label is 7999;
  attribute ram_offset of texture_data_reg_7936_7999_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7936_7999_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_7936_7999_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7936_7999_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7936_7999_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7936_7999_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7936_7999_6_8 : label is 7936;
  attribute ram_addr_end of texture_data_reg_7936_7999_6_8 : label is 7999;
  attribute ram_offset of texture_data_reg_7936_7999_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7936_7999_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_7936_7999_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_7936_7999_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_7936_7999_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_7936_7999_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_7936_7999_9_11 : label is 7936;
  attribute ram_addr_end of texture_data_reg_7936_7999_9_11 : label is 7999;
  attribute ram_offset of texture_data_reg_7936_7999_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_7936_7999_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_7936_7999_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8000_8063_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8000_8063_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8000_8063_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8000_8063_0_2 : label is 8000;
  attribute ram_addr_end of texture_data_reg_8000_8063_0_2 : label is 8063;
  attribute ram_offset of texture_data_reg_8000_8063_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8000_8063_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_8000_8063_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8000_8063_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8000_8063_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8000_8063_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8000_8063_3_5 : label is 8000;
  attribute ram_addr_end of texture_data_reg_8000_8063_3_5 : label is 8063;
  attribute ram_offset of texture_data_reg_8000_8063_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8000_8063_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_8000_8063_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8000_8063_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8000_8063_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8000_8063_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8000_8063_6_8 : label is 8000;
  attribute ram_addr_end of texture_data_reg_8000_8063_6_8 : label is 8063;
  attribute ram_offset of texture_data_reg_8000_8063_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8000_8063_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_8000_8063_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8000_8063_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8000_8063_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8000_8063_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8000_8063_9_11 : label is 8000;
  attribute ram_addr_end of texture_data_reg_8000_8063_9_11 : label is 8063;
  attribute ram_offset of texture_data_reg_8000_8063_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8000_8063_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_8000_8063_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8064_8127_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8064_8127_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8064_8127_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8064_8127_0_2 : label is 8064;
  attribute ram_addr_end of texture_data_reg_8064_8127_0_2 : label is 8127;
  attribute ram_offset of texture_data_reg_8064_8127_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8064_8127_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_8064_8127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8064_8127_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8064_8127_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8064_8127_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8064_8127_3_5 : label is 8064;
  attribute ram_addr_end of texture_data_reg_8064_8127_3_5 : label is 8127;
  attribute ram_offset of texture_data_reg_8064_8127_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8064_8127_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_8064_8127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8064_8127_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8064_8127_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8064_8127_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8064_8127_6_8 : label is 8064;
  attribute ram_addr_end of texture_data_reg_8064_8127_6_8 : label is 8127;
  attribute ram_offset of texture_data_reg_8064_8127_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8064_8127_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_8064_8127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8064_8127_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8064_8127_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8064_8127_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8064_8127_9_11 : label is 8064;
  attribute ram_addr_end of texture_data_reg_8064_8127_9_11 : label is 8127;
  attribute ram_offset of texture_data_reg_8064_8127_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8064_8127_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_8064_8127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8128_8191_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8128_8191_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8128_8191_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8128_8191_0_2 : label is 8128;
  attribute ram_addr_end of texture_data_reg_8128_8191_0_2 : label is 8191;
  attribute ram_offset of texture_data_reg_8128_8191_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8128_8191_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_8128_8191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8128_8191_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8128_8191_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8128_8191_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8128_8191_3_5 : label is 8128;
  attribute ram_addr_end of texture_data_reg_8128_8191_3_5 : label is 8191;
  attribute ram_offset of texture_data_reg_8128_8191_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8128_8191_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_8128_8191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8128_8191_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8128_8191_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8128_8191_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8128_8191_6_8 : label is 8128;
  attribute ram_addr_end of texture_data_reg_8128_8191_6_8 : label is 8191;
  attribute ram_offset of texture_data_reg_8128_8191_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8128_8191_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_8128_8191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_8128_8191_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_8128_8191_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_8128_8191_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_8128_8191_9_11 : label is 8128;
  attribute ram_addr_end of texture_data_reg_8128_8191_9_11 : label is 8191;
  attribute ram_offset of texture_data_reg_8128_8191_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_8128_8191_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_8128_8191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_832_895_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_832_895_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of texture_data_reg_832_895_0_2 : label is 895;
  attribute ram_offset of texture_data_reg_832_895_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_832_895_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_832_895_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_832_895_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of texture_data_reg_832_895_3_5 : label is 895;
  attribute ram_offset of texture_data_reg_832_895_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_832_895_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_832_895_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_832_895_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_832_895_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_832_895_6_8 : label is 832;
  attribute ram_addr_end of texture_data_reg_832_895_6_8 : label is 895;
  attribute ram_offset of texture_data_reg_832_895_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_832_895_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_832_895_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_832_895_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_832_895_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_832_895_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_832_895_9_11 : label is 832;
  attribute ram_addr_end of texture_data_reg_832_895_9_11 : label is 895;
  attribute ram_offset of texture_data_reg_832_895_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_832_895_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_832_895_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_896_959_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_896_959_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of texture_data_reg_896_959_0_2 : label is 959;
  attribute ram_offset of texture_data_reg_896_959_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_896_959_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_896_959_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_896_959_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of texture_data_reg_896_959_3_5 : label is 959;
  attribute ram_offset of texture_data_reg_896_959_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_896_959_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_896_959_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_896_959_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_896_959_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_896_959_6_8 : label is 896;
  attribute ram_addr_end of texture_data_reg_896_959_6_8 : label is 959;
  attribute ram_offset of texture_data_reg_896_959_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_896_959_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_896_959_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_896_959_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_896_959_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_896_959_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_896_959_9_11 : label is 896;
  attribute ram_addr_end of texture_data_reg_896_959_9_11 : label is 959;
  attribute ram_offset of texture_data_reg_896_959_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_896_959_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_896_959_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_960_1023_0_2 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_960_1023_0_2 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of texture_data_reg_960_1023_0_2 : label is 1023;
  attribute ram_offset of texture_data_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of texture_data_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of texture_data_reg_960_1023_0_2 : label is 2;
  attribute SOFT_HLUTNM of texture_data_reg_960_1023_0_2_i_2 : label is "soft_lutpair4";
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_960_1023_3_5 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_960_1023_3_5 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_960_1023_3_5 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of texture_data_reg_960_1023_3_5 : label is 1023;
  attribute ram_offset of texture_data_reg_960_1023_3_5 : label is 0;
  attribute ram_slice_begin of texture_data_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of texture_data_reg_960_1023_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_960_1023_6_8 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_960_1023_6_8 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_960_1023_6_8 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_960_1023_6_8 : label is 960;
  attribute ram_addr_end of texture_data_reg_960_1023_6_8 : label is 1023;
  attribute ram_offset of texture_data_reg_960_1023_6_8 : label is 0;
  attribute ram_slice_begin of texture_data_reg_960_1023_6_8 : label is 6;
  attribute ram_slice_end of texture_data_reg_960_1023_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of texture_data_reg_960_1023_9_11 : label is "";
  attribute RTL_RAM_BITS of texture_data_reg_960_1023_9_11 : label is 98304;
  attribute RTL_RAM_NAME of texture_data_reg_960_1023_9_11 : label is "inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data";
  attribute ram_addr_begin of texture_data_reg_960_1023_9_11 : label is 960;
  attribute ram_addr_end of texture_data_reg_960_1023_9_11 : label is 1023;
  attribute ram_offset of texture_data_reg_960_1023_9_11 : label is 0;
  attribute ram_slice_begin of texture_data_reg_960_1023_9_11 : label is 9;
  attribute ram_slice_end of texture_data_reg_960_1023_9_11 : label is 11;
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_lite_bvalid <= \^axi_lite_bvalid\;
  axi_lite_rvalid <= \^axi_lite_rvalid\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => axi_lite_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^axi_awready_reg_0\,
      I3 => axi_lite_wvalid,
      I4 => axi_lite_bready,
      I5 => \^axi_lite_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_lite_araddr(0),
      I1 => axi_lite_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_lite_araddr(1),
      I1 => axi_lite_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => axi_lite_awaddr(0),
      I1 => axi_lite_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => axi_lite_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => axi_lite_awaddr(1),
      I1 => axi_lite_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => axi_lite_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_lite_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => axi_lite_wvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => aw_en_reg_n_0,
      I3 => axi_lite_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => axi_lite_awvalid,
      I1 => axi_lite_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => axi_lite_bready,
      I5 => \^axi_lite_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_lite_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => \slv_reg0_reg_n_0_[0]\,
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[0]\,
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[10]\,
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[11]\,
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[12]\,
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => \slv_reg0_reg_n_0_[13]\,
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[13]\,
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => \slv_reg0_reg_n_0_[14]\,
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[14]\,
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => \slv_reg0_reg_n_0_[15]\,
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[15]\,
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => \slv_reg0_reg_n_0_[16]\,
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[16]\,
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => \slv_reg0_reg_n_0_[17]\,
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[17]\,
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => \slv_reg0_reg_n_0_[18]\,
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[18]\,
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => \slv_reg0_reg_n_0_[19]\,
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[19]\,
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => \slv_reg0_reg_n_0_[1]\,
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[1]\,
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => \slv_reg0_reg_n_0_[20]\,
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[20]\,
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => \slv_reg0_reg_n_0_[21]\,
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[21]\,
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => \slv_reg0_reg_n_0_[22]\,
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[22]\,
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => \slv_reg0_reg_n_0_[23]\,
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[23]\,
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => \slv_reg0_reg_n_0_[24]\,
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[24]\,
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => \slv_reg0_reg_n_0_[25]\,
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[25]\,
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => \slv_reg0_reg_n_0_[26]\,
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[26]\,
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => \slv_reg0_reg_n_0_[27]\,
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[27]\,
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => \slv_reg0_reg_n_0_[28]\,
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[28]\,
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => \slv_reg0_reg_n_0_[29]\,
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[29]\,
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => \slv_reg0_reg_n_0_[2]\,
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[2]\,
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => \slv_reg0_reg_n_0_[30]\,
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[30]\,
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => \slv_reg0_reg_n_0_[31]\,
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[31]\,
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => \slv_reg0_reg_n_0_[3]\,
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[3]\,
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => \slv_reg0_reg_n_0_[4]\,
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[4]\,
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0_reg_n_0_[5]\,
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[5]\,
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[6]\,
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[7]\,
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[8]\,
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[9]\,
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => axi_lite_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => axi_lite_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => axi_lite_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => axi_lite_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => axi_lite_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => axi_lite_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => axi_lite_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => axi_lite_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => axi_lite_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => axi_lite_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => axi_lite_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => axi_lite_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => axi_lite_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => axi_lite_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => axi_lite_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => axi_lite_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => axi_lite_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => axi_lite_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => axi_lite_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => axi_lite_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => axi_lite_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => axi_lite_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => axi_lite_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => axi_lite_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => axi_lite_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => axi_lite_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => axi_lite_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => axi_lite_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => axi_lite_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => axi_lite_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => axi_lite_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => axi_lite_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => axi_lite_arvalid,
      I2 => \^axi_lite_rvalid\,
      I3 => axi_lite_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_lite_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi_lite_awvalid,
      I1 => axi_lite_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => axi_awready_i_1_n_0
    );
block_data_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(5 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 1) => ADDRA(5 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 1) => ADDRA(5 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_0_63_0_2_n_0,
      DOB => block_data_reg_0_63_0_2_n_1,
      DOC => block_data_reg_0_63_0_2_n_2,
      DOD => NLW_block_data_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_0_63_0_2_i_1_n_0
    );
block_data_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[8]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[7]\,
      O => block_data_reg_0_63_0_2_i_1_n_0
    );
block_data_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_0,
      DOB => vga_clk_1,
      DOC => block_data_reg_0_63_12_14_n_2,
      DOD => NLW_block_data_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_0_63_0_2_i_1_n_0
    );
block_data_reg_0_63_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_0_63_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_0_63_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_0_63_0_2_i_1_n_0
    );
block_data_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_0_63_3_5_n_0,
      DOB => block_data_reg_0_63_3_5_n_1,
      DOC => block_data_reg_0_63_3_5_n_2,
      DOD => NLW_block_data_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_0_63_0_2_i_1_n_0
    );
block_data_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => \out\(5),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_0_63_6_8_n_0,
      DOB => block_data_reg_0_63_6_8_n_1,
      DOC => block_data_reg_0_63_6_8_n_2,
      DOD => NLW_block_data_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_0_63_0_2_i_1_n_0
    );
block_data_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_0_63_9_11_n_0,
      DOB => block_data_reg_0_63_9_11_n_1,
      DOC => block_data_reg_0_63_9_11_n_2,
      DOD => NLW_block_data_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_0_63_0_2_i_1_n_0
    );
block_data_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(5 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 1) => ADDRA(5 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 1) => ADDRA(5 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_128_191_0_2_n_0,
      DOB => block_data_reg_128_191_0_2_n_1,
      DOC => block_data_reg_128_191_0_2_n_2,
      DOD => NLW_block_data_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_128_191_0_2_i_1_n_0
    );
block_data_reg_128_191_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[7]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[8]\,
      O => block_data_reg_128_191_0_2_i_1_n_0
    );
block_data_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_4,
      DOB => vga_clk_5,
      DOC => block_data_reg_128_191_12_14_n_2,
      DOD => NLW_block_data_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_128_191_0_2_i_1_n_0
    );
block_data_reg_128_191_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_128_191_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_128_191_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_128_191_0_2_i_1_n_0
    );
block_data_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_128_191_3_5_n_0,
      DOB => block_data_reg_128_191_3_5_n_1,
      DOC => block_data_reg_128_191_3_5_n_2,
      DOD => NLW_block_data_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_128_191_0_2_i_1_n_0
    );
block_data_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_128_191_6_8_n_0,
      DOB => block_data_reg_128_191_6_8_n_1,
      DOC => block_data_reg_128_191_6_8_n_2,
      DOD => NLW_block_data_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_128_191_0_2_i_1_n_0
    );
block_data_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_128_191_9_11_n_0,
      DOB => block_data_reg_128_191_9_11_n_1,
      DOC => block_data_reg_128_191_9_11_n_2,
      DOD => NLW_block_data_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_128_191_0_2_i_1_n_0
    );
block_data_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(5 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 1) => ADDRA(5 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 1) => ADDRA(5 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_192_255_0_2_n_0,
      DOB => block_data_reg_192_255_0_2_n_1,
      DOC => block_data_reg_192_255_0_2_n_2,
      DOD => NLW_block_data_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_192_255_0_2_i_1_n_0
    );
block_data_reg_192_255_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[8]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[7]\,
      O => block_data_reg_192_255_0_2_i_1_n_0
    );
block_data_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_6,
      DOB => vga_clk_7,
      DOC => block_data_reg_192_255_12_14_n_2,
      DOD => NLW_block_data_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_192_255_0_2_i_1_n_0
    );
block_data_reg_192_255_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_192_255_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_192_255_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_192_255_0_2_i_1_n_0
    );
block_data_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_192_255_3_5_n_0,
      DOB => block_data_reg_192_255_3_5_n_1,
      DOC => block_data_reg_192_255_3_5_n_2,
      DOD => NLW_block_data_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_192_255_0_2_i_1_n_0
    );
block_data_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_192_255_6_8_n_0,
      DOB => block_data_reg_192_255_6_8_n_1,
      DOC => block_data_reg_192_255_6_8_n_2,
      DOD => NLW_block_data_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_192_255_0_2_i_1_n_0
    );
block_data_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_192_255_9_11_n_0,
      DOB => block_data_reg_192_255_9_11_n_1,
      DOC => block_data_reg_192_255_9_11_n_2,
      DOD => NLW_block_data_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_192_255_0_2_i_1_n_0
    );
block_data_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 1) => ADDRA(5 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 1) => ADDRA(5 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_256_319_0_2_n_0,
      DOB => block_data_reg_256_319_0_2_n_1,
      DOC => block_data_reg_256_319_0_2_n_2,
      DOD => NLW_block_data_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_256_319_0_2_i_1_n_0
    );
block_data_reg_256_319_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[8]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[7]\,
      O => block_data_reg_256_319_0_2_i_1_n_0
    );
block_data_reg_256_319_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_8,
      DOB => vga_clk_9,
      DOC => block_data_reg_256_319_12_14_n_2,
      DOD => NLW_block_data_reg_256_319_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_256_319_0_2_i_1_n_0
    );
block_data_reg_256_319_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_256_319_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_256_319_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_256_319_0_2_i_1_n_0
    );
block_data_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_256_319_3_5_n_0,
      DOB => block_data_reg_256_319_3_5_n_1,
      DOC => block_data_reg_256_319_3_5_n_2,
      DOD => NLW_block_data_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_256_319_0_2_i_1_n_0
    );
block_data_reg_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_256_319_6_8_n_0,
      DOB => block_data_reg_256_319_6_8_n_1,
      DOC => block_data_reg_256_319_6_8_n_2,
      DOD => NLW_block_data_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_256_319_0_2_i_1_n_0
    );
block_data_reg_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_256_319_9_11_n_0,
      DOB => block_data_reg_256_319_9_11_n_1,
      DOC => block_data_reg_256_319_9_11_n_2,
      DOD => NLW_block_data_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_256_319_0_2_i_1_n_0
    );
block_data_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_320_383_0_2_n_0,
      DOB => block_data_reg_320_383_0_2_n_1,
      DOC => block_data_reg_320_383_0_2_n_2,
      DOD => NLW_block_data_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_320_383_0_2_i_1_n_0
    );
block_data_reg_320_383_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[7]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[8]\,
      O => block_data_reg_320_383_0_2_i_1_n_0
    );
block_data_reg_320_383_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_10,
      DOB => vga_clk_11,
      DOC => block_data_reg_320_383_12_14_n_2,
      DOD => NLW_block_data_reg_320_383_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_320_383_0_2_i_1_n_0
    );
block_data_reg_320_383_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_320_383_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_320_383_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_320_383_0_2_i_1_n_0
    );
block_data_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_320_383_3_5_n_0,
      DOB => block_data_reg_320_383_3_5_n_1,
      DOC => block_data_reg_320_383_3_5_n_2,
      DOD => NLW_block_data_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_320_383_0_2_i_1_n_0
    );
block_data_reg_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_320_383_6_8_n_0,
      DOB => block_data_reg_320_383_6_8_n_1,
      DOC => block_data_reg_320_383_6_8_n_2,
      DOD => NLW_block_data_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_320_383_0_2_i_1_n_0
    );
block_data_reg_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_320_383_9_11_n_0,
      DOB => block_data_reg_320_383_9_11_n_1,
      DOC => block_data_reg_320_383_9_11_n_2,
      DOD => NLW_block_data_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_320_383_0_2_i_1_n_0
    );
block_data_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_384_447_0_2_n_0,
      DOB => block_data_reg_384_447_0_2_n_1,
      DOC => block_data_reg_384_447_0_2_n_2,
      DOD => NLW_block_data_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_384_447_0_2_i_1_n_0
    );
block_data_reg_384_447_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[6]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[7]\,
      I3 => \slv_reg2_reg_n_0_[8]\,
      O => block_data_reg_384_447_0_2_i_1_n_0
    );
block_data_reg_384_447_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_12,
      DOB => vga_clk_13,
      DOC => block_data_reg_384_447_12_14_n_2,
      DOD => NLW_block_data_reg_384_447_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_384_447_0_2_i_1_n_0
    );
block_data_reg_384_447_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_384_447_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_384_447_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_384_447_0_2_i_1_n_0
    );
block_data_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_384_447_3_5_n_0,
      DOB => block_data_reg_384_447_3_5_n_1,
      DOC => block_data_reg_384_447_3_5_n_2,
      DOD => NLW_block_data_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_384_447_0_2_i_1_n_0
    );
block_data_reg_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_384_447_6_8_n_0,
      DOB => block_data_reg_384_447_6_8_n_1,
      DOC => block_data_reg_384_447_6_8_n_2,
      DOD => NLW_block_data_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_384_447_0_2_i_1_n_0
    );
block_data_reg_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_384_447_9_11_n_0,
      DOB => block_data_reg_384_447_9_11_n_1,
      DOC => block_data_reg_384_447_9_11_n_2,
      DOD => NLW_block_data_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_384_447_0_2_i_1_n_0
    );
block_data_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_448_511_0_2_n_0,
      DOB => block_data_reg_448_511_0_2_n_1,
      DOC => block_data_reg_448_511_0_2_n_2,
      DOD => NLW_block_data_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_448_511_0_2_i_1_n_0
    );
block_data_reg_448_511_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[8]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[7]\,
      O => block_data_reg_448_511_0_2_i_1_n_0
    );
block_data_reg_448_511_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_14,
      DOB => vga_clk_15,
      DOC => block_data_reg_448_511_12_14_n_2,
      DOD => NLW_block_data_reg_448_511_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_448_511_0_2_i_1_n_0
    );
block_data_reg_448_511_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_448_511_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_448_511_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_448_511_0_2_i_1_n_0
    );
block_data_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_448_511_3_5_n_0,
      DOB => block_data_reg_448_511_3_5_n_1,
      DOC => block_data_reg_448_511_3_5_n_2,
      DOD => NLW_block_data_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_448_511_0_2_i_1_n_0
    );
block_data_reg_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_448_511_6_8_n_0,
      DOB => block_data_reg_448_511_6_8_n_1,
      DOC => block_data_reg_448_511_6_8_n_2,
      DOD => NLW_block_data_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_448_511_0_2_i_1_n_0
    );
block_data_reg_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_448_511_9_11_n_0,
      DOB => block_data_reg_448_511_9_11_n_1,
      DOC => block_data_reg_448_511_9_11_n_2,
      DOD => NLW_block_data_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_448_511_0_2_i_1_n_0
    );
block_data_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_512_575_0_2_n_0,
      DOB => block_data_reg_512_575_0_2_n_1,
      DOC => block_data_reg_512_575_0_2_n_2,
      DOD => NLW_block_data_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_512_575_0_2_i_1_n_0
    );
block_data_reg_512_575_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[9]\,
      I1 => \slv_reg2_reg_n_0_[8]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[7]\,
      O => block_data_reg_512_575_0_2_i_1_n_0
    );
block_data_reg_512_575_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_16,
      DOB => vga_clk_17,
      DOC => block_data_reg_512_575_12_14_n_2,
      DOD => NLW_block_data_reg_512_575_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_512_575_0_2_i_1_n_0
    );
block_data_reg_512_575_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_512_575_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_512_575_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_512_575_0_2_i_1_n_0
    );
block_data_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_512_575_3_5_n_0,
      DOB => block_data_reg_512_575_3_5_n_1,
      DOC => block_data_reg_512_575_3_5_n_2,
      DOD => NLW_block_data_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_512_575_0_2_i_1_n_0
    );
block_data_reg_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_512_575_6_8_n_0,
      DOB => block_data_reg_512_575_6_8_n_1,
      DOC => block_data_reg_512_575_6_8_n_2,
      DOD => NLW_block_data_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_512_575_0_2_i_1_n_0
    );
block_data_reg_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_512_575_9_11_n_0,
      DOB => block_data_reg_512_575_9_11_n_1,
      DOC => block_data_reg_512_575_9_11_n_2,
      DOD => NLW_block_data_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_512_575_0_2_i_1_n_0
    );
block_data_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_576_639_0_2_n_0,
      DOB => block_data_reg_576_639_0_2_n_1,
      DOC => block_data_reg_576_639_0_2_n_2,
      DOD => NLW_block_data_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_576_639_0_2_i_1_n_0
    );
block_data_reg_576_639_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[7]\,
      I1 => \slv_reg2_reg_n_0_[8]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[9]\,
      O => block_data_reg_576_639_0_2_i_1_n_0
    );
block_data_reg_576_639_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_18,
      DOB => vga_clk_19,
      DOC => block_data_reg_576_639_12_14_n_2,
      DOD => NLW_block_data_reg_576_639_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_576_639_0_2_i_1_n_0
    );
block_data_reg_576_639_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_576_639_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_576_639_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_576_639_0_2_i_1_n_0
    );
block_data_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_576_639_3_5_n_0,
      DOB => block_data_reg_576_639_3_5_n_1,
      DOC => block_data_reg_576_639_3_5_n_2,
      DOD => NLW_block_data_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_576_639_0_2_i_1_n_0
    );
block_data_reg_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_576_639_6_8_n_0,
      DOB => block_data_reg_576_639_6_8_n_1,
      DOC => block_data_reg_576_639_6_8_n_2,
      DOD => NLW_block_data_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_576_639_0_2_i_1_n_0
    );
block_data_reg_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_576_639_9_11_n_0,
      DOB => block_data_reg_576_639_9_11_n_1,
      DOC => block_data_reg_576_639_9_11_n_2,
      DOD => NLW_block_data_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_576_639_0_2_i_1_n_0
    );
block_data_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_640_703_0_2_n_0,
      DOB => block_data_reg_640_703_0_2_n_1,
      DOC => block_data_reg_640_703_0_2_n_2,
      DOD => NLW_block_data_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_640_703_0_2_i_1_n_0
    );
block_data_reg_640_703_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[6]\,
      I1 => \slv_reg2_reg_n_0_[8]\,
      I2 => \slv_reg2_reg_n_0_[7]\,
      I3 => \slv_reg2_reg_n_0_[9]\,
      O => block_data_reg_640_703_0_2_i_1_n_0
    );
block_data_reg_640_703_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_20,
      DOB => vga_clk_21,
      DOC => block_data_reg_640_703_12_14_n_2,
      DOD => NLW_block_data_reg_640_703_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_640_703_0_2_i_1_n_0
    );
block_data_reg_640_703_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_640_703_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_640_703_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_640_703_0_2_i_1_n_0
    );
block_data_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_640_703_3_5_n_0,
      DOB => block_data_reg_640_703_3_5_n_1,
      DOC => block_data_reg_640_703_3_5_n_2,
      DOD => NLW_block_data_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_640_703_0_2_i_1_n_0
    );
block_data_reg_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_640_703_6_8_n_0,
      DOB => block_data_reg_640_703_6_8_n_1,
      DOC => block_data_reg_640_703_6_8_n_2,
      DOD => NLW_block_data_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_640_703_0_2_i_1_n_0
    );
block_data_reg_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_640_703_9_11_n_0,
      DOB => block_data_reg_640_703_9_11_n_1,
      DOC => block_data_reg_640_703_9_11_n_2,
      DOD => NLW_block_data_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_640_703_0_2_i_1_n_0
    );
block_data_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(5 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 1) => ADDRA(5 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 1) => ADDRA(5 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_64_127_0_2_n_0,
      DOB => block_data_reg_64_127_0_2_n_1,
      DOC => block_data_reg_64_127_0_2_n_2,
      DOD => NLW_block_data_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_64_127_0_2_i_1_n_0
    );
block_data_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[6]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => \slv_reg2_reg_n_0_[7]\,
      I3 => \slv_reg2_reg_n_0_[8]\,
      O => block_data_reg_64_127_0_2_i_1_n_0
    );
block_data_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_2,
      DOB => vga_clk_3,
      DOC => block_data_reg_64_127_12_14_n_2,
      DOD => NLW_block_data_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_64_127_0_2_i_1_n_0
    );
block_data_reg_64_127_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_64_127_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_64_127_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_64_127_0_2_i_1_n_0
    );
block_data_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_64_127_3_5_n_0,
      DOB => block_data_reg_64_127_3_5_n_1,
      DOC => block_data_reg_64_127_3_5_n_2,
      DOD => NLW_block_data_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_64_127_0_2_i_1_n_0
    );
block_data_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_64_127_6_8_n_0,
      DOB => block_data_reg_64_127_6_8_n_1,
      DOC => block_data_reg_64_127_6_8_n_2,
      DOD => NLW_block_data_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_64_127_0_2_i_1_n_0
    );
block_data_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_64_127_9_11_n_0,
      DOB => block_data_reg_64_127_9_11_n_1,
      DOC => block_data_reg_64_127_9_11_n_2,
      DOD => NLW_block_data_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_64_127_0_2_i_1_n_0
    );
block_data_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(0),
      DIB => slv_reg3(1),
      DIC => slv_reg3(2),
      DID => '0',
      DOA => block_data_reg_704_767_0_2_n_0,
      DOB => block_data_reg_704_767_0_2_n_1,
      DOC => block_data_reg_704_767_0_2_n_2,
      DOD => NLW_block_data_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_704_767_0_2_i_1_n_0
    );
block_data_reg_704_767_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[9]\,
      I1 => \slv_reg2_reg_n_0_[8]\,
      I2 => \slv_reg2_reg_n_0_[6]\,
      I3 => \slv_reg2_reg_n_0_[7]\,
      O => block_data_reg_704_767_0_2_i_1_n_0
    );
block_data_reg_704_767_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(12),
      DIB => slv_reg3(13),
      DIC => slv_reg3(14),
      DID => '0',
      DOA => vga_clk_22,
      DOB => vga_clk_23,
      DOC => block_data_reg_704_767_12_14_n_2,
      DOD => NLW_block_data_reg_704_767_12_14_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_704_767_0_2_i_1_n_0
    );
block_data_reg_704_767_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \slv_reg2_reg_n_0_[0]\,
      A1 => \slv_reg2_reg_n_0_[1]\,
      A2 => \slv_reg2_reg_n_0_[2]\,
      A3 => \slv_reg2_reg_n_0_[3]\,
      A4 => \slv_reg2_reg_n_0_[4]\,
      A5 => \slv_reg2_reg_n_0_[5]\,
      D => slv_reg3(15),
      DPO => block_data_reg_704_767_15_15_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRB(1),
      SPO => NLW_block_data_reg_704_767_15_15_SPO_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_704_767_0_2_i_1_n_0
    );
block_data_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(3),
      DIB => slv_reg3(4),
      DIC => slv_reg3(5),
      DID => '0',
      DOA => block_data_reg_704_767_3_5_n_0,
      DOB => block_data_reg_704_767_3_5_n_1,
      DOC => block_data_reg_704_767_3_5_n_2,
      DOD => NLW_block_data_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_704_767_0_2_i_1_n_0
    );
block_data_reg_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(6),
      DIB => slv_reg3(7),
      DIC => slv_reg3(8),
      DID => '0',
      DOA => block_data_reg_704_767_6_8_n_0,
      DOB => block_data_reg_704_767_6_8_n_1,
      DOC => block_data_reg_704_767_6_8_n_2,
      DOD => NLW_block_data_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_704_767_0_2_i_1_n_0
    );
block_data_reg_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRB(1),
      ADDRA(4 downto 1) => ADDRA(4 downto 1),
      ADDRA(0) => ADDRB(0),
      ADDRB(5) => ADDRB(1),
      ADDRB(4 downto 1) => ADDRA(4 downto 1),
      ADDRB(0) => ADDRB(0),
      ADDRC(5) => ADDRB(1),
      ADDRC(4 downto 1) => ADDRA(4 downto 1),
      ADDRC(0) => ADDRB(0),
      ADDRD(5) => \slv_reg2_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg2_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg2_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg2_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg2_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg2_reg_n_0_[0]\,
      DIA => slv_reg3(9),
      DIB => slv_reg3(10),
      DIC => slv_reg3(11),
      DID => '0',
      DOA => block_data_reg_704_767_9_11_n_0,
      DOB => block_data_reg_704_767_9_11_n_1,
      DOC => block_data_reg_704_767_9_11_n_2,
      DOD => NLW_block_data_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => block_data_reg_704_767_0_2_i_1_n_0
    );
\out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[0]_i_2_n_0\,
      I1 => block_addr(3),
      I2 => \out[0]_i_3_n_0\,
      I3 => block_addr(2),
      I4 => \out[0]_i_4_n_0\,
      O => D(0)
    );
\out[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[0]_i_2__0_n_0\,
      I1 => block_addr(3),
      I2 => \out[0]_i_3__0_n_0\,
      I3 => block_addr(2),
      I4 => \out[0]_i_4__0_n_0\,
      O => \vcount_reg[9]\(0)
    );
\out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_0_2_n_0,
      I1 => block_data_reg_640_703_0_2_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_0_2_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_0_2_n_0,
      O => \out[0]_i_2_n_0\
    );
\out[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_6_8_n_2,
      I1 => block_data_reg_640_703_6_8_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_6_8_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_6_8_n_2,
      O => \out[0]_i_2__0_n_0\
    );
\out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_0_2_n_0,
      I1 => block_data_reg_384_447_0_2_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_0_2_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_0_2_n_0,
      O => \out[0]_i_3_n_0\
    );
\out[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_6_8_n_2,
      I1 => block_data_reg_384_447_6_8_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_6_8_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_6_8_n_2,
      O => \out[0]_i_3__0_n_0\
    );
\out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_0_2_n_0,
      I1 => block_data_reg_128_191_0_2_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_0_2_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_0_2_n_0,
      O => \out[0]_i_4_n_0\
    );
\out[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_6_8_n_2,
      I1 => block_data_reg_128_191_6_8_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_6_8_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_6_8_n_2,
      O => \out[0]_i_4__0_n_0\
    );
\out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[1]_i_2_n_0\,
      I1 => block_addr(3),
      I2 => \out[1]_i_3_n_0\,
      I3 => block_addr(2),
      I4 => \out[1]_i_4_n_0\,
      O => D(1)
    );
\out[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[1]_i_2__0_n_0\,
      I1 => block_addr(3),
      I2 => \out[1]_i_3__0_n_0\,
      I3 => block_addr(2),
      I4 => \out[1]_i_4__0_n_0\,
      O => \vcount_reg[9]\(1)
    );
\out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_0_2_n_1,
      I1 => block_data_reg_640_703_0_2_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_0_2_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_0_2_n_1,
      O => \out[1]_i_2_n_0\
    );
\out[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_9_11_n_0,
      I1 => block_data_reg_640_703_9_11_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_9_11_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_9_11_n_0,
      O => \out[1]_i_2__0_n_0\
    );
\out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_0_2_n_1,
      I1 => block_data_reg_384_447_0_2_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_0_2_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_0_2_n_1,
      O => \out[1]_i_3_n_0\
    );
\out[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_9_11_n_0,
      I1 => block_data_reg_384_447_9_11_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_9_11_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_9_11_n_0,
      O => \out[1]_i_3__0_n_0\
    );
\out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_0_2_n_1,
      I1 => block_data_reg_128_191_0_2_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_0_2_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_0_2_n_1,
      O => \out[1]_i_4_n_0\
    );
\out[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_9_11_n_0,
      I1 => block_data_reg_128_191_9_11_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_9_11_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_9_11_n_0,
      O => \out[1]_i_4__0_n_0\
    );
\out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[2]_i_2_n_0\,
      I1 => block_addr(3),
      I2 => \out[2]_i_3_n_0\,
      I3 => block_addr(2),
      I4 => \out[2]_i_4_n_0\,
      O => D(2)
    );
\out[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[2]_i_2__0_n_0\,
      I1 => block_addr(3),
      I2 => \out[2]_i_3__0_n_0\,
      I3 => block_addr(2),
      I4 => \out[2]_i_4__0_n_0\,
      O => \vcount_reg[9]\(2)
    );
\out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_0_2_n_2,
      I1 => block_data_reg_640_703_0_2_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_0_2_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_0_2_n_2,
      O => \out[2]_i_2_n_0\
    );
\out[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_9_11_n_1,
      I1 => block_data_reg_640_703_9_11_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_9_11_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_9_11_n_1,
      O => \out[2]_i_2__0_n_0\
    );
\out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_0_2_n_2,
      I1 => block_data_reg_384_447_0_2_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_0_2_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_0_2_n_2,
      O => \out[2]_i_3_n_0\
    );
\out[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_9_11_n_1,
      I1 => block_data_reg_384_447_9_11_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_9_11_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_9_11_n_1,
      O => \out[2]_i_3__0_n_0\
    );
\out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_0_2_n_2,
      I1 => block_data_reg_128_191_0_2_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_0_2_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_0_2_n_2,
      O => \out[2]_i_4_n_0\
    );
\out[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_9_11_n_1,
      I1 => block_data_reg_128_191_9_11_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_9_11_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_9_11_n_1,
      O => \out[2]_i_4__0_n_0\
    );
\out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[3]_i_2_n_0\,
      I1 => block_addr(3),
      I2 => \out[3]_i_3_n_0\,
      I3 => block_addr(2),
      I4 => \out[3]_i_4_n_0\,
      O => D(3)
    );
\out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_3_5_n_0,
      I1 => block_data_reg_640_703_3_5_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_3_5_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_3_5_n_0,
      O => \out[3]_i_2_n_0\
    );
\out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_3_5_n_0,
      I1 => block_data_reg_384_447_3_5_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_3_5_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_3_5_n_0,
      O => \out[3]_i_3_n_0\
    );
\out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_3_5_n_0,
      I1 => block_data_reg_128_191_3_5_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_3_5_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_3_5_n_0,
      O => \out[3]_i_4_n_0\
    );
\out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[4]_i_2_n_0\,
      I1 => block_addr(3),
      I2 => \out[4]_i_3_n_0\,
      I3 => block_addr(2),
      I4 => \out[4]_i_4_n_0\,
      O => D(4)
    );
\out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_3_5_n_1,
      I1 => block_data_reg_640_703_3_5_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_3_5_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_3_5_n_1,
      O => \out[4]_i_2_n_0\
    );
\out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_3_5_n_1,
      I1 => block_data_reg_384_447_3_5_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_3_5_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_3_5_n_1,
      O => \out[4]_i_3_n_0\
    );
\out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_3_5_n_1,
      I1 => block_data_reg_128_191_3_5_n_1,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_3_5_n_1,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_3_5_n_1,
      O => \out[4]_i_4_n_0\
    );
\out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \out[5]_i_2_n_0\,
      I1 => block_addr(3),
      I2 => \out[5]_i_4_n_0\,
      I3 => block_addr(2),
      I4 => \out[5]_i_6_n_0\,
      O => D(5)
    );
\out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_3_5_n_2,
      I1 => block_data_reg_640_703_3_5_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_3_5_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_3_5_n_2,
      O => \out[5]_i_2_n_0\
    );
\out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_3_5_n_2,
      I1 => block_data_reg_384_447_3_5_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_3_5_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_3_5_n_2,
      O => \out[5]_i_4_n_0\
    );
\out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_3_5_n_2,
      I1 => block_data_reg_128_191_3_5_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_3_5_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_3_5_n_2,
      O => \out[5]_i_6_n_0\
    );
\rgb_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[0]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[0]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(0)
    );
\rgb_out[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_36_n_0\,
      I1 => \rgb_out[0]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_39_n_0\,
      O => \rgb_out[0]_i_10_n_0\
    );
\rgb_out[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_40_n_0\,
      I1 => \rgb_out[0]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_43_n_0\,
      O => \rgb_out[0]_i_11_n_0\
    );
\rgb_out[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_0_2_n_0,
      I1 => texture_data_reg_3968_4031_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3904_3967_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3840_3903_0_2_n_0,
      O => \rgb_out[0]_i_12_n_0\
    );
\rgb_out[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_0_2_n_0,
      I1 => texture_data_reg_3712_3775_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3648_3711_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3584_3647_0_2_n_0,
      O => \rgb_out[0]_i_13_n_0\
    );
\rgb_out[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_0_2_n_0,
      I1 => texture_data_reg_3456_3519_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3392_3455_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3328_3391_0_2_n_0,
      O => \rgb_out[0]_i_14_n_0\
    );
\rgb_out[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_0_2_n_0,
      I1 => texture_data_reg_3200_3263_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3136_3199_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3072_3135_0_2_n_0,
      O => \rgb_out[0]_i_15_n_0\
    );
\rgb_out[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_0_2_n_0,
      I1 => texture_data_reg_2944_3007_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2880_2943_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2816_2879_0_2_n_0,
      O => \rgb_out[0]_i_16_n_0\
    );
\rgb_out[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_0_2_n_0,
      I1 => texture_data_reg_2688_2751_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2624_2687_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2560_2623_0_2_n_0,
      O => \rgb_out[0]_i_17_n_0\
    );
\rgb_out[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_0_2_n_0,
      I1 => texture_data_reg_2432_2495_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2368_2431_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2304_2367_0_2_n_0,
      O => \rgb_out[0]_i_18_n_0\
    );
\rgb_out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_0_2_n_0,
      I1 => texture_data_reg_2176_2239_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2112_2175_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2048_2111_0_2_n_0,
      O => \rgb_out[0]_i_19_n_0\
    );
\rgb_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_4_n_0\,
      I1 => \rgb_out[0]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[0]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[0]_i_7_n_0\,
      O => \rgb_out[0]_i_2_n_0\
    );
\rgb_out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_0_2_n_0,
      I1 => texture_data_reg_1920_1983_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1856_1919_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1792_1855_0_2_n_0,
      O => \rgb_out[0]_i_20_n_0\
    );
\rgb_out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_0_2_n_0,
      I1 => texture_data_reg_1664_1727_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1600_1663_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1536_1599_0_2_n_0,
      O => \rgb_out[0]_i_21_n_0\
    );
\rgb_out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_0_2_n_0,
      I1 => texture_data_reg_1408_1471_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1344_1407_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1280_1343_0_2_n_0,
      O => \rgb_out[0]_i_22_n_0\
    );
\rgb_out[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_0_2_n_0,
      I1 => texture_data_reg_1152_1215_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1088_1151_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1024_1087_0_2_n_0,
      O => \rgb_out[0]_i_23_n_0\
    );
\rgb_out[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_0_2_n_0,
      I1 => texture_data_reg_896_959_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_832_895_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_768_831_0_2_n_0,
      O => \rgb_out[0]_i_24_n_0\
    );
\rgb_out[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_0_2_n_0,
      I1 => texture_data_reg_640_703_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_576_639_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_512_575_0_2_n_0,
      O => \rgb_out[0]_i_25_n_0\
    );
\rgb_out[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_0_2_n_0,
      I1 => texture_data_reg_384_447_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_320_383_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_256_319_0_2_n_0,
      O => \rgb_out[0]_i_26_n_0\
    );
\rgb_out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_0_2_n_0,
      I1 => texture_data_reg_128_191_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_64_127_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_0_63_0_2_n_0,
      O => \rgb_out[0]_i_27_n_0\
    );
\rgb_out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_0_2_n_0,
      I1 => texture_data_reg_8064_8127_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_8000_8063_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7936_7999_0_2_n_0,
      O => \rgb_out[0]_i_28_n_0\
    );
\rgb_out[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_0_2_n_0,
      I1 => texture_data_reg_7808_7871_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7744_7807_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7680_7743_0_2_n_0,
      O => \rgb_out[0]_i_29_n_0\
    );
\rgb_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_8_n_0\,
      I1 => \rgb_out[0]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[0]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[0]_i_11_n_0\,
      O => \rgb_out[0]_i_3_n_0\
    );
\rgb_out[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_0_2_n_0,
      I1 => texture_data_reg_7552_7615_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7488_7551_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7424_7487_0_2_n_0,
      O => \rgb_out[0]_i_30_n_0\
    );
\rgb_out[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_0_2_n_0,
      I1 => texture_data_reg_7296_7359_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7232_7295_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7168_7231_0_2_n_0,
      O => \rgb_out[0]_i_31_n_0\
    );
\rgb_out[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_0_2_n_0,
      I1 => texture_data_reg_7040_7103_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6976_7039_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6912_6975_0_2_n_0,
      O => \rgb_out[0]_i_32_n_0\
    );
\rgb_out[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_0_2_n_0,
      I1 => texture_data_reg_6784_6847_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6720_6783_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6656_6719_0_2_n_0,
      O => \rgb_out[0]_i_33_n_0\
    );
\rgb_out[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_0_2_n_0,
      I1 => texture_data_reg_6528_6591_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6464_6527_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6400_6463_0_2_n_0,
      O => \rgb_out[0]_i_34_n_0\
    );
\rgb_out[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_n_0,
      I1 => texture_data_reg_6272_6335_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6208_6271_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6144_6207_0_2_n_0,
      O => \rgb_out[0]_i_35_n_0\
    );
\rgb_out[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_0_2_n_0,
      I1 => texture_data_reg_6016_6079_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5952_6015_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5888_5951_0_2_n_0,
      O => \rgb_out[0]_i_36_n_0\
    );
\rgb_out[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_0_2_n_0,
      I1 => texture_data_reg_5760_5823_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5696_5759_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5632_5695_0_2_n_0,
      O => \rgb_out[0]_i_37_n_0\
    );
\rgb_out[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_0_2_n_0,
      I1 => texture_data_reg_5504_5567_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5440_5503_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5376_5439_0_2_n_0,
      O => \rgb_out[0]_i_38_n_0\
    );
\rgb_out[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_0_2_n_0,
      I1 => texture_data_reg_5248_5311_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5184_5247_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5120_5183_0_2_n_0,
      O => \rgb_out[0]_i_39_n_0\
    );
\rgb_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_12_n_0\,
      I1 => \rgb_out[0]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_15_n_0\,
      O => \rgb_out[0]_i_4_n_0\
    );
\rgb_out[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_0_2_n_0,
      I1 => texture_data_reg_4992_5055_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4928_4991_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4864_4927_0_2_n_0,
      O => \rgb_out[0]_i_40_n_0\
    );
\rgb_out[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_0_2_n_0,
      I1 => texture_data_reg_4736_4799_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4672_4735_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4608_4671_0_2_n_0,
      O => \rgb_out[0]_i_41_n_0\
    );
\rgb_out[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_0_2_n_0,
      I1 => texture_data_reg_4480_4543_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4416_4479_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4352_4415_0_2_n_0,
      O => \rgb_out[0]_i_42_n_0\
    );
\rgb_out[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_0_2_n_0,
      I1 => texture_data_reg_4224_4287_0_2_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4160_4223_0_2_n_0,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4096_4159_0_2_n_0,
      O => \rgb_out[0]_i_43_n_0\
    );
\rgb_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_16_n_0\,
      I1 => \rgb_out[0]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_19_n_0\,
      O => \rgb_out[0]_i_5_n_0\
    );
\rgb_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_20_n_0\,
      I1 => \rgb_out[0]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_23_n_0\,
      O => \rgb_out[0]_i_6_n_0\
    );
\rgb_out[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_24_n_0\,
      I1 => \rgb_out[0]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_27_n_0\,
      O => \rgb_out[0]_i_7_n_0\
    );
\rgb_out[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_28_n_0\,
      I1 => \rgb_out[0]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_31_n_0\,
      O => \rgb_out[0]_i_8_n_0\
    );
\rgb_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[0]_i_32_n_0\,
      I1 => \rgb_out[0]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[0]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[0]_i_35_n_0\,
      O => \rgb_out[0]_i_9_n_0\
    );
\rgb_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[10]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[10]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(10)
    );
\rgb_out[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_36_n_0\,
      I1 => \rgb_out[10]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_39_n_0\,
      O => \rgb_out[10]_i_10_n_0\
    );
\rgb_out[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_40_n_0\,
      I1 => \rgb_out[10]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_43_n_0\,
      O => \rgb_out[10]_i_11_n_0\
    );
\rgb_out[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_9_11_n_1,
      I1 => texture_data_reg_3968_4031_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3904_3967_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3840_3903_9_11_n_1,
      O => \rgb_out[10]_i_12_n_0\
    );
\rgb_out[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_9_11_n_1,
      I1 => texture_data_reg_3712_3775_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3648_3711_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3584_3647_9_11_n_1,
      O => \rgb_out[10]_i_13_n_0\
    );
\rgb_out[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_9_11_n_1,
      I1 => texture_data_reg_3456_3519_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3392_3455_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3328_3391_9_11_n_1,
      O => \rgb_out[10]_i_14_n_0\
    );
\rgb_out[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_9_11_n_1,
      I1 => texture_data_reg_3200_3263_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3136_3199_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3072_3135_9_11_n_1,
      O => \rgb_out[10]_i_15_n_0\
    );
\rgb_out[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_9_11_n_1,
      I1 => texture_data_reg_2944_3007_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2880_2943_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2816_2879_9_11_n_1,
      O => \rgb_out[10]_i_16_n_0\
    );
\rgb_out[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_9_11_n_1,
      I1 => texture_data_reg_2688_2751_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2624_2687_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2560_2623_9_11_n_1,
      O => \rgb_out[10]_i_17_n_0\
    );
\rgb_out[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_9_11_n_1,
      I1 => texture_data_reg_2432_2495_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2368_2431_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2304_2367_9_11_n_1,
      O => \rgb_out[10]_i_18_n_0\
    );
\rgb_out[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_9_11_n_1,
      I1 => texture_data_reg_2176_2239_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2112_2175_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2048_2111_9_11_n_1,
      O => \rgb_out[10]_i_19_n_0\
    );
\rgb_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_4_n_0\,
      I1 => \rgb_out[10]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[10]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[10]_i_7_n_0\,
      O => \rgb_out[10]_i_2_n_0\
    );
\rgb_out[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_9_11_n_1,
      I1 => texture_data_reg_1920_1983_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1856_1919_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1792_1855_9_11_n_1,
      O => \rgb_out[10]_i_20_n_0\
    );
\rgb_out[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_9_11_n_1,
      I1 => texture_data_reg_1664_1727_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1600_1663_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1536_1599_9_11_n_1,
      O => \rgb_out[10]_i_21_n_0\
    );
\rgb_out[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_9_11_n_1,
      I1 => texture_data_reg_1408_1471_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1344_1407_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1280_1343_9_11_n_1,
      O => \rgb_out[10]_i_22_n_0\
    );
\rgb_out[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_9_11_n_1,
      I1 => texture_data_reg_1152_1215_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1088_1151_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1024_1087_9_11_n_1,
      O => \rgb_out[10]_i_23_n_0\
    );
\rgb_out[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_9_11_n_1,
      I1 => texture_data_reg_896_959_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_832_895_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_768_831_9_11_n_1,
      O => \rgb_out[10]_i_24_n_0\
    );
\rgb_out[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_9_11_n_1,
      I1 => texture_data_reg_640_703_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_576_639_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_512_575_9_11_n_1,
      O => \rgb_out[10]_i_25_n_0\
    );
\rgb_out[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_9_11_n_1,
      I1 => texture_data_reg_384_447_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_320_383_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_256_319_9_11_n_1,
      O => \rgb_out[10]_i_26_n_0\
    );
\rgb_out[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_9_11_n_1,
      I1 => texture_data_reg_128_191_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_64_127_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_0_63_9_11_n_1,
      O => \rgb_out[10]_i_27_n_0\
    );
\rgb_out[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_9_11_n_1,
      I1 => texture_data_reg_8064_8127_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_8000_8063_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7936_7999_9_11_n_1,
      O => \rgb_out[10]_i_28_n_0\
    );
\rgb_out[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_9_11_n_1,
      I1 => texture_data_reg_7808_7871_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7744_7807_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7680_7743_9_11_n_1,
      O => \rgb_out[10]_i_29_n_0\
    );
\rgb_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_8_n_0\,
      I1 => \rgb_out[10]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[10]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[10]_i_11_n_0\,
      O => \rgb_out[10]_i_3_n_0\
    );
\rgb_out[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_9_11_n_1,
      I1 => texture_data_reg_7552_7615_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7488_7551_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7424_7487_9_11_n_1,
      O => \rgb_out[10]_i_30_n_0\
    );
\rgb_out[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_9_11_n_1,
      I1 => texture_data_reg_7296_7359_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7232_7295_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7168_7231_9_11_n_1,
      O => \rgb_out[10]_i_31_n_0\
    );
\rgb_out[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_9_11_n_1,
      I1 => texture_data_reg_7040_7103_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6976_7039_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6912_6975_9_11_n_1,
      O => \rgb_out[10]_i_32_n_0\
    );
\rgb_out[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_9_11_n_1,
      I1 => texture_data_reg_6784_6847_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6720_6783_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6656_6719_9_11_n_1,
      O => \rgb_out[10]_i_33_n_0\
    );
\rgb_out[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_9_11_n_1,
      I1 => texture_data_reg_6528_6591_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6464_6527_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6400_6463_9_11_n_1,
      O => \rgb_out[10]_i_34_n_0\
    );
\rgb_out[10]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_9_11_n_1,
      I1 => texture_data_reg_6272_6335_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6208_6271_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6144_6207_9_11_n_1,
      O => \rgb_out[10]_i_35_n_0\
    );
\rgb_out[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_9_11_n_1,
      I1 => texture_data_reg_6016_6079_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5952_6015_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5888_5951_9_11_n_1,
      O => \rgb_out[10]_i_36_n_0\
    );
\rgb_out[10]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_9_11_n_1,
      I1 => texture_data_reg_5760_5823_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5696_5759_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5632_5695_9_11_n_1,
      O => \rgb_out[10]_i_37_n_0\
    );
\rgb_out[10]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_9_11_n_1,
      I1 => texture_data_reg_5504_5567_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5440_5503_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5376_5439_9_11_n_1,
      O => \rgb_out[10]_i_38_n_0\
    );
\rgb_out[10]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_9_11_n_1,
      I1 => texture_data_reg_5248_5311_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5184_5247_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5120_5183_9_11_n_1,
      O => \rgb_out[10]_i_39_n_0\
    );
\rgb_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_12_n_0\,
      I1 => \rgb_out[10]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_15_n_0\,
      O => \rgb_out[10]_i_4_n_0\
    );
\rgb_out[10]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_9_11_n_1,
      I1 => texture_data_reg_4992_5055_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4928_4991_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4864_4927_9_11_n_1,
      O => \rgb_out[10]_i_40_n_0\
    );
\rgb_out[10]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_9_11_n_1,
      I1 => texture_data_reg_4736_4799_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4672_4735_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4608_4671_9_11_n_1,
      O => \rgb_out[10]_i_41_n_0\
    );
\rgb_out[10]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_9_11_n_1,
      I1 => texture_data_reg_4480_4543_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4416_4479_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4352_4415_9_11_n_1,
      O => \rgb_out[10]_i_42_n_0\
    );
\rgb_out[10]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_9_11_n_1,
      I1 => texture_data_reg_4224_4287_9_11_n_1,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4160_4223_9_11_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4096_4159_9_11_n_1,
      O => \rgb_out[10]_i_43_n_0\
    );
\rgb_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_16_n_0\,
      I1 => \rgb_out[10]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_19_n_0\,
      O => \rgb_out[10]_i_5_n_0\
    );
\rgb_out[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_20_n_0\,
      I1 => \rgb_out[10]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_23_n_0\,
      O => \rgb_out[10]_i_6_n_0\
    );
\rgb_out[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_24_n_0\,
      I1 => \rgb_out[10]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_27_n_0\,
      O => \rgb_out[10]_i_7_n_0\
    );
\rgb_out[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_28_n_0\,
      I1 => \rgb_out[10]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_31_n_0\,
      O => \rgb_out[10]_i_8_n_0\
    );
\rgb_out[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[10]_i_32_n_0\,
      I1 => \rgb_out[10]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[10]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[10]_i_35_n_0\,
      O => \rgb_out[10]_i_9_n_0\
    );
\rgb_out[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_23_n_0\,
      I1 => \rgb_out[11]_i_24_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_28_n_0\,
      O => \rgb_out[11]_i_10_n_0\
    );
\rgb_out[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_29_n_0\,
      I1 => \rgb_out[11]_i_30_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_31_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_32_n_0\,
      O => \rgb_out[11]_i_11_n_0\
    );
\rgb_out[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_35_n_0\,
      I1 => \rgb_out[11]_i_36_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_37_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_38_n_0\,
      O => \rgb_out[11]_i_13_n_0\
    );
\rgb_out[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_41_n_0\,
      I1 => \rgb_out[11]_i_42_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_43_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_44_n_0\,
      O => \rgb_out[11]_i_15_n_0\
    );
\rgb_out[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_12_14_n_2,
      I1 => block_data_reg_640_703_12_14_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_12_14_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_12_14_n_2,
      O => \rgb_out[11]_i_16_n_0\
    );
\rgb_out[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_12_14_n_2,
      I1 => block_data_reg_384_447_12_14_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_12_14_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_12_14_n_2,
      O => \rgb_out[11]_i_17_n_0\
    );
\rgb_out[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_12_14_n_2,
      I1 => block_data_reg_128_191_12_14_n_2,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_12_14_n_2,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_12_14_n_2,
      O => \rgb_out[11]_i_18_n_0\
    );
\rgb_out[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_45_n_0\,
      I1 => \rgb_out[11]_i_46_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_47_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_48_n_0\,
      O => \rgb_out[11]_i_19_n_0\
    );
\rgb_out[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[11]_i_4_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[11]_i_6_n_0\,
      O => \rgb_out[11]_i_6_0\(11)
    );
\rgb_out[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_49_n_0\,
      I1 => \rgb_out[11]_i_50_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_51_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_52_n_0\,
      O => \rgb_out[11]_i_20_n_0\
    );
\rgb_out[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_53_n_0\,
      I1 => \rgb_out[11]_i_54_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_55_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_56_n_0\,
      O => \rgb_out[11]_i_21_n_0\
    );
\rgb_out[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_57_n_0\,
      I1 => \rgb_out[11]_i_58_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[11]_i_59_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[11]_i_60_n_0\,
      O => \rgb_out[11]_i_22_n_0\
    );
\rgb_out[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_9_11_n_2,
      I1 => texture_data_reg_3968_4031_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3904_3967_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3840_3903_9_11_n_2,
      O => \rgb_out[11]_i_23_n_0\
    );
\rgb_out[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_9_11_n_2,
      I1 => texture_data_reg_3712_3775_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3648_3711_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3584_3647_9_11_n_2,
      O => \rgb_out[11]_i_24_n_0\
    );
\rgb_out[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_9_11_n_2,
      I1 => texture_data_reg_3456_3519_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3392_3455_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3328_3391_9_11_n_2,
      O => \rgb_out[11]_i_26_n_0\
    );
\rgb_out[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_9_11_n_2,
      I1 => texture_data_reg_3200_3263_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3136_3199_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3072_3135_9_11_n_2,
      O => \rgb_out[11]_i_28_n_0\
    );
\rgb_out[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_9_11_n_2,
      I1 => texture_data_reg_2944_3007_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2880_2943_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2816_2879_9_11_n_2,
      O => \rgb_out[11]_i_29_n_0\
    );
\rgb_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rgb_out[11]_i_7_n_0\,
      I1 => block_addr(3),
      I2 => \rgb_out[11]_i_8_n_0\,
      I3 => block_addr(2),
      I4 => \rgb_out[11]_i_9_n_0\,
      O => \rgb_out[11]_i_3_n_0\
    );
\rgb_out[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_9_11_n_2,
      I1 => texture_data_reg_2688_2751_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2624_2687_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2560_2623_9_11_n_2,
      O => \rgb_out[11]_i_30_n_0\
    );
\rgb_out[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_9_11_n_2,
      I1 => texture_data_reg_2432_2495_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2368_2431_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2304_2367_9_11_n_2,
      O => \rgb_out[11]_i_31_n_0\
    );
\rgb_out[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_9_11_n_2,
      I1 => texture_data_reg_2176_2239_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2112_2175_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2048_2111_9_11_n_2,
      O => \rgb_out[11]_i_32_n_0\
    );
\rgb_out[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_9_11_n_2,
      I1 => texture_data_reg_1920_1983_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1856_1919_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1792_1855_9_11_n_2,
      O => \rgb_out[11]_i_35_n_0\
    );
\rgb_out[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_9_11_n_2,
      I1 => texture_data_reg_1664_1727_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1600_1663_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1536_1599_9_11_n_2,
      O => \rgb_out[11]_i_36_n_0\
    );
\rgb_out[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_9_11_n_2,
      I1 => texture_data_reg_1408_1471_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1344_1407_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1280_1343_9_11_n_2,
      O => \rgb_out[11]_i_37_n_0\
    );
\rgb_out[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_9_11_n_2,
      I1 => texture_data_reg_1152_1215_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1088_1151_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1024_1087_9_11_n_2,
      O => \rgb_out[11]_i_38_n_0\
    );
\rgb_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_10_n_0\,
      I1 => \rgb_out[11]_i_11_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[11]_i_13_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[11]_i_15_n_0\,
      O => \rgb_out[11]_i_4_n_0\
    );
\rgb_out[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_9_11_n_2,
      I1 => texture_data_reg_896_959_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_832_895_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_768_831_9_11_n_2,
      O => \rgb_out[11]_i_41_n_0\
    );
\rgb_out[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_9_11_n_2,
      I1 => texture_data_reg_640_703_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_576_639_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_512_575_9_11_n_2,
      O => \rgb_out[11]_i_42_n_0\
    );
\rgb_out[11]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_9_11_n_2,
      I1 => texture_data_reg_384_447_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_320_383_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_256_319_9_11_n_2,
      O => \rgb_out[11]_i_43_n_0\
    );
\rgb_out[11]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_9_11_n_2,
      I1 => texture_data_reg_128_191_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_64_127_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_0_63_9_11_n_2,
      O => \rgb_out[11]_i_44_n_0\
    );
\rgb_out[11]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_9_11_n_2,
      I1 => texture_data_reg_8064_8127_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_8000_8063_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7936_7999_9_11_n_2,
      O => \rgb_out[11]_i_45_n_0\
    );
\rgb_out[11]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_9_11_n_2,
      I1 => texture_data_reg_7808_7871_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7744_7807_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7680_7743_9_11_n_2,
      O => \rgb_out[11]_i_46_n_0\
    );
\rgb_out[11]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_9_11_n_2,
      I1 => texture_data_reg_7552_7615_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7488_7551_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7424_7487_9_11_n_2,
      O => \rgb_out[11]_i_47_n_0\
    );
\rgb_out[11]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_9_11_n_2,
      I1 => texture_data_reg_7296_7359_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7232_7295_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7168_7231_9_11_n_2,
      O => \rgb_out[11]_i_48_n_0\
    );
\rgb_out[11]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_9_11_n_2,
      I1 => texture_data_reg_7040_7103_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6976_7039_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6912_6975_9_11_n_2,
      O => \rgb_out[11]_i_49_n_0\
    );
\rgb_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rgb_out[11]_i_16_n_0\,
      I1 => block_addr(3),
      I2 => \rgb_out[11]_i_17_n_0\,
      I3 => block_addr(2),
      I4 => \rgb_out[11]_i_18_n_0\,
      O => \rgb_out[11]_i_5_n_0\
    );
\rgb_out[11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_9_11_n_2,
      I1 => texture_data_reg_6784_6847_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6720_6783_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6656_6719_9_11_n_2,
      O => \rgb_out[11]_i_50_n_0\
    );
\rgb_out[11]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_9_11_n_2,
      I1 => texture_data_reg_6528_6591_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6464_6527_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6400_6463_9_11_n_2,
      O => \rgb_out[11]_i_51_n_0\
    );
\rgb_out[11]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_9_11_n_2,
      I1 => texture_data_reg_6272_6335_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6208_6271_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6144_6207_9_11_n_2,
      O => \rgb_out[11]_i_52_n_0\
    );
\rgb_out[11]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_9_11_n_2,
      I1 => texture_data_reg_6016_6079_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5952_6015_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5888_5951_9_11_n_2,
      O => \rgb_out[11]_i_53_n_0\
    );
\rgb_out[11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_9_11_n_2,
      I1 => texture_data_reg_5760_5823_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5696_5759_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5632_5695_9_11_n_2,
      O => \rgb_out[11]_i_54_n_0\
    );
\rgb_out[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_9_11_n_2,
      I1 => texture_data_reg_5504_5567_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5440_5503_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5376_5439_9_11_n_2,
      O => \rgb_out[11]_i_55_n_0\
    );
\rgb_out[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_9_11_n_2,
      I1 => texture_data_reg_5248_5311_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5184_5247_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5120_5183_9_11_n_2,
      O => \rgb_out[11]_i_56_n_0\
    );
\rgb_out[11]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_9_11_n_2,
      I1 => texture_data_reg_4992_5055_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4928_4991_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4864_4927_9_11_n_2,
      O => \rgb_out[11]_i_57_n_0\
    );
\rgb_out[11]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_9_11_n_2,
      I1 => texture_data_reg_4736_4799_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4672_4735_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4608_4671_9_11_n_2,
      O => \rgb_out[11]_i_58_n_0\
    );
\rgb_out[11]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_9_11_n_2,
      I1 => texture_data_reg_4480_4543_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4416_4479_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4352_4415_9_11_n_2,
      O => \rgb_out[11]_i_59_n_0\
    );
\rgb_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_19_n_0\,
      I1 => \rgb_out[11]_i_20_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[11]_i_21_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[11]_i_22_n_0\,
      O => \rgb_out[11]_i_6_n_0\
    );
\rgb_out[11]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_9_11_n_2,
      I1 => texture_data_reg_4224_4287_9_11_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4160_4223_9_11_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4096_4159_9_11_n_2,
      O => \rgb_out[11]_i_60_n_0\
    );
\rgb_out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_704_767_15_15_n_0,
      I1 => block_data_reg_640_703_15_15_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_576_639_15_15_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_512_575_15_15_n_0,
      O => \rgb_out[11]_i_7_n_0\
    );
\rgb_out[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_448_511_15_15_n_0,
      I1 => block_data_reg_384_447_15_15_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_320_383_15_15_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_256_319_15_15_n_0,
      O => \rgb_out[11]_i_8_n_0\
    );
\rgb_out[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => block_data_reg_192_255_15_15_n_0,
      I1 => block_data_reg_128_191_15_15_n_0,
      I2 => block_addr(1),
      I3 => block_data_reg_64_127_15_15_n_0,
      I4 => block_addr(0),
      I5 => block_data_reg_0_63_15_15_n_0,
      O => \rgb_out[11]_i_9_n_0\
    );
\rgb_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[1]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[1]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(1)
    );
\rgb_out[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_36_n_0\,
      I1 => \rgb_out[1]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_39_n_0\,
      O => \rgb_out[1]_i_10_n_0\
    );
\rgb_out[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_40_n_0\,
      I1 => \rgb_out[1]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_43_n_0\,
      O => \rgb_out[1]_i_11_n_0\
    );
\rgb_out[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_0_2_n_1,
      I1 => texture_data_reg_3968_4031_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3904_3967_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3840_3903_0_2_n_1,
      O => \rgb_out[1]_i_12_n_0\
    );
\rgb_out[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_0_2_n_1,
      I1 => texture_data_reg_3712_3775_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3648_3711_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3584_3647_0_2_n_1,
      O => \rgb_out[1]_i_13_n_0\
    );
\rgb_out[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_0_2_n_1,
      I1 => texture_data_reg_3456_3519_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3392_3455_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3328_3391_0_2_n_1,
      O => \rgb_out[1]_i_14_n_0\
    );
\rgb_out[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_0_2_n_1,
      I1 => texture_data_reg_3200_3263_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3136_3199_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_3072_3135_0_2_n_1,
      O => \rgb_out[1]_i_15_n_0\
    );
\rgb_out[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_0_2_n_1,
      I1 => texture_data_reg_2944_3007_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2880_2943_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2816_2879_0_2_n_1,
      O => \rgb_out[1]_i_16_n_0\
    );
\rgb_out[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_0_2_n_1,
      I1 => texture_data_reg_2688_2751_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2624_2687_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2560_2623_0_2_n_1,
      O => \rgb_out[1]_i_17_n_0\
    );
\rgb_out[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_0_2_n_1,
      I1 => texture_data_reg_2432_2495_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2368_2431_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2304_2367_0_2_n_1,
      O => \rgb_out[1]_i_18_n_0\
    );
\rgb_out[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_0_2_n_1,
      I1 => texture_data_reg_2176_2239_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2112_2175_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_2048_2111_0_2_n_1,
      O => \rgb_out[1]_i_19_n_0\
    );
\rgb_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_4_n_0\,
      I1 => \rgb_out[1]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[1]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[1]_i_7_n_0\,
      O => \rgb_out[1]_i_2_n_0\
    );
\rgb_out[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_0_2_n_1,
      I1 => texture_data_reg_1920_1983_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1856_1919_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1792_1855_0_2_n_1,
      O => \rgb_out[1]_i_20_n_0\
    );
\rgb_out[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_0_2_n_1,
      I1 => texture_data_reg_1664_1727_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1600_1663_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1536_1599_0_2_n_1,
      O => \rgb_out[1]_i_21_n_0\
    );
\rgb_out[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_0_2_n_1,
      I1 => texture_data_reg_1408_1471_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1344_1407_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1280_1343_0_2_n_1,
      O => \rgb_out[1]_i_22_n_0\
    );
\rgb_out[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_0_2_n_1,
      I1 => texture_data_reg_1152_1215_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1088_1151_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_1024_1087_0_2_n_1,
      O => \rgb_out[1]_i_23_n_0\
    );
\rgb_out[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_0_2_n_1,
      I1 => texture_data_reg_896_959_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_832_895_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_768_831_0_2_n_1,
      O => \rgb_out[1]_i_24_n_0\
    );
\rgb_out[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_0_2_n_1,
      I1 => texture_data_reg_640_703_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_576_639_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_512_575_0_2_n_1,
      O => \rgb_out[1]_i_25_n_0\
    );
\rgb_out[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_0_2_n_1,
      I1 => texture_data_reg_384_447_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_320_383_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_256_319_0_2_n_1,
      O => \rgb_out[1]_i_26_n_0\
    );
\rgb_out[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_0_2_n_1,
      I1 => texture_data_reg_128_191_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_64_127_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_0_63_0_2_n_1,
      O => \rgb_out[1]_i_27_n_0\
    );
\rgb_out[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_0_2_n_1,
      I1 => texture_data_reg_8064_8127_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_8000_8063_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7936_7999_0_2_n_1,
      O => \rgb_out[1]_i_28_n_0\
    );
\rgb_out[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_0_2_n_1,
      I1 => texture_data_reg_7808_7871_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7744_7807_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7680_7743_0_2_n_1,
      O => \rgb_out[1]_i_29_n_0\
    );
\rgb_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_8_n_0\,
      I1 => \rgb_out[1]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[1]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[1]_i_11_n_0\,
      O => \rgb_out[1]_i_3_n_0\
    );
\rgb_out[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_0_2_n_1,
      I1 => texture_data_reg_7552_7615_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7488_7551_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7424_7487_0_2_n_1,
      O => \rgb_out[1]_i_30_n_0\
    );
\rgb_out[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_0_2_n_1,
      I1 => texture_data_reg_7296_7359_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7232_7295_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7168_7231_0_2_n_1,
      O => \rgb_out[1]_i_31_n_0\
    );
\rgb_out[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_0_2_n_1,
      I1 => texture_data_reg_7040_7103_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6976_7039_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6912_6975_0_2_n_1,
      O => \rgb_out[1]_i_32_n_0\
    );
\rgb_out[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_0_2_n_1,
      I1 => texture_data_reg_6784_6847_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6720_6783_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6656_6719_0_2_n_1,
      O => \rgb_out[1]_i_33_n_0\
    );
\rgb_out[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_0_2_n_1,
      I1 => texture_data_reg_6528_6591_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6464_6527_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6400_6463_0_2_n_1,
      O => \rgb_out[1]_i_34_n_0\
    );
\rgb_out[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_n_1,
      I1 => texture_data_reg_6272_6335_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6208_6271_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6144_6207_0_2_n_1,
      O => \rgb_out[1]_i_35_n_0\
    );
\rgb_out[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_0_2_n_1,
      I1 => texture_data_reg_6016_6079_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5952_6015_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5888_5951_0_2_n_1,
      O => \rgb_out[1]_i_36_n_0\
    );
\rgb_out[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_0_2_n_1,
      I1 => texture_data_reg_5760_5823_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5696_5759_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5632_5695_0_2_n_1,
      O => \rgb_out[1]_i_37_n_0\
    );
\rgb_out[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_0_2_n_1,
      I1 => texture_data_reg_5504_5567_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5440_5503_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5376_5439_0_2_n_1,
      O => \rgb_out[1]_i_38_n_0\
    );
\rgb_out[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_0_2_n_1,
      I1 => texture_data_reg_5248_5311_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5184_5247_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5120_5183_0_2_n_1,
      O => \rgb_out[1]_i_39_n_0\
    );
\rgb_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_12_n_0\,
      I1 => \rgb_out[1]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_15_n_0\,
      O => \rgb_out[1]_i_4_n_0\
    );
\rgb_out[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_0_2_n_1,
      I1 => texture_data_reg_4992_5055_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4928_4991_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4864_4927_0_2_n_1,
      O => \rgb_out[1]_i_40_n_0\
    );
\rgb_out[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_0_2_n_1,
      I1 => texture_data_reg_4736_4799_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4672_4735_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4608_4671_0_2_n_1,
      O => \rgb_out[1]_i_41_n_0\
    );
\rgb_out[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_0_2_n_1,
      I1 => texture_data_reg_4480_4543_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4416_4479_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4352_4415_0_2_n_1,
      O => \rgb_out[1]_i_42_n_0\
    );
\rgb_out[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_0_2_n_1,
      I1 => texture_data_reg_4224_4287_0_2_n_1,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4160_4223_0_2_n_1,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4096_4159_0_2_n_1,
      O => \rgb_out[1]_i_43_n_0\
    );
\rgb_out[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_16_n_0\,
      I1 => \rgb_out[1]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_19_n_0\,
      O => \rgb_out[1]_i_5_n_0\
    );
\rgb_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_20_n_0\,
      I1 => \rgb_out[1]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_23_n_0\,
      O => \rgb_out[1]_i_6_n_0\
    );
\rgb_out[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_24_n_0\,
      I1 => \rgb_out[1]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_27_n_0\,
      O => \rgb_out[1]_i_7_n_0\
    );
\rgb_out[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_28_n_0\,
      I1 => \rgb_out[1]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_31_n_0\,
      O => \rgb_out[1]_i_8_n_0\
    );
\rgb_out[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[1]_i_32_n_0\,
      I1 => \rgb_out[1]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[1]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[1]_i_35_n_0\,
      O => \rgb_out[1]_i_9_n_0\
    );
\rgb_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[2]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[2]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(2)
    );
\rgb_out[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_36_n_0\,
      I1 => \rgb_out[2]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_39_n_0\,
      O => \rgb_out[2]_i_10_n_0\
    );
\rgb_out[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_40_n_0\,
      I1 => \rgb_out[2]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_43_n_0\,
      O => \rgb_out[2]_i_11_n_0\
    );
\rgb_out[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_0_2_n_2,
      I1 => texture_data_reg_3968_4031_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3904_3967_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3840_3903_0_2_n_2,
      O => \rgb_out[2]_i_12_n_0\
    );
\rgb_out[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_0_2_n_2,
      I1 => texture_data_reg_3712_3775_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3648_3711_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3584_3647_0_2_n_2,
      O => \rgb_out[2]_i_13_n_0\
    );
\rgb_out[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_0_2_n_2,
      I1 => texture_data_reg_3456_3519_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3392_3455_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3328_3391_0_2_n_2,
      O => \rgb_out[2]_i_14_n_0\
    );
\rgb_out[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_0_2_n_2,
      I1 => texture_data_reg_3200_3263_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3136_3199_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3072_3135_0_2_n_2,
      O => \rgb_out[2]_i_15_n_0\
    );
\rgb_out[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_0_2_n_2,
      I1 => texture_data_reg_2944_3007_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2880_2943_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2816_2879_0_2_n_2,
      O => \rgb_out[2]_i_16_n_0\
    );
\rgb_out[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_0_2_n_2,
      I1 => texture_data_reg_2688_2751_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2624_2687_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2560_2623_0_2_n_2,
      O => \rgb_out[2]_i_17_n_0\
    );
\rgb_out[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_0_2_n_2,
      I1 => texture_data_reg_2432_2495_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2368_2431_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2304_2367_0_2_n_2,
      O => \rgb_out[2]_i_18_n_0\
    );
\rgb_out[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_0_2_n_2,
      I1 => texture_data_reg_2176_2239_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2112_2175_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2048_2111_0_2_n_2,
      O => \rgb_out[2]_i_19_n_0\
    );
\rgb_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_4_n_0\,
      I1 => \rgb_out[2]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[2]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[2]_i_7_n_0\,
      O => \rgb_out[2]_i_2_n_0\
    );
\rgb_out[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_0_2_n_2,
      I1 => texture_data_reg_1920_1983_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1856_1919_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1792_1855_0_2_n_2,
      O => \rgb_out[2]_i_20_n_0\
    );
\rgb_out[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_0_2_n_2,
      I1 => texture_data_reg_1664_1727_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1600_1663_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1536_1599_0_2_n_2,
      O => \rgb_out[2]_i_21_n_0\
    );
\rgb_out[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_0_2_n_2,
      I1 => texture_data_reg_1408_1471_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1344_1407_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1280_1343_0_2_n_2,
      O => \rgb_out[2]_i_22_n_0\
    );
\rgb_out[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_0_2_n_2,
      I1 => texture_data_reg_1152_1215_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1088_1151_0_2_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1024_1087_0_2_n_2,
      O => \rgb_out[2]_i_23_n_0\
    );
\rgb_out[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_0_2_n_2,
      I1 => texture_data_reg_896_959_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_832_895_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_768_831_0_2_n_2,
      O => \rgb_out[2]_i_24_n_0\
    );
\rgb_out[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_0_2_n_2,
      I1 => texture_data_reg_640_703_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_576_639_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_512_575_0_2_n_2,
      O => \rgb_out[2]_i_25_n_0\
    );
\rgb_out[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_0_2_n_2,
      I1 => texture_data_reg_384_447_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_320_383_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_256_319_0_2_n_2,
      O => \rgb_out[2]_i_26_n_0\
    );
\rgb_out[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_0_2_n_2,
      I1 => texture_data_reg_128_191_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_64_127_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_0_63_0_2_n_2,
      O => \rgb_out[2]_i_27_n_0\
    );
\rgb_out[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_0_2_n_2,
      I1 => texture_data_reg_8064_8127_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_8000_8063_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7936_7999_0_2_n_2,
      O => \rgb_out[2]_i_28_n_0\
    );
\rgb_out[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_0_2_n_2,
      I1 => texture_data_reg_7808_7871_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7744_7807_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7680_7743_0_2_n_2,
      O => \rgb_out[2]_i_29_n_0\
    );
\rgb_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_8_n_0\,
      I1 => \rgb_out[2]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[2]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[2]_i_11_n_0\,
      O => \rgb_out[2]_i_3_n_0\
    );
\rgb_out[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_0_2_n_2,
      I1 => texture_data_reg_7552_7615_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7488_7551_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7424_7487_0_2_n_2,
      O => \rgb_out[2]_i_30_n_0\
    );
\rgb_out[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_0_2_n_2,
      I1 => texture_data_reg_7296_7359_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7232_7295_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_7168_7231_0_2_n_2,
      O => \rgb_out[2]_i_31_n_0\
    );
\rgb_out[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_0_2_n_2,
      I1 => texture_data_reg_7040_7103_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6976_7039_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6912_6975_0_2_n_2,
      O => \rgb_out[2]_i_32_n_0\
    );
\rgb_out[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_0_2_n_2,
      I1 => texture_data_reg_6784_6847_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6720_6783_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6656_6719_0_2_n_2,
      O => \rgb_out[2]_i_33_n_0\
    );
\rgb_out[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_0_2_n_2,
      I1 => texture_data_reg_6528_6591_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6464_6527_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6400_6463_0_2_n_2,
      O => \rgb_out[2]_i_34_n_0\
    );
\rgb_out[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_n_2,
      I1 => texture_data_reg_6272_6335_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6208_6271_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_6144_6207_0_2_n_2,
      O => \rgb_out[2]_i_35_n_0\
    );
\rgb_out[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_0_2_n_2,
      I1 => texture_data_reg_6016_6079_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5952_6015_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5888_5951_0_2_n_2,
      O => \rgb_out[2]_i_36_n_0\
    );
\rgb_out[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_0_2_n_2,
      I1 => texture_data_reg_5760_5823_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5696_5759_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5632_5695_0_2_n_2,
      O => \rgb_out[2]_i_37_n_0\
    );
\rgb_out[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_0_2_n_2,
      I1 => texture_data_reg_5504_5567_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5440_5503_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5376_5439_0_2_n_2,
      O => \rgb_out[2]_i_38_n_0\
    );
\rgb_out[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_0_2_n_2,
      I1 => texture_data_reg_5248_5311_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5184_5247_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_5120_5183_0_2_n_2,
      O => \rgb_out[2]_i_39_n_0\
    );
\rgb_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_12_n_0\,
      I1 => \rgb_out[2]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_15_n_0\,
      O => \rgb_out[2]_i_4_n_0\
    );
\rgb_out[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_0_2_n_2,
      I1 => texture_data_reg_4992_5055_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4928_4991_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4864_4927_0_2_n_2,
      O => \rgb_out[2]_i_40_n_0\
    );
\rgb_out[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_0_2_n_2,
      I1 => texture_data_reg_4736_4799_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4672_4735_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4608_4671_0_2_n_2,
      O => \rgb_out[2]_i_41_n_0\
    );
\rgb_out[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_0_2_n_2,
      I1 => texture_data_reg_4480_4543_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4416_4479_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4352_4415_0_2_n_2,
      O => \rgb_out[2]_i_42_n_0\
    );
\rgb_out[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_0_2_n_2,
      I1 => texture_data_reg_4224_4287_0_2_n_2,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4160_4223_0_2_n_2,
      I4 => \rgb_out[2]_i_7_0\,
      I5 => texture_data_reg_4096_4159_0_2_n_2,
      O => \rgb_out[2]_i_43_n_0\
    );
\rgb_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_16_n_0\,
      I1 => \rgb_out[2]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_19_n_0\,
      O => \rgb_out[2]_i_5_n_0\
    );
\rgb_out[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_20_n_0\,
      I1 => \rgb_out[2]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_23_n_0\,
      O => \rgb_out[2]_i_6_n_0\
    );
\rgb_out[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_24_n_0\,
      I1 => \rgb_out[2]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_27_n_0\,
      O => \rgb_out[2]_i_7_n_0\
    );
\rgb_out[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_28_n_0\,
      I1 => \rgb_out[2]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_31_n_0\,
      O => \rgb_out[2]_i_8_n_0\
    );
\rgb_out[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[2]_i_32_n_0\,
      I1 => \rgb_out[2]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[2]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[2]_i_35_n_0\,
      O => \rgb_out[2]_i_9_n_0\
    );
\rgb_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[3]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[3]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(3)
    );
\rgb_out[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_36_n_0\,
      I1 => \rgb_out[3]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_39_n_0\,
      O => \rgb_out[3]_i_10_n_0\
    );
\rgb_out[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_40_n_0\,
      I1 => \rgb_out[3]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_43_n_0\,
      O => \rgb_out[3]_i_11_n_0\
    );
\rgb_out[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_3_5_n_0,
      I1 => texture_data_reg_3968_4031_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3904_3967_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3840_3903_3_5_n_0,
      O => \rgb_out[3]_i_12_n_0\
    );
\rgb_out[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_3_5_n_0,
      I1 => texture_data_reg_3712_3775_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3648_3711_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3584_3647_3_5_n_0,
      O => \rgb_out[3]_i_13_n_0\
    );
\rgb_out[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_3_5_n_0,
      I1 => texture_data_reg_3456_3519_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3392_3455_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3328_3391_3_5_n_0,
      O => \rgb_out[3]_i_14_n_0\
    );
\rgb_out[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_3_5_n_0,
      I1 => texture_data_reg_3200_3263_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_3136_3199_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3072_3135_3_5_n_0,
      O => \rgb_out[3]_i_15_n_0\
    );
\rgb_out[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_3_5_n_0,
      I1 => texture_data_reg_2944_3007_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2880_2943_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2816_2879_3_5_n_0,
      O => \rgb_out[3]_i_16_n_0\
    );
\rgb_out[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_3_5_n_0,
      I1 => texture_data_reg_2688_2751_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2624_2687_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2560_2623_3_5_n_0,
      O => \rgb_out[3]_i_17_n_0\
    );
\rgb_out[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_3_5_n_0,
      I1 => texture_data_reg_2432_2495_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2368_2431_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2304_2367_3_5_n_0,
      O => \rgb_out[3]_i_18_n_0\
    );
\rgb_out[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_3_5_n_0,
      I1 => texture_data_reg_2176_2239_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_2112_2175_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2048_2111_3_5_n_0,
      O => \rgb_out[3]_i_19_n_0\
    );
\rgb_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_4_n_0\,
      I1 => \rgb_out[3]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[3]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[3]_i_7_n_0\,
      O => \rgb_out[3]_i_2_n_0\
    );
\rgb_out[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_3_5_n_0,
      I1 => texture_data_reg_1920_1983_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1856_1919_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1792_1855_3_5_n_0,
      O => \rgb_out[3]_i_20_n_0\
    );
\rgb_out[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_3_5_n_0,
      I1 => texture_data_reg_1664_1727_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1600_1663_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1536_1599_3_5_n_0,
      O => \rgb_out[3]_i_21_n_0\
    );
\rgb_out[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_3_5_n_0,
      I1 => texture_data_reg_1408_1471_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1344_1407_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1280_1343_3_5_n_0,
      O => \rgb_out[3]_i_22_n_0\
    );
\rgb_out[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_3_5_n_0,
      I1 => texture_data_reg_1152_1215_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_1088_1151_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1024_1087_3_5_n_0,
      O => \rgb_out[3]_i_23_n_0\
    );
\rgb_out[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_3_5_n_0,
      I1 => texture_data_reg_896_959_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_832_895_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_768_831_3_5_n_0,
      O => \rgb_out[3]_i_24_n_0\
    );
\rgb_out[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_3_5_n_0,
      I1 => texture_data_reg_640_703_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_576_639_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_512_575_3_5_n_0,
      O => \rgb_out[3]_i_25_n_0\
    );
\rgb_out[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_3_5_n_0,
      I1 => texture_data_reg_384_447_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_320_383_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_256_319_3_5_n_0,
      O => \rgb_out[3]_i_26_n_0\
    );
\rgb_out[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_3_5_n_0,
      I1 => texture_data_reg_128_191_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_64_127_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_0_63_3_5_n_0,
      O => \rgb_out[3]_i_27_n_0\
    );
\rgb_out[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_3_5_n_0,
      I1 => texture_data_reg_8064_8127_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_8000_8063_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7936_7999_3_5_n_0,
      O => \rgb_out[3]_i_28_n_0\
    );
\rgb_out[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_3_5_n_0,
      I1 => texture_data_reg_7808_7871_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7744_7807_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7680_7743_3_5_n_0,
      O => \rgb_out[3]_i_29_n_0\
    );
\rgb_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_8_n_0\,
      I1 => \rgb_out[3]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[3]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[3]_i_11_n_0\,
      O => \rgb_out[3]_i_3_n_0\
    );
\rgb_out[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_3_5_n_0,
      I1 => texture_data_reg_7552_7615_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7488_7551_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7424_7487_3_5_n_0,
      O => \rgb_out[3]_i_30_n_0\
    );
\rgb_out[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_3_5_n_0,
      I1 => texture_data_reg_7296_7359_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_7232_7295_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7168_7231_3_5_n_0,
      O => \rgb_out[3]_i_31_n_0\
    );
\rgb_out[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_3_5_n_0,
      I1 => texture_data_reg_7040_7103_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6976_7039_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6912_6975_3_5_n_0,
      O => \rgb_out[3]_i_32_n_0\
    );
\rgb_out[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_3_5_n_0,
      I1 => texture_data_reg_6784_6847_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6720_6783_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6656_6719_3_5_n_0,
      O => \rgb_out[3]_i_33_n_0\
    );
\rgb_out[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_3_5_n_0,
      I1 => texture_data_reg_6528_6591_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6464_6527_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6400_6463_3_5_n_0,
      O => \rgb_out[3]_i_34_n_0\
    );
\rgb_out[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_3_5_n_0,
      I1 => texture_data_reg_6272_6335_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_6208_6271_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6144_6207_3_5_n_0,
      O => \rgb_out[3]_i_35_n_0\
    );
\rgb_out[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_3_5_n_0,
      I1 => texture_data_reg_6016_6079_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5952_6015_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5888_5951_3_5_n_0,
      O => \rgb_out[3]_i_36_n_0\
    );
\rgb_out[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_3_5_n_0,
      I1 => texture_data_reg_5760_5823_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5696_5759_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5632_5695_3_5_n_0,
      O => \rgb_out[3]_i_37_n_0\
    );
\rgb_out[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_3_5_n_0,
      I1 => texture_data_reg_5504_5567_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5440_5503_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5376_5439_3_5_n_0,
      O => \rgb_out[3]_i_38_n_0\
    );
\rgb_out[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_3_5_n_0,
      I1 => texture_data_reg_5248_5311_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_5184_5247_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5120_5183_3_5_n_0,
      O => \rgb_out[3]_i_39_n_0\
    );
\rgb_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_12_n_0\,
      I1 => \rgb_out[3]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_15_n_0\,
      O => \rgb_out[3]_i_4_n_0\
    );
\rgb_out[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_3_5_n_0,
      I1 => texture_data_reg_4992_5055_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4928_4991_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4864_4927_3_5_n_0,
      O => \rgb_out[3]_i_40_n_0\
    );
\rgb_out[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_3_5_n_0,
      I1 => texture_data_reg_4736_4799_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4672_4735_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4608_4671_3_5_n_0,
      O => \rgb_out[3]_i_41_n_0\
    );
\rgb_out[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_3_5_n_0,
      I1 => texture_data_reg_4480_4543_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4416_4479_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4352_4415_3_5_n_0,
      O => \rgb_out[3]_i_42_n_0\
    );
\rgb_out[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_3_5_n_0,
      I1 => texture_data_reg_4224_4287_3_5_n_0,
      I2 => \rgb_out[0]_i_8_0\,
      I3 => texture_data_reg_4160_4223_3_5_n_0,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4096_4159_3_5_n_0,
      O => \rgb_out[3]_i_43_n_0\
    );
\rgb_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_16_n_0\,
      I1 => \rgb_out[3]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_19_n_0\,
      O => \rgb_out[3]_i_5_n_0\
    );
\rgb_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_20_n_0\,
      I1 => \rgb_out[3]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_23_n_0\,
      O => \rgb_out[3]_i_6_n_0\
    );
\rgb_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_24_n_0\,
      I1 => \rgb_out[3]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_27_n_0\,
      O => \rgb_out[3]_i_7_n_0\
    );
\rgb_out[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_28_n_0\,
      I1 => \rgb_out[3]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_31_n_0\,
      O => \rgb_out[3]_i_8_n_0\
    );
\rgb_out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[3]_i_32_n_0\,
      I1 => \rgb_out[3]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[3]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[3]_i_35_n_0\,
      O => \rgb_out[3]_i_9_n_0\
    );
\rgb_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[4]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[4]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(4)
    );
\rgb_out[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_36_n_0\,
      I1 => \rgb_out[4]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_39_n_0\,
      O => \rgb_out[4]_i_10_n_0\
    );
\rgb_out[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_40_n_0\,
      I1 => \rgb_out[4]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_43_n_0\,
      O => \rgb_out[4]_i_11_n_0\
    );
\rgb_out[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_3_5_n_1,
      I1 => texture_data_reg_3968_4031_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3904_3967_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3840_3903_3_5_n_1,
      O => \rgb_out[4]_i_12_n_0\
    );
\rgb_out[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_3_5_n_1,
      I1 => texture_data_reg_3712_3775_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3648_3711_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3584_3647_3_5_n_1,
      O => \rgb_out[4]_i_13_n_0\
    );
\rgb_out[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_3_5_n_1,
      I1 => texture_data_reg_3456_3519_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3392_3455_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3328_3391_3_5_n_1,
      O => \rgb_out[4]_i_14_n_0\
    );
\rgb_out[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_3_5_n_1,
      I1 => texture_data_reg_3200_3263_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3136_3199_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_3072_3135_3_5_n_1,
      O => \rgb_out[4]_i_15_n_0\
    );
\rgb_out[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_3_5_n_1,
      I1 => texture_data_reg_2944_3007_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2880_2943_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2816_2879_3_5_n_1,
      O => \rgb_out[4]_i_16_n_0\
    );
\rgb_out[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_3_5_n_1,
      I1 => texture_data_reg_2688_2751_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2624_2687_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2560_2623_3_5_n_1,
      O => \rgb_out[4]_i_17_n_0\
    );
\rgb_out[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_3_5_n_1,
      I1 => texture_data_reg_2432_2495_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2368_2431_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2304_2367_3_5_n_1,
      O => \rgb_out[4]_i_18_n_0\
    );
\rgb_out[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_3_5_n_1,
      I1 => texture_data_reg_2176_2239_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2112_2175_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_2048_2111_3_5_n_1,
      O => \rgb_out[4]_i_19_n_0\
    );
\rgb_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_4_n_0\,
      I1 => \rgb_out[4]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[4]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[4]_i_7_n_0\,
      O => \rgb_out[4]_i_2_n_0\
    );
\rgb_out[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_3_5_n_1,
      I1 => texture_data_reg_1920_1983_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1856_1919_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1792_1855_3_5_n_1,
      O => \rgb_out[4]_i_20_n_0\
    );
\rgb_out[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_3_5_n_1,
      I1 => texture_data_reg_1664_1727_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1600_1663_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1536_1599_3_5_n_1,
      O => \rgb_out[4]_i_21_n_0\
    );
\rgb_out[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_3_5_n_1,
      I1 => texture_data_reg_1408_1471_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1344_1407_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1280_1343_3_5_n_1,
      O => \rgb_out[4]_i_22_n_0\
    );
\rgb_out[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_3_5_n_1,
      I1 => texture_data_reg_1152_1215_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1088_1151_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_1024_1087_3_5_n_1,
      O => \rgb_out[4]_i_23_n_0\
    );
\rgb_out[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_3_5_n_1,
      I1 => texture_data_reg_896_959_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_832_895_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_768_831_3_5_n_1,
      O => \rgb_out[4]_i_24_n_0\
    );
\rgb_out[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_3_5_n_1,
      I1 => texture_data_reg_640_703_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_576_639_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_512_575_3_5_n_1,
      O => \rgb_out[4]_i_25_n_0\
    );
\rgb_out[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_3_5_n_1,
      I1 => texture_data_reg_384_447_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_320_383_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_256_319_3_5_n_1,
      O => \rgb_out[4]_i_26_n_0\
    );
\rgb_out[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_3_5_n_1,
      I1 => texture_data_reg_128_191_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_64_127_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_0_63_3_5_n_1,
      O => \rgb_out[4]_i_27_n_0\
    );
\rgb_out[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_3_5_n_1,
      I1 => texture_data_reg_8064_8127_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_8000_8063_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7936_7999_3_5_n_1,
      O => \rgb_out[4]_i_28_n_0\
    );
\rgb_out[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_3_5_n_1,
      I1 => texture_data_reg_7808_7871_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7744_7807_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7680_7743_3_5_n_1,
      O => \rgb_out[4]_i_29_n_0\
    );
\rgb_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_8_n_0\,
      I1 => \rgb_out[4]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[4]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[4]_i_11_n_0\,
      O => \rgb_out[4]_i_3_n_0\
    );
\rgb_out[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_3_5_n_1,
      I1 => texture_data_reg_7552_7615_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7488_7551_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7424_7487_3_5_n_1,
      O => \rgb_out[4]_i_30_n_0\
    );
\rgb_out[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_3_5_n_1,
      I1 => texture_data_reg_7296_7359_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7232_7295_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_7168_7231_3_5_n_1,
      O => \rgb_out[4]_i_31_n_0\
    );
\rgb_out[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_3_5_n_1,
      I1 => texture_data_reg_7040_7103_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6976_7039_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6912_6975_3_5_n_1,
      O => \rgb_out[4]_i_32_n_0\
    );
\rgb_out[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_3_5_n_1,
      I1 => texture_data_reg_6784_6847_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6720_6783_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6656_6719_3_5_n_1,
      O => \rgb_out[4]_i_33_n_0\
    );
\rgb_out[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_3_5_n_1,
      I1 => texture_data_reg_6528_6591_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6464_6527_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6400_6463_3_5_n_1,
      O => \rgb_out[4]_i_34_n_0\
    );
\rgb_out[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_3_5_n_1,
      I1 => texture_data_reg_6272_6335_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6208_6271_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6144_6207_3_5_n_1,
      O => \rgb_out[4]_i_35_n_0\
    );
\rgb_out[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_3_5_n_1,
      I1 => texture_data_reg_6016_6079_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5952_6015_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5888_5951_3_5_n_1,
      O => \rgb_out[4]_i_36_n_0\
    );
\rgb_out[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_3_5_n_1,
      I1 => texture_data_reg_5760_5823_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5696_5759_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5632_5695_3_5_n_1,
      O => \rgb_out[4]_i_37_n_0\
    );
\rgb_out[4]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_3_5_n_1,
      I1 => texture_data_reg_5504_5567_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5440_5503_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5376_5439_3_5_n_1,
      O => \rgb_out[4]_i_38_n_0\
    );
\rgb_out[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_3_5_n_1,
      I1 => texture_data_reg_5248_5311_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5184_5247_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5120_5183_3_5_n_1,
      O => \rgb_out[4]_i_39_n_0\
    );
\rgb_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_12_n_0\,
      I1 => \rgb_out[4]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_15_n_0\,
      O => \rgb_out[4]_i_4_n_0\
    );
\rgb_out[4]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_3_5_n_1,
      I1 => texture_data_reg_4992_5055_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4928_4991_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4864_4927_3_5_n_1,
      O => \rgb_out[4]_i_40_n_0\
    );
\rgb_out[4]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_3_5_n_1,
      I1 => texture_data_reg_4736_4799_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4672_4735_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4608_4671_3_5_n_1,
      O => \rgb_out[4]_i_41_n_0\
    );
\rgb_out[4]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_3_5_n_1,
      I1 => texture_data_reg_4480_4543_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4416_4479_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4352_4415_3_5_n_1,
      O => \rgb_out[4]_i_42_n_0\
    );
\rgb_out[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_3_5_n_1,
      I1 => texture_data_reg_4224_4287_3_5_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4160_4223_3_5_n_1,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4096_4159_3_5_n_1,
      O => \rgb_out[4]_i_43_n_0\
    );
\rgb_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_16_n_0\,
      I1 => \rgb_out[4]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_19_n_0\,
      O => \rgb_out[4]_i_5_n_0\
    );
\rgb_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_20_n_0\,
      I1 => \rgb_out[4]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_23_n_0\,
      O => \rgb_out[4]_i_6_n_0\
    );
\rgb_out[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_24_n_0\,
      I1 => \rgb_out[4]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_27_n_0\,
      O => \rgb_out[4]_i_7_n_0\
    );
\rgb_out[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_28_n_0\,
      I1 => \rgb_out[4]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_31_n_0\,
      O => \rgb_out[4]_i_8_n_0\
    );
\rgb_out[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[4]_i_32_n_0\,
      I1 => \rgb_out[4]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[4]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[4]_i_35_n_0\,
      O => \rgb_out[4]_i_9_n_0\
    );
\rgb_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[5]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[5]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(5)
    );
\rgb_out[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_36_n_0\,
      I1 => \rgb_out[5]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_39_n_0\,
      O => \rgb_out[5]_i_10_n_0\
    );
\rgb_out[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_40_n_0\,
      I1 => \rgb_out[5]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_43_n_0\,
      O => \rgb_out[5]_i_11_n_0\
    );
\rgb_out[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_3_5_n_2,
      I1 => texture_data_reg_3968_4031_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3904_3967_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3840_3903_3_5_n_2,
      O => \rgb_out[5]_i_12_n_0\
    );
\rgb_out[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_3_5_n_2,
      I1 => texture_data_reg_3712_3775_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3648_3711_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3584_3647_3_5_n_2,
      O => \rgb_out[5]_i_13_n_0\
    );
\rgb_out[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_3_5_n_2,
      I1 => texture_data_reg_3456_3519_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3392_3455_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3328_3391_3_5_n_2,
      O => \rgb_out[5]_i_14_n_0\
    );
\rgb_out[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_3_5_n_2,
      I1 => texture_data_reg_3200_3263_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3136_3199_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3072_3135_3_5_n_2,
      O => \rgb_out[5]_i_15_n_0\
    );
\rgb_out[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_3_5_n_2,
      I1 => texture_data_reg_2944_3007_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2880_2943_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2816_2879_3_5_n_2,
      O => \rgb_out[5]_i_16_n_0\
    );
\rgb_out[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_3_5_n_2,
      I1 => texture_data_reg_2688_2751_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2624_2687_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2560_2623_3_5_n_2,
      O => \rgb_out[5]_i_17_n_0\
    );
\rgb_out[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_3_5_n_2,
      I1 => texture_data_reg_2432_2495_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2368_2431_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2304_2367_3_5_n_2,
      O => \rgb_out[5]_i_18_n_0\
    );
\rgb_out[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_3_5_n_2,
      I1 => texture_data_reg_2176_2239_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2112_2175_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2048_2111_3_5_n_2,
      O => \rgb_out[5]_i_19_n_0\
    );
\rgb_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_4_n_0\,
      I1 => \rgb_out[5]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[5]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[5]_i_7_n_0\,
      O => \rgb_out[5]_i_2_n_0\
    );
\rgb_out[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_3_5_n_2,
      I1 => texture_data_reg_1920_1983_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1856_1919_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1792_1855_3_5_n_2,
      O => \rgb_out[5]_i_20_n_0\
    );
\rgb_out[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_3_5_n_2,
      I1 => texture_data_reg_1664_1727_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1600_1663_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1536_1599_3_5_n_2,
      O => \rgb_out[5]_i_21_n_0\
    );
\rgb_out[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_3_5_n_2,
      I1 => texture_data_reg_1408_1471_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1344_1407_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1280_1343_3_5_n_2,
      O => \rgb_out[5]_i_22_n_0\
    );
\rgb_out[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_3_5_n_2,
      I1 => texture_data_reg_1152_1215_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1088_1151_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1024_1087_3_5_n_2,
      O => \rgb_out[5]_i_23_n_0\
    );
\rgb_out[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_3_5_n_2,
      I1 => texture_data_reg_896_959_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_832_895_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_768_831_3_5_n_2,
      O => \rgb_out[5]_i_24_n_0\
    );
\rgb_out[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_3_5_n_2,
      I1 => texture_data_reg_640_703_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_576_639_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_512_575_3_5_n_2,
      O => \rgb_out[5]_i_25_n_0\
    );
\rgb_out[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_3_5_n_2,
      I1 => texture_data_reg_384_447_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_320_383_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_256_319_3_5_n_2,
      O => \rgb_out[5]_i_26_n_0\
    );
\rgb_out[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_3_5_n_2,
      I1 => texture_data_reg_128_191_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_64_127_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_0_63_3_5_n_2,
      O => \rgb_out[5]_i_27_n_0\
    );
\rgb_out[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_3_5_n_2,
      I1 => texture_data_reg_8064_8127_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_8000_8063_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7936_7999_3_5_n_2,
      O => \rgb_out[5]_i_28_n_0\
    );
\rgb_out[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_3_5_n_2,
      I1 => texture_data_reg_7808_7871_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7744_7807_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7680_7743_3_5_n_2,
      O => \rgb_out[5]_i_29_n_0\
    );
\rgb_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_8_n_0\,
      I1 => \rgb_out[5]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[5]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[5]_i_11_n_0\,
      O => \rgb_out[5]_i_3_n_0\
    );
\rgb_out[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_3_5_n_2,
      I1 => texture_data_reg_7552_7615_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7488_7551_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7424_7487_3_5_n_2,
      O => \rgb_out[5]_i_30_n_0\
    );
\rgb_out[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_3_5_n_2,
      I1 => texture_data_reg_7296_7359_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7232_7295_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7168_7231_3_5_n_2,
      O => \rgb_out[5]_i_31_n_0\
    );
\rgb_out[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_3_5_n_2,
      I1 => texture_data_reg_7040_7103_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6976_7039_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6912_6975_3_5_n_2,
      O => \rgb_out[5]_i_32_n_0\
    );
\rgb_out[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_3_5_n_2,
      I1 => texture_data_reg_6784_6847_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6720_6783_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6656_6719_3_5_n_2,
      O => \rgb_out[5]_i_33_n_0\
    );
\rgb_out[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_3_5_n_2,
      I1 => texture_data_reg_6528_6591_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6464_6527_3_5_n_2,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6400_6463_3_5_n_2,
      O => \rgb_out[5]_i_34_n_0\
    );
\rgb_out[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_3_5_n_2,
      I1 => texture_data_reg_6272_6335_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6208_6271_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_6144_6207_3_5_n_2,
      O => \rgb_out[5]_i_35_n_0\
    );
\rgb_out[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_3_5_n_2,
      I1 => texture_data_reg_6016_6079_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5952_6015_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5888_5951_3_5_n_2,
      O => \rgb_out[5]_i_36_n_0\
    );
\rgb_out[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_3_5_n_2,
      I1 => texture_data_reg_5760_5823_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5696_5759_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5632_5695_3_5_n_2,
      O => \rgb_out[5]_i_37_n_0\
    );
\rgb_out[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_3_5_n_2,
      I1 => texture_data_reg_5504_5567_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5440_5503_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5376_5439_3_5_n_2,
      O => \rgb_out[5]_i_38_n_0\
    );
\rgb_out[5]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_3_5_n_2,
      I1 => texture_data_reg_5248_5311_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5184_5247_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_5120_5183_3_5_n_2,
      O => \rgb_out[5]_i_39_n_0\
    );
\rgb_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_12_n_0\,
      I1 => \rgb_out[5]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_15_n_0\,
      O => \rgb_out[5]_i_4_n_0\
    );
\rgb_out[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_3_5_n_2,
      I1 => texture_data_reg_4992_5055_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4928_4991_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4864_4927_3_5_n_2,
      O => \rgb_out[5]_i_40_n_0\
    );
\rgb_out[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_3_5_n_2,
      I1 => texture_data_reg_4736_4799_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4672_4735_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4608_4671_3_5_n_2,
      O => \rgb_out[5]_i_41_n_0\
    );
\rgb_out[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_3_5_n_2,
      I1 => texture_data_reg_4480_4543_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4416_4479_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4352_4415_3_5_n_2,
      O => \rgb_out[5]_i_42_n_0\
    );
\rgb_out[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_3_5_n_2,
      I1 => texture_data_reg_4224_4287_3_5_n_2,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4160_4223_3_5_n_2,
      I4 => \rgb_out[5]_i_9_0\,
      I5 => texture_data_reg_4096_4159_3_5_n_2,
      O => \rgb_out[5]_i_43_n_0\
    );
\rgb_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_16_n_0\,
      I1 => \rgb_out[5]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_19_n_0\,
      O => \rgb_out[5]_i_5_n_0\
    );
\rgb_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_20_n_0\,
      I1 => \rgb_out[5]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_23_n_0\,
      O => \rgb_out[5]_i_6_n_0\
    );
\rgb_out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_24_n_0\,
      I1 => \rgb_out[5]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_27_n_0\,
      O => \rgb_out[5]_i_7_n_0\
    );
\rgb_out[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_28_n_0\,
      I1 => \rgb_out[5]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_31_n_0\,
      O => \rgb_out[5]_i_8_n_0\
    );
\rgb_out[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[5]_i_32_n_0\,
      I1 => \rgb_out[5]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[5]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[5]_i_35_n_0\,
      O => \rgb_out[5]_i_9_n_0\
    );
\rgb_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[6]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[6]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(6)
    );
\rgb_out[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_36_n_0\,
      I1 => \rgb_out[6]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_39_n_0\,
      O => \rgb_out[6]_i_10_n_0\
    );
\rgb_out[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_40_n_0\,
      I1 => \rgb_out[6]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_43_n_0\,
      O => \rgb_out[6]_i_11_n_0\
    );
\rgb_out[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_6_8_n_0,
      I1 => texture_data_reg_3968_4031_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3904_3967_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3840_3903_6_8_n_0,
      O => \rgb_out[6]_i_12_n_0\
    );
\rgb_out[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_6_8_n_0,
      I1 => texture_data_reg_3712_3775_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3648_3711_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3584_3647_6_8_n_0,
      O => \rgb_out[6]_i_13_n_0\
    );
\rgb_out[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_6_8_n_0,
      I1 => texture_data_reg_3456_3519_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3392_3455_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3328_3391_6_8_n_0,
      O => \rgb_out[6]_i_14_n_0\
    );
\rgb_out[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_6_8_n_0,
      I1 => texture_data_reg_3200_3263_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3136_3199_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3072_3135_6_8_n_0,
      O => \rgb_out[6]_i_15_n_0\
    );
\rgb_out[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_6_8_n_0,
      I1 => texture_data_reg_2944_3007_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2880_2943_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2816_2879_6_8_n_0,
      O => \rgb_out[6]_i_16_n_0\
    );
\rgb_out[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_6_8_n_0,
      I1 => texture_data_reg_2688_2751_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2624_2687_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2560_2623_6_8_n_0,
      O => \rgb_out[6]_i_17_n_0\
    );
\rgb_out[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_6_8_n_0,
      I1 => texture_data_reg_2432_2495_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2368_2431_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2304_2367_6_8_n_0,
      O => \rgb_out[6]_i_18_n_0\
    );
\rgb_out[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_6_8_n_0,
      I1 => texture_data_reg_2176_2239_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2112_2175_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2048_2111_6_8_n_0,
      O => \rgb_out[6]_i_19_n_0\
    );
\rgb_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_4_n_0\,
      I1 => \rgb_out[6]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[6]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[6]_i_7_n_0\,
      O => \rgb_out[6]_i_2_n_0\
    );
\rgb_out[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_6_8_n_0,
      I1 => texture_data_reg_1920_1983_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1856_1919_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1792_1855_6_8_n_0,
      O => \rgb_out[6]_i_20_n_0\
    );
\rgb_out[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_6_8_n_0,
      I1 => texture_data_reg_1664_1727_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1600_1663_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1536_1599_6_8_n_0,
      O => \rgb_out[6]_i_21_n_0\
    );
\rgb_out[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_6_8_n_0,
      I1 => texture_data_reg_1408_1471_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1344_1407_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1280_1343_6_8_n_0,
      O => \rgb_out[6]_i_22_n_0\
    );
\rgb_out[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_6_8_n_0,
      I1 => texture_data_reg_1152_1215_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1088_1151_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1024_1087_6_8_n_0,
      O => \rgb_out[6]_i_23_n_0\
    );
\rgb_out[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_6_8_n_0,
      I1 => texture_data_reg_896_959_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_832_895_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_768_831_6_8_n_0,
      O => \rgb_out[6]_i_24_n_0\
    );
\rgb_out[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_6_8_n_0,
      I1 => texture_data_reg_640_703_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_576_639_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_512_575_6_8_n_0,
      O => \rgb_out[6]_i_25_n_0\
    );
\rgb_out[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_6_8_n_0,
      I1 => texture_data_reg_384_447_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_320_383_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_256_319_6_8_n_0,
      O => \rgb_out[6]_i_26_n_0\
    );
\rgb_out[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_6_8_n_0,
      I1 => texture_data_reg_128_191_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_64_127_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_0_63_6_8_n_0,
      O => \rgb_out[6]_i_27_n_0\
    );
\rgb_out[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_6_8_n_0,
      I1 => texture_data_reg_8064_8127_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_8000_8063_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7936_7999_6_8_n_0,
      O => \rgb_out[6]_i_28_n_0\
    );
\rgb_out[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_6_8_n_0,
      I1 => texture_data_reg_7808_7871_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7744_7807_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7680_7743_6_8_n_0,
      O => \rgb_out[6]_i_29_n_0\
    );
\rgb_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_8_n_0\,
      I1 => \rgb_out[6]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[6]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[6]_i_11_n_0\,
      O => \rgb_out[6]_i_3_n_0\
    );
\rgb_out[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_6_8_n_0,
      I1 => texture_data_reg_7552_7615_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7488_7551_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7424_7487_6_8_n_0,
      O => \rgb_out[6]_i_30_n_0\
    );
\rgb_out[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_6_8_n_0,
      I1 => texture_data_reg_7296_7359_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7232_7295_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7168_7231_6_8_n_0,
      O => \rgb_out[6]_i_31_n_0\
    );
\rgb_out[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_6_8_n_0,
      I1 => texture_data_reg_7040_7103_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6976_7039_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6912_6975_6_8_n_0,
      O => \rgb_out[6]_i_32_n_0\
    );
\rgb_out[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_6_8_n_0,
      I1 => texture_data_reg_6784_6847_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6720_6783_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6656_6719_6_8_n_0,
      O => \rgb_out[6]_i_33_n_0\
    );
\rgb_out[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_6_8_n_0,
      I1 => texture_data_reg_6528_6591_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6464_6527_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6400_6463_6_8_n_0,
      O => \rgb_out[6]_i_34_n_0\
    );
\rgb_out[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_6_8_n_0,
      I1 => texture_data_reg_6272_6335_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6208_6271_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6144_6207_6_8_n_0,
      O => \rgb_out[6]_i_35_n_0\
    );
\rgb_out[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_6_8_n_0,
      I1 => texture_data_reg_6016_6079_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5952_6015_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5888_5951_6_8_n_0,
      O => \rgb_out[6]_i_36_n_0\
    );
\rgb_out[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_6_8_n_0,
      I1 => texture_data_reg_5760_5823_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5696_5759_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5632_5695_6_8_n_0,
      O => \rgb_out[6]_i_37_n_0\
    );
\rgb_out[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_6_8_n_0,
      I1 => texture_data_reg_5504_5567_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5440_5503_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5376_5439_6_8_n_0,
      O => \rgb_out[6]_i_38_n_0\
    );
\rgb_out[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_6_8_n_0,
      I1 => texture_data_reg_5248_5311_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5184_5247_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5120_5183_6_8_n_0,
      O => \rgb_out[6]_i_39_n_0\
    );
\rgb_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_12_n_0\,
      I1 => \rgb_out[6]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_15_n_0\,
      O => \rgb_out[6]_i_4_n_0\
    );
\rgb_out[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_6_8_n_0,
      I1 => texture_data_reg_4992_5055_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4928_4991_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4864_4927_6_8_n_0,
      O => \rgb_out[6]_i_40_n_0\
    );
\rgb_out[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_6_8_n_0,
      I1 => texture_data_reg_4736_4799_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4672_4735_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4608_4671_6_8_n_0,
      O => \rgb_out[6]_i_41_n_0\
    );
\rgb_out[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_6_8_n_0,
      I1 => texture_data_reg_4480_4543_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4416_4479_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4352_4415_6_8_n_0,
      O => \rgb_out[6]_i_42_n_0\
    );
\rgb_out[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_6_8_n_0,
      I1 => texture_data_reg_4224_4287_6_8_n_0,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4160_4223_6_8_n_0,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4096_4159_6_8_n_0,
      O => \rgb_out[6]_i_43_n_0\
    );
\rgb_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_16_n_0\,
      I1 => \rgb_out[6]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_19_n_0\,
      O => \rgb_out[6]_i_5_n_0\
    );
\rgb_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_20_n_0\,
      I1 => \rgb_out[6]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_23_n_0\,
      O => \rgb_out[6]_i_6_n_0\
    );
\rgb_out[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_24_n_0\,
      I1 => \rgb_out[6]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_27_n_0\,
      O => \rgb_out[6]_i_7_n_0\
    );
\rgb_out[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_28_n_0\,
      I1 => \rgb_out[6]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_31_n_0\,
      O => \rgb_out[6]_i_8_n_0\
    );
\rgb_out[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[6]_i_32_n_0\,
      I1 => \rgb_out[6]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[6]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[6]_i_35_n_0\,
      O => \rgb_out[6]_i_9_n_0\
    );
\rgb_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[7]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[7]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(7)
    );
\rgb_out[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_36_n_0\,
      I1 => \rgb_out[7]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_39_n_0\,
      O => \rgb_out[7]_i_10_n_0\
    );
\rgb_out[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_40_n_0\,
      I1 => \rgb_out[7]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_43_n_0\,
      O => \rgb_out[7]_i_11_n_0\
    );
\rgb_out[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_6_8_n_1,
      I1 => texture_data_reg_3968_4031_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3904_3967_6_8_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3840_3903_6_8_n_1,
      O => \rgb_out[7]_i_12_n_0\
    );
\rgb_out[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_6_8_n_1,
      I1 => texture_data_reg_3712_3775_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3648_3711_6_8_n_1,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3584_3647_6_8_n_1,
      O => \rgb_out[7]_i_13_n_0\
    );
\rgb_out[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_6_8_n_1,
      I1 => texture_data_reg_3456_3519_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3392_3455_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3328_3391_6_8_n_1,
      O => \rgb_out[7]_i_14_n_0\
    );
\rgb_out[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_6_8_n_1,
      I1 => texture_data_reg_3200_3263_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_3136_3199_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_3072_3135_6_8_n_1,
      O => \rgb_out[7]_i_15_n_0\
    );
\rgb_out[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_6_8_n_1,
      I1 => texture_data_reg_2944_3007_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2880_2943_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2816_2879_6_8_n_1,
      O => \rgb_out[7]_i_16_n_0\
    );
\rgb_out[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_6_8_n_1,
      I1 => texture_data_reg_2688_2751_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2624_2687_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2560_2623_6_8_n_1,
      O => \rgb_out[7]_i_17_n_0\
    );
\rgb_out[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_6_8_n_1,
      I1 => texture_data_reg_2432_2495_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2368_2431_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2304_2367_6_8_n_1,
      O => \rgb_out[7]_i_18_n_0\
    );
\rgb_out[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_6_8_n_1,
      I1 => texture_data_reg_2176_2239_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_2112_2175_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_2048_2111_6_8_n_1,
      O => \rgb_out[7]_i_19_n_0\
    );
\rgb_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_4_n_0\,
      I1 => \rgb_out[7]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[7]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[7]_i_7_n_0\,
      O => \rgb_out[7]_i_2_n_0\
    );
\rgb_out[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_6_8_n_1,
      I1 => texture_data_reg_1920_1983_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1856_1919_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1792_1855_6_8_n_1,
      O => \rgb_out[7]_i_20_n_0\
    );
\rgb_out[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_6_8_n_1,
      I1 => texture_data_reg_1664_1727_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1600_1663_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1536_1599_6_8_n_1,
      O => \rgb_out[7]_i_21_n_0\
    );
\rgb_out[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_6_8_n_1,
      I1 => texture_data_reg_1408_1471_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1344_1407_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1280_1343_6_8_n_1,
      O => \rgb_out[7]_i_22_n_0\
    );
\rgb_out[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_6_8_n_1,
      I1 => texture_data_reg_1152_1215_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_1088_1151_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_1024_1087_6_8_n_1,
      O => \rgb_out[7]_i_23_n_0\
    );
\rgb_out[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_6_8_n_1,
      I1 => texture_data_reg_896_959_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_832_895_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_768_831_6_8_n_1,
      O => \rgb_out[7]_i_24_n_0\
    );
\rgb_out[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_6_8_n_1,
      I1 => texture_data_reg_640_703_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_576_639_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_512_575_6_8_n_1,
      O => \rgb_out[7]_i_25_n_0\
    );
\rgb_out[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_6_8_n_1,
      I1 => texture_data_reg_384_447_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_320_383_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_256_319_6_8_n_1,
      O => \rgb_out[7]_i_26_n_0\
    );
\rgb_out[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_6_8_n_1,
      I1 => texture_data_reg_128_191_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_64_127_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_0_63_6_8_n_1,
      O => \rgb_out[7]_i_27_n_0\
    );
\rgb_out[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_6_8_n_1,
      I1 => texture_data_reg_8064_8127_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_8000_8063_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7936_7999_6_8_n_1,
      O => \rgb_out[7]_i_28_n_0\
    );
\rgb_out[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_6_8_n_1,
      I1 => texture_data_reg_7808_7871_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7744_7807_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7680_7743_6_8_n_1,
      O => \rgb_out[7]_i_29_n_0\
    );
\rgb_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_8_n_0\,
      I1 => \rgb_out[7]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[7]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[7]_i_11_n_0\,
      O => \rgb_out[7]_i_3_n_0\
    );
\rgb_out[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_6_8_n_1,
      I1 => texture_data_reg_7552_7615_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7488_7551_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7424_7487_6_8_n_1,
      O => \rgb_out[7]_i_30_n_0\
    );
\rgb_out[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_6_8_n_1,
      I1 => texture_data_reg_7296_7359_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_7232_7295_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_7168_7231_6_8_n_1,
      O => \rgb_out[7]_i_31_n_0\
    );
\rgb_out[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_6_8_n_1,
      I1 => texture_data_reg_7040_7103_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6976_7039_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6912_6975_6_8_n_1,
      O => \rgb_out[7]_i_32_n_0\
    );
\rgb_out[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_6_8_n_1,
      I1 => texture_data_reg_6784_6847_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6720_6783_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6656_6719_6_8_n_1,
      O => \rgb_out[7]_i_33_n_0\
    );
\rgb_out[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_6_8_n_1,
      I1 => texture_data_reg_6528_6591_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6464_6527_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6400_6463_6_8_n_1,
      O => \rgb_out[7]_i_34_n_0\
    );
\rgb_out[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_6_8_n_1,
      I1 => texture_data_reg_6272_6335_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_6208_6271_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_6144_6207_6_8_n_1,
      O => \rgb_out[7]_i_35_n_0\
    );
\rgb_out[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_6_8_n_1,
      I1 => texture_data_reg_6016_6079_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5952_6015_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5888_5951_6_8_n_1,
      O => \rgb_out[7]_i_36_n_0\
    );
\rgb_out[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_6_8_n_1,
      I1 => texture_data_reg_5760_5823_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5696_5759_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5632_5695_6_8_n_1,
      O => \rgb_out[7]_i_37_n_0\
    );
\rgb_out[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_6_8_n_1,
      I1 => texture_data_reg_5504_5567_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5440_5503_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5376_5439_6_8_n_1,
      O => \rgb_out[7]_i_38_n_0\
    );
\rgb_out[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_6_8_n_1,
      I1 => texture_data_reg_5248_5311_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_5184_5247_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_5120_5183_6_8_n_1,
      O => \rgb_out[7]_i_39_n_0\
    );
\rgb_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_12_n_0\,
      I1 => \rgb_out[7]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_15_n_0\,
      O => \rgb_out[7]_i_4_n_0\
    );
\rgb_out[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_6_8_n_1,
      I1 => texture_data_reg_4992_5055_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4928_4991_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4864_4927_6_8_n_1,
      O => \rgb_out[7]_i_40_n_0\
    );
\rgb_out[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_6_8_n_1,
      I1 => texture_data_reg_4736_4799_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4672_4735_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4608_4671_6_8_n_1,
      O => \rgb_out[7]_i_41_n_0\
    );
\rgb_out[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_6_8_n_1,
      I1 => texture_data_reg_4480_4543_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4416_4479_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4352_4415_6_8_n_1,
      O => \rgb_out[7]_i_42_n_0\
    );
\rgb_out[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_6_8_n_1,
      I1 => texture_data_reg_4224_4287_6_8_n_1,
      I2 => \rgb_out[4]_i_8_0\,
      I3 => texture_data_reg_4160_4223_6_8_n_1,
      I4 => \rgb_out[7]_i_4_0\,
      I5 => texture_data_reg_4096_4159_6_8_n_1,
      O => \rgb_out[7]_i_43_n_0\
    );
\rgb_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_16_n_0\,
      I1 => \rgb_out[7]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_19_n_0\,
      O => \rgb_out[7]_i_5_n_0\
    );
\rgb_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_20_n_0\,
      I1 => \rgb_out[7]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_23_n_0\,
      O => \rgb_out[7]_i_6_n_0\
    );
\rgb_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_24_n_0\,
      I1 => \rgb_out[7]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_27_n_0\,
      O => \rgb_out[7]_i_7_n_0\
    );
\rgb_out[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_28_n_0\,
      I1 => \rgb_out[7]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_31_n_0\,
      O => \rgb_out[7]_i_8_n_0\
    );
\rgb_out[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[7]_i_32_n_0\,
      I1 => \rgb_out[7]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[7]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[7]_i_35_n_0\,
      O => \rgb_out[7]_i_9_n_0\
    );
\rgb_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[8]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[8]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(8)
    );
\rgb_out[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_36_n_0\,
      I1 => \rgb_out[8]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_39_n_0\,
      O => \rgb_out[8]_i_10_n_0\
    );
\rgb_out[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_40_n_0\,
      I1 => \rgb_out[8]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_43_n_0\,
      O => \rgb_out[8]_i_11_n_0\
    );
\rgb_out[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_6_8_n_2,
      I1 => texture_data_reg_3968_4031_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3904_3967_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3840_3903_6_8_n_2,
      O => \rgb_out[8]_i_12_n_0\
    );
\rgb_out[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_6_8_n_2,
      I1 => texture_data_reg_3712_3775_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3648_3711_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3584_3647_6_8_n_2,
      O => \rgb_out[8]_i_13_n_0\
    );
\rgb_out[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_6_8_n_2,
      I1 => texture_data_reg_3456_3519_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3392_3455_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3328_3391_6_8_n_2,
      O => \rgb_out[8]_i_14_n_0\
    );
\rgb_out[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_6_8_n_2,
      I1 => texture_data_reg_3200_3263_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3136_3199_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3072_3135_6_8_n_2,
      O => \rgb_out[8]_i_15_n_0\
    );
\rgb_out[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_6_8_n_2,
      I1 => texture_data_reg_2944_3007_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2880_2943_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2816_2879_6_8_n_2,
      O => \rgb_out[8]_i_16_n_0\
    );
\rgb_out[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_6_8_n_2,
      I1 => texture_data_reg_2688_2751_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2624_2687_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2560_2623_6_8_n_2,
      O => \rgb_out[8]_i_17_n_0\
    );
\rgb_out[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_6_8_n_2,
      I1 => texture_data_reg_2432_2495_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2368_2431_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2304_2367_6_8_n_2,
      O => \rgb_out[8]_i_18_n_0\
    );
\rgb_out[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_6_8_n_2,
      I1 => texture_data_reg_2176_2239_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2112_2175_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2048_2111_6_8_n_2,
      O => \rgb_out[8]_i_19_n_0\
    );
\rgb_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_4_n_0\,
      I1 => \rgb_out[8]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[8]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[8]_i_7_n_0\,
      O => \rgb_out[8]_i_2_n_0\
    );
\rgb_out[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_6_8_n_2,
      I1 => texture_data_reg_1920_1983_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1856_1919_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1792_1855_6_8_n_2,
      O => \rgb_out[8]_i_20_n_0\
    );
\rgb_out[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_6_8_n_2,
      I1 => texture_data_reg_1664_1727_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1600_1663_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1536_1599_6_8_n_2,
      O => \rgb_out[8]_i_21_n_0\
    );
\rgb_out[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_6_8_n_2,
      I1 => texture_data_reg_1408_1471_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1344_1407_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1280_1343_6_8_n_2,
      O => \rgb_out[8]_i_22_n_0\
    );
\rgb_out[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_6_8_n_2,
      I1 => texture_data_reg_1152_1215_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1088_1151_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1024_1087_6_8_n_2,
      O => \rgb_out[8]_i_23_n_0\
    );
\rgb_out[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_6_8_n_2,
      I1 => texture_data_reg_896_959_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_832_895_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_768_831_6_8_n_2,
      O => \rgb_out[8]_i_24_n_0\
    );
\rgb_out[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_6_8_n_2,
      I1 => texture_data_reg_640_703_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_576_639_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_512_575_6_8_n_2,
      O => \rgb_out[8]_i_25_n_0\
    );
\rgb_out[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_6_8_n_2,
      I1 => texture_data_reg_384_447_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_320_383_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_256_319_6_8_n_2,
      O => \rgb_out[8]_i_26_n_0\
    );
\rgb_out[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_6_8_n_2,
      I1 => texture_data_reg_128_191_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_64_127_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_0_63_6_8_n_2,
      O => \rgb_out[8]_i_27_n_0\
    );
\rgb_out[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_6_8_n_2,
      I1 => texture_data_reg_8064_8127_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_8000_8063_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7936_7999_6_8_n_2,
      O => \rgb_out[8]_i_28_n_0\
    );
\rgb_out[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_6_8_n_2,
      I1 => texture_data_reg_7808_7871_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7744_7807_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7680_7743_6_8_n_2,
      O => \rgb_out[8]_i_29_n_0\
    );
\rgb_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_8_n_0\,
      I1 => \rgb_out[8]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[8]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[8]_i_11_n_0\,
      O => \rgb_out[8]_i_3_n_0\
    );
\rgb_out[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_6_8_n_2,
      I1 => texture_data_reg_7552_7615_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7488_7551_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7424_7487_6_8_n_2,
      O => \rgb_out[8]_i_30_n_0\
    );
\rgb_out[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_6_8_n_2,
      I1 => texture_data_reg_7296_7359_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7232_7295_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7168_7231_6_8_n_2,
      O => \rgb_out[8]_i_31_n_0\
    );
\rgb_out[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_6_8_n_2,
      I1 => texture_data_reg_7040_7103_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6976_7039_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6912_6975_6_8_n_2,
      O => \rgb_out[8]_i_32_n_0\
    );
\rgb_out[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_6_8_n_2,
      I1 => texture_data_reg_6784_6847_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6720_6783_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6656_6719_6_8_n_2,
      O => \rgb_out[8]_i_33_n_0\
    );
\rgb_out[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_6_8_n_2,
      I1 => texture_data_reg_6528_6591_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6464_6527_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6400_6463_6_8_n_2,
      O => \rgb_out[8]_i_34_n_0\
    );
\rgb_out[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_6_8_n_2,
      I1 => texture_data_reg_6272_6335_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6208_6271_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6144_6207_6_8_n_2,
      O => \rgb_out[8]_i_35_n_0\
    );
\rgb_out[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_6_8_n_2,
      I1 => texture_data_reg_6016_6079_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5952_6015_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5888_5951_6_8_n_2,
      O => \rgb_out[8]_i_36_n_0\
    );
\rgb_out[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_6_8_n_2,
      I1 => texture_data_reg_5760_5823_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5696_5759_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5632_5695_6_8_n_2,
      O => \rgb_out[8]_i_37_n_0\
    );
\rgb_out[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_6_8_n_2,
      I1 => texture_data_reg_5504_5567_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5440_5503_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5376_5439_6_8_n_2,
      O => \rgb_out[8]_i_38_n_0\
    );
\rgb_out[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_6_8_n_2,
      I1 => texture_data_reg_5248_5311_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5184_5247_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5120_5183_6_8_n_2,
      O => \rgb_out[8]_i_39_n_0\
    );
\rgb_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_12_n_0\,
      I1 => \rgb_out[8]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_15_n_0\,
      O => \rgb_out[8]_i_4_n_0\
    );
\rgb_out[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_6_8_n_2,
      I1 => texture_data_reg_4992_5055_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4928_4991_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4864_4927_6_8_n_2,
      O => \rgb_out[8]_i_40_n_0\
    );
\rgb_out[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_6_8_n_2,
      I1 => texture_data_reg_4736_4799_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4672_4735_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4608_4671_6_8_n_2,
      O => \rgb_out[8]_i_41_n_0\
    );
\rgb_out[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_6_8_n_2,
      I1 => texture_data_reg_4480_4543_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4416_4479_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4352_4415_6_8_n_2,
      O => \rgb_out[8]_i_42_n_0\
    );
\rgb_out[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_6_8_n_2,
      I1 => texture_data_reg_4224_4287_6_8_n_2,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4160_4223_6_8_n_2,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4096_4159_6_8_n_2,
      O => \rgb_out[8]_i_43_n_0\
    );
\rgb_out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_16_n_0\,
      I1 => \rgb_out[8]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_19_n_0\,
      O => \rgb_out[8]_i_5_n_0\
    );
\rgb_out[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_20_n_0\,
      I1 => \rgb_out[8]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_23_n_0\,
      O => \rgb_out[8]_i_6_n_0\
    );
\rgb_out[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_24_n_0\,
      I1 => \rgb_out[8]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_27_n_0\,
      O => \rgb_out[8]_i_7_n_0\
    );
\rgb_out[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_28_n_0\,
      I1 => \rgb_out[8]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_31_n_0\,
      O => \rgb_out[8]_i_8_n_0\
    );
\rgb_out[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[8]_i_32_n_0\,
      I1 => \rgb_out[8]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[8]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[8]_i_35_n_0\,
      O => \rgb_out[8]_i_9_n_0\
    );
\rgb_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \rgb_out[11]_i_3_n_0\,
      I1 => \rgb_out[9]_i_2_n_0\,
      I2 => \rgb_out[11]_i_5_n_0\,
      I3 => \rgb_out[9]_i_3_n_0\,
      O => \rgb_out[11]_i_6_0\(9)
    );
\rgb_out[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_36_n_0\,
      I1 => \rgb_out[9]_i_37_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_38_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_39_n_0\,
      O => \rgb_out[9]_i_10_n_0\
    );
\rgb_out[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_40_n_0\,
      I1 => \rgb_out[9]_i_41_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_42_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_43_n_0\,
      O => \rgb_out[9]_i_11_n_0\
    );
\rgb_out[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4032_4095_9_11_n_0,
      I1 => texture_data_reg_3968_4031_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3904_3967_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3840_3903_9_11_n_0,
      O => \rgb_out[9]_i_12_n_0\
    );
\rgb_out[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3776_3839_9_11_n_0,
      I1 => texture_data_reg_3712_3775_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3648_3711_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3584_3647_9_11_n_0,
      O => \rgb_out[9]_i_13_n_0\
    );
\rgb_out[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3520_3583_9_11_n_0,
      I1 => texture_data_reg_3456_3519_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3392_3455_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3328_3391_9_11_n_0,
      O => \rgb_out[9]_i_14_n_0\
    );
\rgb_out[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3264_3327_9_11_n_0,
      I1 => texture_data_reg_3200_3263_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_3136_3199_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_3072_3135_9_11_n_0,
      O => \rgb_out[9]_i_15_n_0\
    );
\rgb_out[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_3008_3071_9_11_n_0,
      I1 => texture_data_reg_2944_3007_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2880_2943_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2816_2879_9_11_n_0,
      O => \rgb_out[9]_i_16_n_0\
    );
\rgb_out[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2752_2815_9_11_n_0,
      I1 => texture_data_reg_2688_2751_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2624_2687_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2560_2623_9_11_n_0,
      O => \rgb_out[9]_i_17_n_0\
    );
\rgb_out[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2496_2559_9_11_n_0,
      I1 => texture_data_reg_2432_2495_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2368_2431_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2304_2367_9_11_n_0,
      O => \rgb_out[9]_i_18_n_0\
    );
\rgb_out[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_2240_2303_9_11_n_0,
      I1 => texture_data_reg_2176_2239_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_2112_2175_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_2048_2111_9_11_n_0,
      O => \rgb_out[9]_i_19_n_0\
    );
\rgb_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_4_n_0\,
      I1 => \rgb_out[9]_i_5_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[9]_i_6_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[9]_i_7_n_0\,
      O => \rgb_out[9]_i_2_n_0\
    );
\rgb_out[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1984_2047_9_11_n_0,
      I1 => texture_data_reg_1920_1983_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1856_1919_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1792_1855_9_11_n_0,
      O => \rgb_out[9]_i_20_n_0\
    );
\rgb_out[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1728_1791_9_11_n_0,
      I1 => texture_data_reg_1664_1727_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1600_1663_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1536_1599_9_11_n_0,
      O => \rgb_out[9]_i_21_n_0\
    );
\rgb_out[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1472_1535_9_11_n_0,
      I1 => texture_data_reg_1408_1471_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1344_1407_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1280_1343_9_11_n_0,
      O => \rgb_out[9]_i_22_n_0\
    );
\rgb_out[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_1216_1279_9_11_n_0,
      I1 => texture_data_reg_1152_1215_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_1088_1151_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_1024_1087_9_11_n_0,
      O => \rgb_out[9]_i_23_n_0\
    );
\rgb_out[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_960_1023_9_11_n_0,
      I1 => texture_data_reg_896_959_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_832_895_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_768_831_9_11_n_0,
      O => \rgb_out[9]_i_24_n_0\
    );
\rgb_out[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_704_767_9_11_n_0,
      I1 => texture_data_reg_640_703_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_576_639_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_512_575_9_11_n_0,
      O => \rgb_out[9]_i_25_n_0\
    );
\rgb_out[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_448_511_9_11_n_0,
      I1 => texture_data_reg_384_447_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_320_383_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_256_319_9_11_n_0,
      O => \rgb_out[9]_i_26_n_0\
    );
\rgb_out[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_192_255_9_11_n_0,
      I1 => texture_data_reg_128_191_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_64_127_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_0_63_9_11_n_0,
      O => \rgb_out[9]_i_27_n_0\
    );
\rgb_out[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_8128_8191_9_11_n_0,
      I1 => texture_data_reg_8064_8127_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_8000_8063_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7936_7999_9_11_n_0,
      O => \rgb_out[9]_i_28_n_0\
    );
\rgb_out[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7872_7935_9_11_n_0,
      I1 => texture_data_reg_7808_7871_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7744_7807_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7680_7743_9_11_n_0,
      O => \rgb_out[9]_i_29_n_0\
    );
\rgb_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_8_n_0\,
      I1 => \rgb_out[9]_i_9_n_0\,
      I2 => \rgb_out_reg[0]\,
      I3 => \rgb_out[9]_i_10_n_0\,
      I4 => \rgb_out_reg[0]_0\,
      I5 => \rgb_out[9]_i_11_n_0\,
      O => \rgb_out[9]_i_3_n_0\
    );
\rgb_out[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7616_7679_9_11_n_0,
      I1 => texture_data_reg_7552_7615_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7488_7551_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7424_7487_9_11_n_0,
      O => \rgb_out[9]_i_30_n_0\
    );
\rgb_out[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7360_7423_9_11_n_0,
      I1 => texture_data_reg_7296_7359_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_7232_7295_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_7168_7231_9_11_n_0,
      O => \rgb_out[9]_i_31_n_0\
    );
\rgb_out[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_7104_7167_9_11_n_0,
      I1 => texture_data_reg_7040_7103_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6976_7039_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6912_6975_9_11_n_0,
      O => \rgb_out[9]_i_32_n_0\
    );
\rgb_out[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6848_6911_9_11_n_0,
      I1 => texture_data_reg_6784_6847_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6720_6783_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6656_6719_9_11_n_0,
      O => \rgb_out[9]_i_33_n_0\
    );
\rgb_out[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6592_6655_9_11_n_0,
      I1 => texture_data_reg_6528_6591_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6464_6527_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6400_6463_9_11_n_0,
      O => \rgb_out[9]_i_34_n_0\
    );
\rgb_out[9]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6336_6399_9_11_n_0,
      I1 => texture_data_reg_6272_6335_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_6208_6271_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_6144_6207_9_11_n_0,
      O => \rgb_out[9]_i_35_n_0\
    );
\rgb_out[9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_6080_6143_9_11_n_0,
      I1 => texture_data_reg_6016_6079_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5952_6015_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5888_5951_9_11_n_0,
      O => \rgb_out[9]_i_36_n_0\
    );
\rgb_out[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5824_5887_9_11_n_0,
      I1 => texture_data_reg_5760_5823_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5696_5759_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5632_5695_9_11_n_0,
      O => \rgb_out[9]_i_37_n_0\
    );
\rgb_out[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5568_5631_9_11_n_0,
      I1 => texture_data_reg_5504_5567_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5440_5503_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5376_5439_9_11_n_0,
      O => \rgb_out[9]_i_38_n_0\
    );
\rgb_out[9]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5312_5375_9_11_n_0,
      I1 => texture_data_reg_5248_5311_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_5184_5247_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_5120_5183_9_11_n_0,
      O => \rgb_out[9]_i_39_n_0\
    );
\rgb_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_12_n_0\,
      I1 => \rgb_out[9]_i_13_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_14_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_15_n_0\,
      O => \rgb_out[9]_i_4_n_0\
    );
\rgb_out[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_5056_5119_9_11_n_0,
      I1 => texture_data_reg_4992_5055_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4928_4991_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4864_4927_9_11_n_0,
      O => \rgb_out[9]_i_40_n_0\
    );
\rgb_out[9]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4800_4863_9_11_n_0,
      I1 => texture_data_reg_4736_4799_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4672_4735_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4608_4671_9_11_n_0,
      O => \rgb_out[9]_i_41_n_0\
    );
\rgb_out[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4544_4607_9_11_n_0,
      I1 => texture_data_reg_4480_4543_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4416_4479_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4352_4415_9_11_n_0,
      O => \rgb_out[9]_i_42_n_0\
    );
\rgb_out[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => texture_data_reg_4288_4351_9_11_n_0,
      I1 => texture_data_reg_4224_4287_9_11_n_0,
      I2 => vcount_nxt(2),
      I3 => texture_data_reg_4160_4223_9_11_n_0,
      I4 => vcount_nxt(1),
      I5 => texture_data_reg_4096_4159_9_11_n_0,
      O => \rgb_out[9]_i_43_n_0\
    );
\rgb_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_16_n_0\,
      I1 => \rgb_out[9]_i_17_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_18_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_19_n_0\,
      O => \rgb_out[9]_i_5_n_0\
    );
\rgb_out[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_20_n_0\,
      I1 => \rgb_out[9]_i_21_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_22_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_23_n_0\,
      O => \rgb_out[9]_i_6_n_0\
    );
\rgb_out[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_24_n_0\,
      I1 => \rgb_out[9]_i_25_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_26_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_27_n_0\,
      O => \rgb_out[9]_i_7_n_0\
    );
\rgb_out[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_28_n_0\,
      I1 => \rgb_out[9]_i_29_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_30_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_31_n_0\,
      O => \rgb_out[9]_i_8_n_0\
    );
\rgb_out[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[9]_i_32_n_0\,
      I1 => \rgb_out[9]_i_33_n_0\,
      I2 => vcount_nxt(4),
      I3 => \rgb_out[9]_i_34_n_0\,
      I4 => vcount_nxt(3),
      I5 => \rgb_out[9]_i_35_n_0\,
      O => \rgb_out[9]_i_9_n_0\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => axi_lite_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => axi_lite_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => axi_lite_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => axi_lite_awvalid,
      I3 => axi_lite_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => axi_lite_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg[0]_rep_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg[0]_rep__0_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg[0]_rep__1_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg[0]_rep__2_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg[0]_rep__3_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg[0]_rep__4_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg0_reg[0]_rep__5_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg[1]_rep_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg[1]_rep__0_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg[1]_rep__1_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg[1]_rep__2_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg[1]_rep__3_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg[1]_rep__4_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg0_reg[1]_rep__5_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => axi_lite_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg[2]_rep_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg[2]_rep__0_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg[2]_rep__1_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg[2]_rep__2_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg[2]_rep__3_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg[2]_rep__4_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg0_reg[2]_rep__5_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => axi_lite_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg[3]_rep_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg[3]_rep__0_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg[3]_rep__1_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg[3]_rep__2_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg[3]_rep__3_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg[3]_rep__4_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg0_reg[3]_rep__5_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg[4]_rep_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg[4]_rep__0_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg[4]_rep__1_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg[4]_rep__2_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg[4]_rep__3_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg[4]_rep__4_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg0_reg[4]_rep__5_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg[5]_rep_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg[5]_rep__0_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg[5]_rep__1_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg[5]_rep__2_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg[5]_rep__3_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg[5]_rep__4_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg0_reg[5]_rep__5_n_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => axi_lite_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => axi_lite_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(10),
      Q => slv_reg1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(11),
      Q => slv_reg1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(12),
      Q => slv_reg1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(13),
      Q => slv_reg1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(14),
      Q => slv_reg1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(15),
      Q => slv_reg1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(16),
      Q => slv_reg1(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(17),
      Q => slv_reg1(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(18),
      Q => slv_reg1(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(19),
      Q => slv_reg1(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(20),
      Q => slv_reg1(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(21),
      Q => slv_reg1(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(22),
      Q => slv_reg1(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => axi_lite_wdata(23),
      Q => slv_reg1(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(24),
      Q => slv_reg1(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(25),
      Q => slv_reg1(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(26),
      Q => slv_reg1(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(27),
      Q => slv_reg1(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(28),
      Q => slv_reg1(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(29),
      Q => slv_reg1(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(30),
      Q => slv_reg1(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => axi_lite_wdata(31),
      Q => slv_reg1(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => axi_lite_wdata(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => axi_lite_wdata(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => axi_lite_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => \slv_reg2_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => \slv_reg2_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => axi_lite_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => \slv_reg2_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => axi_lite_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => \slv_reg2_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => \slv_reg2_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => \slv_reg2_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(6),
      Q => \slv_reg2_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => axi_lite_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => axi_lite_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_lite_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_lite_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_lite_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_lite_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => axi_lite_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => axi_lite_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => axi_lite_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_lite_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => axi_lite_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => axi_lite_arvalid,
      I1 => \^axi_lite_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => \slv_reg_rden__0\
    );
texture_data_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRC(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => ADDRC(0),
      ADDRB(5 downto 3) => ADDRC(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => ADDRC(0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_0_63_0_2_n_0,
      DOB => texture_data_reg_0_63_0_2_n_1,
      DOC => texture_data_reg_0_63_0_2_n_2,
      DOD => NLW_texture_data_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_0_63_0_2_i_1_n_0
    );
texture_data_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_0_63_0_2_i_1_n_0
    );
texture_data_reg_0_63_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      O => texture_data_reg_0_63_0_2_i_3_n_0
    );
texture_data_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_0_63_3_5_n_0,
      DOB => texture_data_reg_0_63_3_5_n_1,
      DOC => texture_data_reg_0_63_3_5_n_2,
      DOD => NLW_texture_data_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_0_63_0_2_i_1_n_0
    );
texture_data_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_0_63_6_8_n_0,
      DOB => texture_data_reg_0_63_6_8_n_1,
      DOC => texture_data_reg_0_63_6_8_n_2,
      DOD => NLW_texture_data_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_0_63_0_2_i_1_n_0
    );
texture_data_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_0_63_9_11_n_0,
      DOB => texture_data_reg_0_63_9_11_n_1,
      DOC => texture_data_reg_0_63_9_11_n_2,
      DOD => NLW_texture_data_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_0_63_0_2_i_1_n_0
    );
texture_data_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1024_1087_0_2_n_0,
      DOB => texture_data_reg_1024_1087_0_2_n_1,
      DOC => texture_data_reg_1024_1087_0_2_n_2,
      DOD => NLW_texture_data_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1024_1087_0_2_i_1_n_0
    );
texture_data_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_1024_1087_0_2_i_1_n_0
    );
texture_data_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1024_1087_3_5_n_0,
      DOB => texture_data_reg_1024_1087_3_5_n_1,
      DOC => texture_data_reg_1024_1087_3_5_n_2,
      DOD => NLW_texture_data_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1024_1087_0_2_i_1_n_0
    );
texture_data_reg_1024_1087_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1024_1087_6_8_n_0,
      DOB => texture_data_reg_1024_1087_6_8_n_1,
      DOC => texture_data_reg_1024_1087_6_8_n_2,
      DOD => NLW_texture_data_reg_1024_1087_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1024_1087_0_2_i_1_n_0
    );
texture_data_reg_1024_1087_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1024_1087_9_11_n_0,
      DOB => texture_data_reg_1024_1087_9_11_n_1,
      DOC => texture_data_reg_1024_1087_9_11_n_2,
      DOD => NLW_texture_data_reg_1024_1087_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1024_1087_0_2_i_1_n_0
    );
texture_data_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1088_1151_0_2_n_0,
      DOB => texture_data_reg_1088_1151_0_2_n_1,
      DOC => texture_data_reg_1088_1151_0_2_n_2,
      DOD => NLW_texture_data_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1088_1151_0_2_i_1_n_0
    );
texture_data_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_1088_1151_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_1088_1151_0_2_i_1_n_0
    );
texture_data_reg_1088_1151_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      O => texture_data_reg_1088_1151_0_2_i_2_n_0
    );
texture_data_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1088_1151_3_5_n_0,
      DOB => texture_data_reg_1088_1151_3_5_n_1,
      DOC => texture_data_reg_1088_1151_3_5_n_2,
      DOD => NLW_texture_data_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1088_1151_0_2_i_1_n_0
    );
texture_data_reg_1088_1151_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1088_1151_6_8_n_0,
      DOB => texture_data_reg_1088_1151_6_8_n_1,
      DOC => texture_data_reg_1088_1151_6_8_n_2,
      DOD => NLW_texture_data_reg_1088_1151_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1088_1151_0_2_i_1_n_0
    );
texture_data_reg_1088_1151_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1088_1151_9_11_n_0,
      DOB => texture_data_reg_1088_1151_9_11_n_1,
      DOC => texture_data_reg_1088_1151_9_11_n_2,
      DOD => NLW_texture_data_reg_1088_1151_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1088_1151_0_2_i_1_n_0
    );
texture_data_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1152_1215_0_2_n_0,
      DOB => texture_data_reg_1152_1215_0_2_n_1,
      DOC => texture_data_reg_1152_1215_0_2_n_2,
      DOD => NLW_texture_data_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1152_1215_0_2_i_1_n_0
    );
texture_data_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_1152_1215_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_1152_1215_0_2_i_1_n_0
    );
texture_data_reg_1152_1215_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      O => texture_data_reg_1152_1215_0_2_i_2_n_0
    );
texture_data_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1152_1215_3_5_n_0,
      DOB => texture_data_reg_1152_1215_3_5_n_1,
      DOC => texture_data_reg_1152_1215_3_5_n_2,
      DOD => NLW_texture_data_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1152_1215_0_2_i_1_n_0
    );
texture_data_reg_1152_1215_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1152_1215_6_8_n_0,
      DOB => texture_data_reg_1152_1215_6_8_n_1,
      DOC => texture_data_reg_1152_1215_6_8_n_2,
      DOD => NLW_texture_data_reg_1152_1215_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1152_1215_0_2_i_1_n_0
    );
texture_data_reg_1152_1215_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1152_1215_9_11_n_0,
      DOB => texture_data_reg_1152_1215_9_11_n_1,
      DOC => texture_data_reg_1152_1215_9_11_n_2,
      DOD => NLW_texture_data_reg_1152_1215_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1152_1215_0_2_i_1_n_0
    );
texture_data_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1216_1279_0_2_n_0,
      DOB => texture_data_reg_1216_1279_0_2_n_1,
      DOC => texture_data_reg_1216_1279_0_2_n_2,
      DOD => NLW_texture_data_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1216_1279_0_2_i_1_n_0
    );
texture_data_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_64_127_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_1216_1279_0_2_i_1_n_0
    );
texture_data_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1216_1279_3_5_n_0,
      DOB => texture_data_reg_1216_1279_3_5_n_1,
      DOC => texture_data_reg_1216_1279_3_5_n_2,
      DOD => NLW_texture_data_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1216_1279_0_2_i_1_n_0
    );
texture_data_reg_1216_1279_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1216_1279_6_8_n_0,
      DOB => texture_data_reg_1216_1279_6_8_n_1,
      DOC => texture_data_reg_1216_1279_6_8_n_2,
      DOD => NLW_texture_data_reg_1216_1279_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1216_1279_0_2_i_1_n_0
    );
texture_data_reg_1216_1279_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1216_1279_9_11_n_0,
      DOB => texture_data_reg_1216_1279_9_11_n_1,
      DOC => texture_data_reg_1216_1279_9_11_n_2,
      DOD => NLW_texture_data_reg_1216_1279_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1216_1279_0_2_i_1_n_0
    );
texture_data_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1280_1343_0_2_n_0,
      DOB => texture_data_reg_1280_1343_0_2_n_1,
      DOC => texture_data_reg_1280_1343_0_2_n_2,
      DOD => NLW_texture_data_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1280_1343_0_2_i_1_n_0
    );
texture_data_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[11]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_1280_1343_0_2_i_1_n_0
    );
texture_data_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1280_1343_3_5_n_0,
      DOB => texture_data_reg_1280_1343_3_5_n_1,
      DOC => texture_data_reg_1280_1343_3_5_n_2,
      DOD => NLW_texture_data_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1280_1343_0_2_i_1_n_0
    );
texture_data_reg_1280_1343_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_27_0\(1),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_27_0\(1),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_27_0\(1),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1280_1343_6_8_n_0,
      DOB => texture_data_reg_1280_1343_6_8_n_1,
      DOC => texture_data_reg_1280_1343_6_8_n_2,
      DOD => NLW_texture_data_reg_1280_1343_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1280_1343_0_2_i_1_n_0
    );
texture_data_reg_1280_1343_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1280_1343_9_11_n_0,
      DOB => texture_data_reg_1280_1343_9_11_n_1,
      DOC => texture_data_reg_1280_1343_9_11_n_2,
      DOD => NLW_texture_data_reg_1280_1343_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1280_1343_0_2_i_1_n_0
    );
texture_data_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRC(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5 downto 3) => ADDRC(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => ADDRC(0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => ADDRC(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_128_191_0_2_n_0,
      DOB => texture_data_reg_128_191_0_2_n_1,
      DOC => texture_data_reg_128_191_0_2_n_2,
      DOD => NLW_texture_data_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_128_191_0_2_i_1_n_0
    );
texture_data_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => texture_data_reg_64_127_0_2_i_2_n_0,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_128_191_0_2_i_1_n_0
    );
texture_data_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_128_191_3_5_n_0,
      DOB => texture_data_reg_128_191_3_5_n_1,
      DOC => texture_data_reg_128_191_3_5_n_2,
      DOD => NLW_texture_data_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_128_191_0_2_i_1_n_0
    );
texture_data_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_128_191_6_8_n_0,
      DOB => texture_data_reg_128_191_6_8_n_1,
      DOC => texture_data_reg_128_191_6_8_n_2,
      DOD => NLW_texture_data_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_128_191_0_2_i_1_n_0
    );
texture_data_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4) => \rgb_out[11]_i_32_0\(3),
      ADDRA(3) => \rgb_out[11]_i_44_0\(1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_128_191_9_11_n_0,
      DOB => texture_data_reg_128_191_9_11_n_1,
      DOC => texture_data_reg_128_191_9_11_n_2,
      DOD => NLW_texture_data_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_128_191_0_2_i_1_n_0
    );
texture_data_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1344_1407_0_2_n_0,
      DOB => texture_data_reg_1344_1407_0_2_n_1,
      DOC => texture_data_reg_1344_1407_0_2_n_2,
      DOD => NLW_texture_data_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1344_1407_0_2_i_1_n_0
    );
texture_data_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_1344_1407_0_2_i_1_n_0
    );
texture_data_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1344_1407_3_5_n_0,
      DOB => texture_data_reg_1344_1407_3_5_n_1,
      DOC => texture_data_reg_1344_1407_3_5_n_2,
      DOD => NLW_texture_data_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1344_1407_0_2_i_1_n_0
    );
texture_data_reg_1344_1407_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1344_1407_6_8_n_0,
      DOB => texture_data_reg_1344_1407_6_8_n_1,
      DOC => texture_data_reg_1344_1407_6_8_n_2,
      DOD => NLW_texture_data_reg_1344_1407_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1344_1407_0_2_i_1_n_0
    );
texture_data_reg_1344_1407_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1344_1407_9_11_n_0,
      DOB => texture_data_reg_1344_1407_9_11_n_1,
      DOC => texture_data_reg_1344_1407_9_11_n_2,
      DOD => NLW_texture_data_reg_1344_1407_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1344_1407_0_2_i_1_n_0
    );
texture_data_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1408_1471_0_2_n_0,
      DOB => texture_data_reg_1408_1471_0_2_n_1,
      DOC => texture_data_reg_1408_1471_0_2_n_2,
      DOD => NLW_texture_data_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1408_1471_0_2_i_1_n_0
    );
texture_data_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_1408_1471_0_2_i_1_n_0
    );
texture_data_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1408_1471_3_5_n_0,
      DOB => texture_data_reg_1408_1471_3_5_n_1,
      DOC => texture_data_reg_1408_1471_3_5_n_2,
      DOD => NLW_texture_data_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1408_1471_0_2_i_1_n_0
    );
texture_data_reg_1408_1471_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1408_1471_6_8_n_0,
      DOB => texture_data_reg_1408_1471_6_8_n_1,
      DOC => texture_data_reg_1408_1471_6_8_n_2,
      DOD => NLW_texture_data_reg_1408_1471_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1408_1471_0_2_i_1_n_0
    );
texture_data_reg_1408_1471_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1408_1471_9_11_n_0,
      DOB => texture_data_reg_1408_1471_9_11_n_1,
      DOC => texture_data_reg_1408_1471_9_11_n_2,
      DOD => NLW_texture_data_reg_1408_1471_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1408_1471_0_2_i_1_n_0
    );
texture_data_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1472_1535_0_2_n_0,
      DOB => texture_data_reg_1472_1535_0_2_n_1,
      DOC => texture_data_reg_1472_1535_0_2_n_2,
      DOD => NLW_texture_data_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1472_1535_0_2_i_1_n_0
    );
texture_data_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_1472_1535_0_2_i_1_n_0
    );
texture_data_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1472_1535_3_5_n_0,
      DOB => texture_data_reg_1472_1535_3_5_n_1,
      DOC => texture_data_reg_1472_1535_3_5_n_2,
      DOD => NLW_texture_data_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1472_1535_0_2_i_1_n_0
    );
texture_data_reg_1472_1535_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1472_1535_6_8_n_0,
      DOB => texture_data_reg_1472_1535_6_8_n_1,
      DOC => texture_data_reg_1472_1535_6_8_n_2,
      DOD => NLW_texture_data_reg_1472_1535_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1472_1535_0_2_i_1_n_0
    );
texture_data_reg_1472_1535_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1472_1535_9_11_n_0,
      DOB => texture_data_reg_1472_1535_9_11_n_1,
      DOC => texture_data_reg_1472_1535_9_11_n_2,
      DOD => NLW_texture_data_reg_1472_1535_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1472_1535_0_2_i_1_n_0
    );
texture_data_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1536_1599_0_2_n_0,
      DOB => texture_data_reg_1536_1599_0_2_n_1,
      DOC => texture_data_reg_1536_1599_0_2_n_2,
      DOD => NLW_texture_data_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1536_1599_0_2_i_1_n_0
    );
texture_data_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[11]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_1536_1599_0_2_i_1_n_0
    );
texture_data_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1536_1599_3_5_n_0,
      DOB => texture_data_reg_1536_1599_3_5_n_1,
      DOC => texture_data_reg_1536_1599_3_5_n_2,
      DOD => NLW_texture_data_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1536_1599_0_2_i_1_n_0
    );
texture_data_reg_1536_1599_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_27_0\(1),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_27_0\(1),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2 downto 1) => \out\(2 downto 1),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1536_1599_6_8_n_0,
      DOB => texture_data_reg_1536_1599_6_8_n_1,
      DOC => texture_data_reg_1536_1599_6_8_n_2,
      DOD => NLW_texture_data_reg_1536_1599_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1536_1599_0_2_i_1_n_0
    );
texture_data_reg_1536_1599_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1536_1599_9_11_n_0,
      DOB => texture_data_reg_1536_1599_9_11_n_1,
      DOC => texture_data_reg_1536_1599_9_11_n_2,
      DOD => NLW_texture_data_reg_1536_1599_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1536_1599_0_2_i_1_n_0
    );
texture_data_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1600_1663_0_2_n_0,
      DOB => texture_data_reg_1600_1663_0_2_n_1,
      DOC => texture_data_reg_1600_1663_0_2_n_2,
      DOD => NLW_texture_data_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1600_1663_0_2_i_1_n_0
    );
texture_data_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_1600_1663_0_2_i_1_n_0
    );
texture_data_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1600_1663_3_5_n_0,
      DOB => texture_data_reg_1600_1663_3_5_n_1,
      DOC => texture_data_reg_1600_1663_3_5_n_2,
      DOD => NLW_texture_data_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1600_1663_0_2_i_1_n_0
    );
texture_data_reg_1600_1663_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_27_0\(1),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_27_0\(1),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_27_0\(1),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1600_1663_6_8_n_0,
      DOB => texture_data_reg_1600_1663_6_8_n_1,
      DOC => texture_data_reg_1600_1663_6_8_n_2,
      DOD => NLW_texture_data_reg_1600_1663_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1600_1663_0_2_i_1_n_0
    );
texture_data_reg_1600_1663_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1600_1663_9_11_n_0,
      DOB => texture_data_reg_1600_1663_9_11_n_1,
      DOC => texture_data_reg_1600_1663_9_11_n_2,
      DOD => NLW_texture_data_reg_1600_1663_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1600_1663_0_2_i_1_n_0
    );
texture_data_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1664_1727_0_2_n_0,
      DOB => texture_data_reg_1664_1727_0_2_n_1,
      DOC => texture_data_reg_1664_1727_0_2_n_2,
      DOD => NLW_texture_data_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1664_1727_0_2_i_1_n_0
    );
texture_data_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_1664_1727_0_2_i_1_n_0
    );
texture_data_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1664_1727_3_5_n_0,
      DOB => texture_data_reg_1664_1727_3_5_n_1,
      DOC => texture_data_reg_1664_1727_3_5_n_2,
      DOD => NLW_texture_data_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1664_1727_0_2_i_1_n_0
    );
texture_data_reg_1664_1727_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_27_0\(4),
      ADDRA(4) => \out\(4),
      ADDRA(3) => \rgb_out[8]_i_27_0\(2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_27_0\(1),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_27_0\(1),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_27_0\(1),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1664_1727_6_8_n_0,
      DOB => texture_data_reg_1664_1727_6_8_n_1,
      DOC => texture_data_reg_1664_1727_6_8_n_2,
      DOD => NLW_texture_data_reg_1664_1727_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1664_1727_0_2_i_1_n_0
    );
texture_data_reg_1664_1727_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1664_1727_9_11_n_0,
      DOB => texture_data_reg_1664_1727_9_11_n_1,
      DOC => texture_data_reg_1664_1727_9_11_n_2,
      DOD => NLW_texture_data_reg_1664_1727_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1664_1727_0_2_i_1_n_0
    );
texture_data_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1728_1791_0_2_n_0,
      DOB => texture_data_reg_1728_1791_0_2_n_1,
      DOC => texture_data_reg_1728_1791_0_2_n_2,
      DOD => NLW_texture_data_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1728_1791_0_2_i_1_n_0
    );
texture_data_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_1728_1791_0_2_i_1_n_0
    );
texture_data_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1728_1791_3_5_n_0,
      DOB => texture_data_reg_1728_1791_3_5_n_1,
      DOC => texture_data_reg_1728_1791_3_5_n_2,
      DOD => NLW_texture_data_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1728_1791_0_2_i_1_n_0
    );
texture_data_reg_1728_1791_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_27_0\(4),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1) => \rgb_out[8]_i_27_0\(1),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[8]_i_27_0\(4),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1) => \rgb_out[8]_i_27_0\(1),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[8]_i_27_0\(4),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1) => \rgb_out[8]_i_27_0\(1),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1728_1791_6_8_n_0,
      DOB => texture_data_reg_1728_1791_6_8_n_1,
      DOC => texture_data_reg_1728_1791_6_8_n_2,
      DOD => NLW_texture_data_reg_1728_1791_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1728_1791_0_2_i_1_n_0
    );
texture_data_reg_1728_1791_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1728_1791_9_11_n_0,
      DOB => texture_data_reg_1728_1791_9_11_n_1,
      DOC => texture_data_reg_1728_1791_9_11_n_2,
      DOD => NLW_texture_data_reg_1728_1791_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1728_1791_0_2_i_1_n_0
    );
texture_data_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1792_1855_0_2_n_0,
      DOB => texture_data_reg_1792_1855_0_2_n_1,
      DOC => texture_data_reg_1792_1855_0_2_n_2,
      DOD => NLW_texture_data_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1792_1855_0_2_i_1_n_0
    );
texture_data_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_64_127_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => \slv_reg0_reg_n_0_[6]\,
      O => texture_data_reg_1792_1855_0_2_i_1_n_0
    );
texture_data_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1792_1855_3_5_n_0,
      DOB => texture_data_reg_1792_1855_3_5_n_1,
      DOC => texture_data_reg_1792_1855_3_5_n_2,
      DOD => NLW_texture_data_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1792_1855_0_2_i_1_n_0
    );
texture_data_reg_1792_1855_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_27_0\(4),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_27_0\(4),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_27_0\(4),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1792_1855_6_8_n_0,
      DOB => texture_data_reg_1792_1855_6_8_n_1,
      DOC => texture_data_reg_1792_1855_6_8_n_2,
      DOD => NLW_texture_data_reg_1792_1855_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1792_1855_0_2_i_1_n_0
    );
texture_data_reg_1792_1855_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1792_1855_9_11_n_0,
      DOB => texture_data_reg_1792_1855_9_11_n_1,
      DOC => texture_data_reg_1792_1855_9_11_n_2,
      DOD => NLW_texture_data_reg_1792_1855_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1792_1855_0_2_i_1_n_0
    );
texture_data_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1856_1919_0_2_n_0,
      DOB => texture_data_reg_1856_1919_0_2_n_1,
      DOC => texture_data_reg_1856_1919_0_2_n_2,
      DOD => NLW_texture_data_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1856_1919_0_2_i_1_n_0
    );
texture_data_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1856_1919_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_1856_1919_0_2_i_1_n_0
    );
texture_data_reg_1856_1919_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_1856_1919_0_2_i_2_n_0
    );
texture_data_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1856_1919_3_5_n_0,
      DOB => texture_data_reg_1856_1919_3_5_n_1,
      DOC => texture_data_reg_1856_1919_3_5_n_2,
      DOD => NLW_texture_data_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1856_1919_0_2_i_1_n_0
    );
texture_data_reg_1856_1919_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_27_0\(4),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_27_0\(4),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_27_0\(4),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1856_1919_6_8_n_0,
      DOB => texture_data_reg_1856_1919_6_8_n_1,
      DOC => texture_data_reg_1856_1919_6_8_n_2,
      DOD => NLW_texture_data_reg_1856_1919_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1856_1919_0_2_i_1_n_0
    );
texture_data_reg_1856_1919_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1856_1919_9_11_n_0,
      DOB => texture_data_reg_1856_1919_9_11_n_1,
      DOC => texture_data_reg_1856_1919_9_11_n_2,
      DOD => NLW_texture_data_reg_1856_1919_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1856_1919_0_2_i_1_n_0
    );
texture_data_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1920_1983_0_2_n_0,
      DOB => texture_data_reg_1920_1983_0_2_n_1,
      DOC => texture_data_reg_1920_1983_0_2_n_2,
      DOD => NLW_texture_data_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1920_1983_0_2_i_1_n_0
    );
texture_data_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1920_1983_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_1920_1983_0_2_i_1_n_0
    );
texture_data_reg_1920_1983_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_1920_1983_0_2_i_2_n_0
    );
texture_data_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1920_1983_3_5_n_0,
      DOB => texture_data_reg_1920_1983_3_5_n_1,
      DOC => texture_data_reg_1920_1983_3_5_n_2,
      DOD => NLW_texture_data_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1920_1983_0_2_i_1_n_0
    );
texture_data_reg_1920_1983_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_27_0\(4),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_27_0\(4),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_27_0\(4),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1920_1983_6_8_n_0,
      DOB => texture_data_reg_1920_1983_6_8_n_1,
      DOC => texture_data_reg_1920_1983_6_8_n_2,
      DOD => NLW_texture_data_reg_1920_1983_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1920_1983_0_2_i_1_n_0
    );
texture_data_reg_1920_1983_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1920_1983_9_11_n_0,
      DOB => texture_data_reg_1920_1983_9_11_n_1,
      DOC => texture_data_reg_1920_1983_9_11_n_2,
      DOD => NLW_texture_data_reg_1920_1983_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1920_1983_0_2_i_1_n_0
    );
texture_data_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRC(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5 downto 3) => ADDRC(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_192_255_0_2_n_0,
      DOB => texture_data_reg_192_255_0_2_n_1,
      DOC => texture_data_reg_192_255_0_2_n_2,
      DOD => NLW_texture_data_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_192_255_0_2_i_1_n_0
    );
texture_data_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[7]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_192_255_0_2_i_1_n_0
    );
texture_data_reg_192_255_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_192_255_0_2_i_2_n_0
    );
texture_data_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_192_255_3_5_n_0,
      DOB => texture_data_reg_192_255_3_5_n_1,
      DOC => texture_data_reg_192_255_3_5_n_2,
      DOD => NLW_texture_data_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_192_255_0_2_i_1_n_0
    );
texture_data_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_192_255_6_8_n_0,
      DOB => texture_data_reg_192_255_6_8_n_1,
      DOC => texture_data_reg_192_255_6_8_n_2,
      DOD => NLW_texture_data_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_192_255_0_2_i_1_n_0
    );
texture_data_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_192_255_9_11_n_0,
      DOB => texture_data_reg_192_255_9_11_n_1,
      DOC => texture_data_reg_192_255_9_11_n_2,
      DOD => NLW_texture_data_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_192_255_0_2_i_1_n_0
    );
texture_data_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_1984_2047_0_2_n_0,
      DOB => texture_data_reg_1984_2047_0_2_n_1,
      DOC => texture_data_reg_1984_2047_0_2_n_2,
      DOD => NLW_texture_data_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1984_2047_0_2_i_1_n_0
    );
texture_data_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_1984_2047_0_2_i_1_n_0
    );
texture_data_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_1984_2047_3_5_n_0,
      DOB => texture_data_reg_1984_2047_3_5_n_1,
      DOC => texture_data_reg_1984_2047_3_5_n_2,
      DOD => NLW_texture_data_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1984_2047_0_2_i_1_n_0
    );
texture_data_reg_1984_2047_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_27_0\(4),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_27_0\(4),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_27_0\(4),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_1984_2047_6_8_n_0,
      DOB => texture_data_reg_1984_2047_6_8_n_1,
      DOC => texture_data_reg_1984_2047_6_8_n_2,
      DOD => NLW_texture_data_reg_1984_2047_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1984_2047_0_2_i_1_n_0
    );
texture_data_reg_1984_2047_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_1984_2047_9_11_n_0,
      DOB => texture_data_reg_1984_2047_9_11_n_1,
      DOC => texture_data_reg_1984_2047_9_11_n_2,
      DOD => NLW_texture_data_reg_1984_2047_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_1984_2047_0_2_i_1_n_0
    );
texture_data_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2048_2111_0_2_n_0,
      DOB => texture_data_reg_2048_2111_0_2_n_1,
      DOC => texture_data_reg_2048_2111_0_2_n_2,
      DOD => NLW_texture_data_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2048_2111_0_2_i_1_n_0
    );
texture_data_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_2048_2111_0_2_i_1_n_0
    );
texture_data_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[5]_i_27_0\(1),
      ADDRA(0) => \rgb_out[5]_i_19_0\(0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[5]_i_27_0\(1),
      ADDRB(0) => \rgb_out[5]_i_19_0\(0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2048_2111_3_5_n_0,
      DOB => texture_data_reg_2048_2111_3_5_n_1,
      DOC => texture_data_reg_2048_2111_3_5_n_2,
      DOD => NLW_texture_data_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2048_2111_0_2_i_1_n_0
    );
texture_data_reg_2048_2111_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2048_2111_6_8_n_0,
      DOB => texture_data_reg_2048_2111_6_8_n_1,
      DOC => texture_data_reg_2048_2111_6_8_n_2,
      DOD => NLW_texture_data_reg_2048_2111_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2048_2111_0_2_i_1_n_0
    );
texture_data_reg_2048_2111_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[11]_i_32_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2048_2111_9_11_n_0,
      DOB => texture_data_reg_2048_2111_9_11_n_1,
      DOC => texture_data_reg_2048_2111_9_11_n_2,
      DOD => NLW_texture_data_reg_2048_2111_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2048_2111_0_2_i_1_n_0
    );
texture_data_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2112_2175_0_2_n_0,
      DOB => texture_data_reg_2112_2175_0_2_n_1,
      DOC => texture_data_reg_2112_2175_0_2_n_2,
      DOD => NLW_texture_data_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2112_2175_0_2_i_1_n_0
    );
texture_data_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1088_1151_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_2112_2175_0_2_i_1_n_0
    );
texture_data_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[5]_i_27_0\(1),
      ADDRC(0) => \rgb_out[5]_i_19_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2112_2175_3_5_n_0,
      DOB => texture_data_reg_2112_2175_3_5_n_1,
      DOC => texture_data_reg_2112_2175_3_5_n_2,
      DOD => NLW_texture_data_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2112_2175_0_2_i_1_n_0
    );
texture_data_reg_2112_2175_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2112_2175_6_8_n_0,
      DOB => texture_data_reg_2112_2175_6_8_n_1,
      DOC => texture_data_reg_2112_2175_6_8_n_2,
      DOD => NLW_texture_data_reg_2112_2175_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2112_2175_0_2_i_1_n_0
    );
texture_data_reg_2112_2175_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2112_2175_9_11_n_0,
      DOB => texture_data_reg_2112_2175_9_11_n_1,
      DOC => texture_data_reg_2112_2175_9_11_n_2,
      DOD => NLW_texture_data_reg_2112_2175_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2112_2175_0_2_i_1_n_0
    );
texture_data_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2176_2239_0_2_n_0,
      DOB => texture_data_reg_2176_2239_0_2_n_1,
      DOC => texture_data_reg_2176_2239_0_2_n_2,
      DOD => NLW_texture_data_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2176_2239_0_2_i_1_n_0
    );
texture_data_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1152_1215_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_2176_2239_0_2_i_1_n_0
    );
texture_data_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2176_2239_3_5_n_0,
      DOB => texture_data_reg_2176_2239_3_5_n_1,
      DOC => texture_data_reg_2176_2239_3_5_n_2,
      DOD => NLW_texture_data_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2176_2239_0_2_i_1_n_0
    );
texture_data_reg_2176_2239_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2176_2239_6_8_n_0,
      DOB => texture_data_reg_2176_2239_6_8_n_1,
      DOC => texture_data_reg_2176_2239_6_8_n_2,
      DOD => NLW_texture_data_reg_2176_2239_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2176_2239_0_2_i_1_n_0
    );
texture_data_reg_2176_2239_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2176_2239_9_11_n_0,
      DOB => texture_data_reg_2176_2239_9_11_n_1,
      DOC => texture_data_reg_2176_2239_9_11_n_2,
      DOD => NLW_texture_data_reg_2176_2239_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2176_2239_0_2_i_1_n_0
    );
texture_data_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2240_2303_0_2_n_0,
      DOB => texture_data_reg_2240_2303_0_2_n_1,
      DOC => texture_data_reg_2240_2303_0_2_n_2,
      DOD => NLW_texture_data_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2240_2303_0_2_i_1_n_0
    );
texture_data_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_2240_2303_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_2240_2303_0_2_i_1_n_0
    );
texture_data_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_2240_2303_0_2_i_2_n_0
    );
texture_data_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2240_2303_3_5_n_0,
      DOB => texture_data_reg_2240_2303_3_5_n_1,
      DOC => texture_data_reg_2240_2303_3_5_n_2,
      DOD => NLW_texture_data_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2240_2303_0_2_i_1_n_0
    );
texture_data_reg_2240_2303_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2240_2303_6_8_n_0,
      DOB => texture_data_reg_2240_2303_6_8_n_1,
      DOC => texture_data_reg_2240_2303_6_8_n_2,
      DOD => NLW_texture_data_reg_2240_2303_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2240_2303_0_2_i_1_n_0
    );
texture_data_reg_2240_2303_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2240_2303_9_11_n_0,
      DOB => texture_data_reg_2240_2303_9_11_n_1,
      DOC => texture_data_reg_2240_2303_9_11_n_2,
      DOD => NLW_texture_data_reg_2240_2303_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2240_2303_0_2_i_1_n_0
    );
texture_data_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2304_2367_0_2_n_0,
      DOB => texture_data_reg_2304_2367_0_2_n_1,
      DOC => texture_data_reg_2304_2367_0_2_n_2,
      DOD => NLW_texture_data_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2304_2367_0_2_i_1_n_0
    );
texture_data_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_2304_2367_0_2_i_1_n_0
    );
texture_data_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4) => \rgb_out[5]_i_18_0\(1),
      ADDRA(3) => \rgb_out[5]_i_27_0\(2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2304_2367_3_5_n_0,
      DOB => texture_data_reg_2304_2367_3_5_n_1,
      DOC => texture_data_reg_2304_2367_3_5_n_2,
      DOD => NLW_texture_data_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2304_2367_0_2_i_1_n_0
    );
texture_data_reg_2304_2367_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2304_2367_6_8_n_0,
      DOB => texture_data_reg_2304_2367_6_8_n_1,
      DOC => texture_data_reg_2304_2367_6_8_n_2,
      DOD => NLW_texture_data_reg_2304_2367_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2304_2367_0_2_i_1_n_0
    );
texture_data_reg_2304_2367_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2304_2367_9_11_n_0,
      DOB => texture_data_reg_2304_2367_9_11_n_1,
      DOC => texture_data_reg_2304_2367_9_11_n_2,
      DOD => NLW_texture_data_reg_2304_2367_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2304_2367_0_2_i_1_n_0
    );
texture_data_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2368_2431_0_2_n_0,
      DOB => texture_data_reg_2368_2431_0_2_n_1,
      DOC => texture_data_reg_2368_2431_0_2_n_2,
      DOD => NLW_texture_data_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2368_2431_0_2_i_1_n_0
    );
texture_data_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_2240_2303_0_2_i_2_n_0,
      O => texture_data_reg_2368_2431_0_2_i_1_n_0
    );
texture_data_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2368_2431_3_5_n_0,
      DOB => texture_data_reg_2368_2431_3_5_n_1,
      DOC => texture_data_reg_2368_2431_3_5_n_2,
      DOD => NLW_texture_data_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2368_2431_0_2_i_1_n_0
    );
texture_data_reg_2368_2431_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2368_2431_6_8_n_0,
      DOB => texture_data_reg_2368_2431_6_8_n_1,
      DOC => texture_data_reg_2368_2431_6_8_n_2,
      DOD => NLW_texture_data_reg_2368_2431_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2368_2431_0_2_i_1_n_0
    );
texture_data_reg_2368_2431_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2368_2431_9_11_n_0,
      DOB => texture_data_reg_2368_2431_9_11_n_1,
      DOC => texture_data_reg_2368_2431_9_11_n_2,
      DOD => NLW_texture_data_reg_2368_2431_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2368_2431_0_2_i_1_n_0
    );
texture_data_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2432_2495_0_2_n_0,
      DOB => texture_data_reg_2432_2495_0_2_n_1,
      DOC => texture_data_reg_2432_2495_0_2_n_2,
      DOD => NLW_texture_data_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2432_2495_0_2_i_1_n_0
    );
texture_data_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_2240_2303_0_2_i_2_n_0,
      O => texture_data_reg_2432_2495_0_2_i_1_n_0
    );
texture_data_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2432_2495_3_5_n_0,
      DOB => texture_data_reg_2432_2495_3_5_n_1,
      DOC => texture_data_reg_2432_2495_3_5_n_2,
      DOD => NLW_texture_data_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2432_2495_0_2_i_1_n_0
    );
texture_data_reg_2432_2495_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2432_2495_6_8_n_0,
      DOB => texture_data_reg_2432_2495_6_8_n_1,
      DOC => texture_data_reg_2432_2495_6_8_n_2,
      DOD => NLW_texture_data_reg_2432_2495_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2432_2495_0_2_i_1_n_0
    );
texture_data_reg_2432_2495_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[11]_i_32_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[11]_i_32_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2432_2495_9_11_n_0,
      DOB => texture_data_reg_2432_2495_9_11_n_1,
      DOC => texture_data_reg_2432_2495_9_11_n_2,
      DOD => NLW_texture_data_reg_2432_2495_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2432_2495_0_2_i_1_n_0
    );
texture_data_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2496_2559_0_2_n_0,
      DOB => texture_data_reg_2496_2559_0_2_n_1,
      DOC => texture_data_reg_2496_2559_0_2_n_2,
      DOD => NLW_texture_data_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2496_2559_0_2_i_1_n_0
    );
texture_data_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_2496_2559_0_2_i_1_n_0
    );
texture_data_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2496_2559_3_5_n_0,
      DOB => texture_data_reg_2496_2559_3_5_n_1,
      DOC => texture_data_reg_2496_2559_3_5_n_2,
      DOD => NLW_texture_data_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2496_2559_0_2_i_1_n_0
    );
texture_data_reg_2496_2559_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2496_2559_6_8_n_0,
      DOB => texture_data_reg_2496_2559_6_8_n_1,
      DOC => texture_data_reg_2496_2559_6_8_n_2,
      DOD => NLW_texture_data_reg_2496_2559_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2496_2559_0_2_i_1_n_0
    );
texture_data_reg_2496_2559_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[11]_i_32_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[11]_i_32_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[11]_i_32_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2496_2559_9_11_n_0,
      DOB => texture_data_reg_2496_2559_9_11_n_1,
      DOC => texture_data_reg_2496_2559_9_11_n_2,
      DOD => NLW_texture_data_reg_2496_2559_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2496_2559_0_2_i_1_n_0
    );
texture_data_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1) => ADDRC(1),
      ADDRA(0) => \rgb_out[5]_i_43_0\(0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1) => ADDRC(1),
      ADDRB(0) => \rgb_out[5]_i_43_0\(0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2560_2623_0_2_n_0,
      DOB => texture_data_reg_2560_2623_0_2_n_1,
      DOC => texture_data_reg_2560_2623_0_2_n_2,
      DOD => NLW_texture_data_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2560_2623_0_2_i_1_n_0
    );
texture_data_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_2560_2623_0_2_i_1_n_0
    );
texture_data_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2560_2623_3_5_n_0,
      DOB => texture_data_reg_2560_2623_3_5_n_1,
      DOC => texture_data_reg_2560_2623_3_5_n_2,
      DOD => NLW_texture_data_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2560_2623_0_2_i_1_n_0
    );
texture_data_reg_2560_2623_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2560_2623_6_8_n_0,
      DOB => texture_data_reg_2560_2623_6_8_n_1,
      DOC => texture_data_reg_2560_2623_6_8_n_2,
      DOD => NLW_texture_data_reg_2560_2623_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2560_2623_0_2_i_1_n_0
    );
texture_data_reg_2560_2623_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2560_2623_9_11_n_0,
      DOB => texture_data_reg_2560_2623_9_11_n_1,
      DOC => texture_data_reg_2560_2623_9_11_n_2,
      DOD => NLW_texture_data_reg_2560_2623_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2560_2623_0_2_i_1_n_0
    );
texture_data_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRC(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5 downto 3) => ADDRC(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_256_319_0_2_n_0,
      DOB => texture_data_reg_256_319_0_2_n_1,
      DOC => texture_data_reg_256_319_0_2_n_2,
      DOD => NLW_texture_data_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_256_319_0_2_i_1_n_0
    );
texture_data_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_256_319_0_2_i_1_n_0
    );
texture_data_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_256_319_3_5_n_0,
      DOB => texture_data_reg_256_319_3_5_n_1,
      DOC => texture_data_reg_256_319_3_5_n_2,
      DOD => NLW_texture_data_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_256_319_0_2_i_1_n_0
    );
texture_data_reg_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_256_319_6_8_n_0,
      DOB => texture_data_reg_256_319_6_8_n_1,
      DOC => texture_data_reg_256_319_6_8_n_2,
      DOD => NLW_texture_data_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_256_319_0_2_i_1_n_0
    );
texture_data_reg_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_256_319_9_11_n_0,
      DOB => texture_data_reg_256_319_9_11_n_1,
      DOC => texture_data_reg_256_319_9_11_n_2,
      DOD => NLW_texture_data_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_256_319_0_2_i_1_n_0
    );
texture_data_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1) => ADDRC(1),
      ADDRA(0) => \rgb_out[5]_i_43_0\(0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1) => ADDRC(1),
      ADDRB(0) => \rgb_out[5]_i_43_0\(0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1) => ADDRC(1),
      ADDRC(0) => \rgb_out[5]_i_43_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2624_2687_0_2_n_0,
      DOB => texture_data_reg_2624_2687_0_2_n_1,
      DOC => texture_data_reg_2624_2687_0_2_n_2,
      DOD => NLW_texture_data_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2624_2687_0_2_i_1_n_0
    );
texture_data_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1088_1151_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_2624_2687_0_2_i_1_n_0
    );
texture_data_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2624_2687_3_5_n_0,
      DOB => texture_data_reg_2624_2687_3_5_n_1,
      DOC => texture_data_reg_2624_2687_3_5_n_2,
      DOD => NLW_texture_data_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2624_2687_0_2_i_1_n_0
    );
texture_data_reg_2624_2687_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2624_2687_6_8_n_0,
      DOB => texture_data_reg_2624_2687_6_8_n_1,
      DOC => texture_data_reg_2624_2687_6_8_n_2,
      DOD => NLW_texture_data_reg_2624_2687_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2624_2687_0_2_i_1_n_0
    );
texture_data_reg_2624_2687_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_32_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2624_2687_9_11_n_0,
      DOB => texture_data_reg_2624_2687_9_11_n_1,
      DOC => texture_data_reg_2624_2687_9_11_n_2,
      DOD => NLW_texture_data_reg_2624_2687_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2624_2687_0_2_i_1_n_0
    );
texture_data_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1) => ADDRC(1),
      ADDRC(0) => \rgb_out[5]_i_43_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2688_2751_0_2_n_0,
      DOB => texture_data_reg_2688_2751_0_2_n_1,
      DOC => texture_data_reg_2688_2751_0_2_n_2,
      DOD => NLW_texture_data_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2688_2751_0_2_i_1_n_0
    );
texture_data_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1152_1215_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_2688_2751_0_2_i_1_n_0
    );
texture_data_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2688_2751_3_5_n_0,
      DOB => texture_data_reg_2688_2751_3_5_n_1,
      DOC => texture_data_reg_2688_2751_3_5_n_2,
      DOD => NLW_texture_data_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2688_2751_0_2_i_1_n_0
    );
texture_data_reg_2688_2751_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2688_2751_6_8_n_0,
      DOB => texture_data_reg_2688_2751_6_8_n_1,
      DOC => texture_data_reg_2688_2751_6_8_n_2,
      DOD => NLW_texture_data_reg_2688_2751_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2688_2751_0_2_i_1_n_0
    );
texture_data_reg_2688_2751_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4) => \rgb_out[11]_i_60_0\(3),
      ADDRC(3) => \rgb_out[11]_i_32_0\(2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2688_2751_9_11_n_0,
      DOB => texture_data_reg_2688_2751_9_11_n_1,
      DOC => texture_data_reg_2688_2751_9_11_n_2,
      DOD => NLW_texture_data_reg_2688_2751_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2688_2751_0_2_i_1_n_0
    );
texture_data_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2752_2815_0_2_n_0,
      DOB => texture_data_reg_2752_2815_0_2_n_1,
      DOC => texture_data_reg_2752_2815_0_2_n_2,
      DOD => NLW_texture_data_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2752_2815_0_2_i_1_n_0
    );
texture_data_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_2752_2815_0_2_i_1_n_0
    );
texture_data_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2752_2815_3_5_n_0,
      DOB => texture_data_reg_2752_2815_3_5_n_1,
      DOC => texture_data_reg_2752_2815_3_5_n_2,
      DOD => NLW_texture_data_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2752_2815_0_2_i_1_n_0
    );
texture_data_reg_2752_2815_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2752_2815_6_8_n_0,
      DOB => texture_data_reg_2752_2815_6_8_n_1,
      DOC => texture_data_reg_2752_2815_6_8_n_2,
      DOD => NLW_texture_data_reg_2752_2815_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2752_2815_0_2_i_1_n_0
    );
texture_data_reg_2752_2815_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2752_2815_9_11_n_0,
      DOB => texture_data_reg_2752_2815_9_11_n_1,
      DOC => texture_data_reg_2752_2815_9_11_n_2,
      DOD => NLW_texture_data_reg_2752_2815_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2752_2815_0_2_i_1_n_0
    );
texture_data_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2816_2879_0_2_n_0,
      DOB => texture_data_reg_2816_2879_0_2_n_1,
      DOC => texture_data_reg_2816_2879_0_2_n_2,
      DOD => NLW_texture_data_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2816_2879_0_2_i_1_n_0
    );
texture_data_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[12]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_2816_2879_0_2_i_1_n_0
    );
texture_data_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2816_2879_3_5_n_0,
      DOB => texture_data_reg_2816_2879_3_5_n_1,
      DOC => texture_data_reg_2816_2879_3_5_n_2,
      DOD => NLW_texture_data_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2816_2879_0_2_i_1_n_0
    );
texture_data_reg_2816_2879_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2816_2879_6_8_n_0,
      DOB => texture_data_reg_2816_2879_6_8_n_1,
      DOC => texture_data_reg_2816_2879_6_8_n_2,
      DOD => NLW_texture_data_reg_2816_2879_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2816_2879_0_2_i_1_n_0
    );
texture_data_reg_2816_2879_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2816_2879_9_11_n_0,
      DOB => texture_data_reg_2816_2879_9_11_n_1,
      DOC => texture_data_reg_2816_2879_9_11_n_2,
      DOD => NLW_texture_data_reg_2816_2879_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2816_2879_0_2_i_1_n_0
    );
texture_data_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2880_2943_0_2_n_0,
      DOB => texture_data_reg_2880_2943_0_2_n_1,
      DOC => texture_data_reg_2880_2943_0_2_n_2,
      DOD => NLW_texture_data_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2880_2943_0_2_i_1_n_0
    );
texture_data_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1856_1919_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_2880_2943_0_2_i_1_n_0
    );
texture_data_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2880_2943_3_5_n_0,
      DOB => texture_data_reg_2880_2943_3_5_n_1,
      DOC => texture_data_reg_2880_2943_3_5_n_2,
      DOD => NLW_texture_data_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2880_2943_0_2_i_1_n_0
    );
texture_data_reg_2880_2943_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2880_2943_6_8_n_0,
      DOB => texture_data_reg_2880_2943_6_8_n_1,
      DOC => texture_data_reg_2880_2943_6_8_n_2,
      DOD => NLW_texture_data_reg_2880_2943_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2880_2943_0_2_i_1_n_0
    );
texture_data_reg_2880_2943_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2880_2943_9_11_n_0,
      DOB => texture_data_reg_2880_2943_9_11_n_1,
      DOC => texture_data_reg_2880_2943_9_11_n_2,
      DOD => NLW_texture_data_reg_2880_2943_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2880_2943_0_2_i_1_n_0
    );
texture_data_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4) => \rgb_out[5]_i_43_0\(3),
      ADDRA(3) => \rgb_out[2]_i_26_0\(0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_2944_3007_0_2_n_0,
      DOB => texture_data_reg_2944_3007_0_2_n_1,
      DOC => texture_data_reg_2944_3007_0_2_n_2,
      DOD => NLW_texture_data_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2944_3007_0_2_i_1_n_0
    );
texture_data_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1920_1983_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_2944_3007_0_2_i_1_n_0
    );
texture_data_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_2944_3007_3_5_n_0,
      DOB => texture_data_reg_2944_3007_3_5_n_1,
      DOC => texture_data_reg_2944_3007_3_5_n_2,
      DOD => NLW_texture_data_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2944_3007_0_2_i_1_n_0
    );
texture_data_reg_2944_3007_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_2944_3007_6_8_n_0,
      DOB => texture_data_reg_2944_3007_6_8_n_1,
      DOC => texture_data_reg_2944_3007_6_8_n_2,
      DOD => NLW_texture_data_reg_2944_3007_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2944_3007_0_2_i_1_n_0
    );
texture_data_reg_2944_3007_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_2944_3007_9_11_n_0,
      DOB => texture_data_reg_2944_3007_9_11_n_1,
      DOC => texture_data_reg_2944_3007_9_11_n_2,
      DOD => NLW_texture_data_reg_2944_3007_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_2944_3007_0_2_i_1_n_0
    );
texture_data_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3008_3071_0_2_n_0,
      DOB => texture_data_reg_3008_3071_0_2_n_1,
      DOC => texture_data_reg_3008_3071_0_2_n_2,
      DOD => NLW_texture_data_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3008_3071_0_2_i_1_n_0
    );
texture_data_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_3008_3071_0_2_i_1_n_0
    );
texture_data_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3008_3071_3_5_n_0,
      DOB => texture_data_reg_3008_3071_3_5_n_1,
      DOC => texture_data_reg_3008_3071_3_5_n_2,
      DOD => NLW_texture_data_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3008_3071_0_2_i_1_n_0
    );
texture_data_reg_3008_3071_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3008_3071_6_8_n_0,
      DOB => texture_data_reg_3008_3071_6_8_n_1,
      DOC => texture_data_reg_3008_3071_6_8_n_2,
      DOD => NLW_texture_data_reg_3008_3071_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3008_3071_0_2_i_1_n_0
    );
texture_data_reg_3008_3071_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3008_3071_9_11_n_0,
      DOB => texture_data_reg_3008_3071_9_11_n_1,
      DOC => texture_data_reg_3008_3071_9_11_n_2,
      DOD => NLW_texture_data_reg_3008_3071_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3008_3071_0_2_i_1_n_0
    );
texture_data_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3072_3135_0_2_n_0,
      DOB => texture_data_reg_3072_3135_0_2_n_1,
      DOC => texture_data_reg_3072_3135_0_2_n_2,
      DOD => NLW_texture_data_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3072_3135_0_2_i_1_n_0
    );
texture_data_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_3072_3135_0_2_i_1_n_0
    );
texture_data_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3072_3135_3_5_n_0,
      DOB => texture_data_reg_3072_3135_3_5_n_1,
      DOC => texture_data_reg_3072_3135_3_5_n_2,
      DOD => NLW_texture_data_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3072_3135_0_2_i_1_n_0
    );
texture_data_reg_3072_3135_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3072_3135_6_8_n_0,
      DOB => texture_data_reg_3072_3135_6_8_n_1,
      DOC => texture_data_reg_3072_3135_6_8_n_2,
      DOD => NLW_texture_data_reg_3072_3135_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3072_3135_0_2_i_1_n_0
    );
texture_data_reg_3072_3135_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3072_3135_9_11_n_0,
      DOB => texture_data_reg_3072_3135_9_11_n_1,
      DOC => texture_data_reg_3072_3135_9_11_n_2,
      DOD => NLW_texture_data_reg_3072_3135_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3072_3135_0_2_i_1_n_0
    );
texture_data_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3136_3199_0_2_n_0,
      DOB => texture_data_reg_3136_3199_0_2_n_1,
      DOC => texture_data_reg_3136_3199_0_2_n_2,
      DOD => NLW_texture_data_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3136_3199_0_2_i_1_n_0
    );
texture_data_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1088_1151_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_3136_3199_0_2_i_1_n_0
    );
texture_data_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3136_3199_3_5_n_0,
      DOB => texture_data_reg_3136_3199_3_5_n_1,
      DOC => texture_data_reg_3136_3199_3_5_n_2,
      DOD => NLW_texture_data_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3136_3199_0_2_i_1_n_0
    );
texture_data_reg_3136_3199_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3136_3199_6_8_n_0,
      DOB => texture_data_reg_3136_3199_6_8_n_1,
      DOC => texture_data_reg_3136_3199_6_8_n_2,
      DOD => NLW_texture_data_reg_3136_3199_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3136_3199_0_2_i_1_n_0
    );
texture_data_reg_3136_3199_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3136_3199_9_11_n_0,
      DOB => texture_data_reg_3136_3199_9_11_n_1,
      DOC => texture_data_reg_3136_3199_9_11_n_2,
      DOD => NLW_texture_data_reg_3136_3199_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3136_3199_0_2_i_1_n_0
    );
texture_data_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3200_3263_0_2_n_0,
      DOB => texture_data_reg_3200_3263_0_2_n_1,
      DOC => texture_data_reg_3200_3263_0_2_n_2,
      DOD => NLW_texture_data_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3200_3263_0_2_i_1_n_0
    );
texture_data_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1152_1215_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_3200_3263_0_2_i_1_n_0
    );
texture_data_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3200_3263_3_5_n_0,
      DOB => texture_data_reg_3200_3263_3_5_n_1,
      DOC => texture_data_reg_3200_3263_3_5_n_2,
      DOD => NLW_texture_data_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3200_3263_0_2_i_1_n_0
    );
texture_data_reg_3200_3263_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3200_3263_6_8_n_0,
      DOB => texture_data_reg_3200_3263_6_8_n_1,
      DOC => texture_data_reg_3200_3263_6_8_n_2,
      DOD => NLW_texture_data_reg_3200_3263_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3200_3263_0_2_i_1_n_0
    );
texture_data_reg_3200_3263_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3200_3263_9_11_n_0,
      DOB => texture_data_reg_3200_3263_9_11_n_1,
      DOC => texture_data_reg_3200_3263_9_11_n_2,
      DOD => NLW_texture_data_reg_3200_3263_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3200_3263_0_2_i_1_n_0
    );
texture_data_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRC(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5 downto 3) => ADDRC(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_320_383_0_2_n_0,
      DOB => texture_data_reg_320_383_0_2_n_1,
      DOC => texture_data_reg_320_383_0_2_n_2,
      DOD => NLW_texture_data_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_320_383_0_2_i_1_n_0
    );
texture_data_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_320_383_0_2_i_1_n_0
    );
texture_data_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_320_383_3_5_n_0,
      DOB => texture_data_reg_320_383_3_5_n_1,
      DOC => texture_data_reg_320_383_3_5_n_2,
      DOD => NLW_texture_data_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_320_383_0_2_i_1_n_0
    );
texture_data_reg_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_320_383_6_8_n_0,
      DOB => texture_data_reg_320_383_6_8_n_1,
      DOC => texture_data_reg_320_383_6_8_n_2,
      DOD => NLW_texture_data_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_320_383_0_2_i_1_n_0
    );
texture_data_reg_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_320_383_9_11_n_0,
      DOB => texture_data_reg_320_383_9_11_n_1,
      DOC => texture_data_reg_320_383_9_11_n_2,
      DOD => NLW_texture_data_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_320_383_0_2_i_1_n_0
    );
texture_data_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3264_3327_0_2_n_0,
      DOB => texture_data_reg_3264_3327_0_2_n_1,
      DOC => texture_data_reg_3264_3327_0_2_n_2,
      DOD => NLW_texture_data_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3264_3327_0_2_i_1_n_0
    );
texture_data_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_3264_3327_0_2_i_1_n_0
    );
texture_data_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3264_3327_3_5_n_0,
      DOB => texture_data_reg_3264_3327_3_5_n_1,
      DOC => texture_data_reg_3264_3327_3_5_n_2,
      DOD => NLW_texture_data_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3264_3327_0_2_i_1_n_0
    );
texture_data_reg_3264_3327_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3264_3327_6_8_n_0,
      DOB => texture_data_reg_3264_3327_6_8_n_1,
      DOC => texture_data_reg_3264_3327_6_8_n_2,
      DOD => NLW_texture_data_reg_3264_3327_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3264_3327_0_2_i_1_n_0
    );
texture_data_reg_3264_3327_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3264_3327_9_11_n_0,
      DOB => texture_data_reg_3264_3327_9_11_n_1,
      DOC => texture_data_reg_3264_3327_9_11_n_2,
      DOD => NLW_texture_data_reg_3264_3327_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3264_3327_0_2_i_1_n_0
    );
texture_data_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3328_3391_0_2_n_0,
      DOB => texture_data_reg_3328_3391_0_2_n_1,
      DOC => texture_data_reg_3328_3391_0_2_n_2,
      DOD => NLW_texture_data_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3328_3391_0_2_i_1_n_0
    );
texture_data_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[12]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_3328_3391_0_2_i_1_n_0
    );
texture_data_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3328_3391_3_5_n_0,
      DOB => texture_data_reg_3328_3391_3_5_n_1,
      DOC => texture_data_reg_3328_3391_3_5_n_2,
      DOD => NLW_texture_data_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3328_3391_0_2_i_1_n_0
    );
texture_data_reg_3328_3391_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3328_3391_6_8_n_0,
      DOB => texture_data_reg_3328_3391_6_8_n_1,
      DOC => texture_data_reg_3328_3391_6_8_n_2,
      DOD => NLW_texture_data_reg_3328_3391_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3328_3391_0_2_i_1_n_0
    );
texture_data_reg_3328_3391_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3328_3391_9_11_n_0,
      DOB => texture_data_reg_3328_3391_9_11_n_1,
      DOC => texture_data_reg_3328_3391_9_11_n_2,
      DOD => NLW_texture_data_reg_3328_3391_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3328_3391_0_2_i_1_n_0
    );
texture_data_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3392_3455_0_2_n_0,
      DOB => texture_data_reg_3392_3455_0_2_n_1,
      DOC => texture_data_reg_3392_3455_0_2_n_2,
      DOD => NLW_texture_data_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3392_3455_0_2_i_1_n_0
    );
texture_data_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_3392_3455_0_2_i_1_n_0
    );
texture_data_reg_3392_3455_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_3392_3455_0_2_i_2_n_0
    );
texture_data_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3392_3455_3_5_n_0,
      DOB => texture_data_reg_3392_3455_3_5_n_1,
      DOC => texture_data_reg_3392_3455_3_5_n_2,
      DOD => NLW_texture_data_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3392_3455_0_2_i_1_n_0
    );
texture_data_reg_3392_3455_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3392_3455_6_8_n_0,
      DOB => texture_data_reg_3392_3455_6_8_n_1,
      DOC => texture_data_reg_3392_3455_6_8_n_2,
      DOD => NLW_texture_data_reg_3392_3455_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3392_3455_0_2_i_1_n_0
    );
texture_data_reg_3392_3455_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3392_3455_9_11_n_0,
      DOB => texture_data_reg_3392_3455_9_11_n_1,
      DOC => texture_data_reg_3392_3455_9_11_n_2,
      DOD => NLW_texture_data_reg_3392_3455_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3392_3455_0_2_i_1_n_0
    );
texture_data_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3456_3519_0_2_n_0,
      DOB => texture_data_reg_3456_3519_0_2_n_1,
      DOC => texture_data_reg_3456_3519_0_2_n_2,
      DOD => NLW_texture_data_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3456_3519_0_2_i_1_n_0
    );
texture_data_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_3456_3519_0_2_i_1_n_0
    );
texture_data_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3456_3519_3_5_n_0,
      DOB => texture_data_reg_3456_3519_3_5_n_1,
      DOC => texture_data_reg_3456_3519_3_5_n_2,
      DOD => NLW_texture_data_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3456_3519_0_2_i_1_n_0
    );
texture_data_reg_3456_3519_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3456_3519_6_8_n_0,
      DOB => texture_data_reg_3456_3519_6_8_n_1,
      DOC => texture_data_reg_3456_3519_6_8_n_2,
      DOD => NLW_texture_data_reg_3456_3519_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3456_3519_0_2_i_1_n_0
    );
texture_data_reg_3456_3519_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3456_3519_9_11_n_0,
      DOB => texture_data_reg_3456_3519_9_11_n_1,
      DOC => texture_data_reg_3456_3519_9_11_n_2,
      DOD => NLW_texture_data_reg_3456_3519_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3456_3519_0_2_i_1_n_0
    );
texture_data_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3520_3583_0_2_n_0,
      DOB => texture_data_reg_3520_3583_0_2_n_1,
      DOC => texture_data_reg_3520_3583_0_2_n_2,
      DOD => NLW_texture_data_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3520_3583_0_2_i_1_n_0
    );
texture_data_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_3520_3583_0_2_i_1_n_0
    );
texture_data_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3520_3583_3_5_n_0,
      DOB => texture_data_reg_3520_3583_3_5_n_1,
      DOC => texture_data_reg_3520_3583_3_5_n_2,
      DOD => NLW_texture_data_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3520_3583_0_2_i_1_n_0
    );
texture_data_reg_3520_3583_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3520_3583_6_8_n_0,
      DOB => texture_data_reg_3520_3583_6_8_n_1,
      DOC => texture_data_reg_3520_3583_6_8_n_2,
      DOD => NLW_texture_data_reg_3520_3583_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3520_3583_0_2_i_1_n_0
    );
texture_data_reg_3520_3583_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3520_3583_9_11_n_0,
      DOB => texture_data_reg_3520_3583_9_11_n_1,
      DOC => texture_data_reg_3520_3583_9_11_n_2,
      DOD => NLW_texture_data_reg_3520_3583_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3520_3583_0_2_i_1_n_0
    );
texture_data_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3584_3647_0_2_n_0,
      DOB => texture_data_reg_3584_3647_0_2_n_1,
      DOC => texture_data_reg_3584_3647_0_2_n_2,
      DOD => NLW_texture_data_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3584_3647_0_2_i_1_n_0
    );
texture_data_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[12]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_3584_3647_0_2_i_1_n_0
    );
texture_data_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3584_3647_3_5_n_0,
      DOB => texture_data_reg_3584_3647_3_5_n_1,
      DOC => texture_data_reg_3584_3647_3_5_n_2,
      DOD => NLW_texture_data_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3584_3647_0_2_i_1_n_0
    );
texture_data_reg_3584_3647_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3584_3647_6_8_n_0,
      DOB => texture_data_reg_3584_3647_6_8_n_1,
      DOC => texture_data_reg_3584_3647_6_8_n_2,
      DOD => NLW_texture_data_reg_3584_3647_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3584_3647_0_2_i_1_n_0
    );
texture_data_reg_3584_3647_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3584_3647_9_11_n_0,
      DOB => texture_data_reg_3584_3647_9_11_n_1,
      DOC => texture_data_reg_3584_3647_9_11_n_2,
      DOD => NLW_texture_data_reg_3584_3647_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3584_3647_0_2_i_1_n_0
    );
texture_data_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3648_3711_0_2_n_0,
      DOB => texture_data_reg_3648_3711_0_2_n_1,
      DOC => texture_data_reg_3648_3711_0_2_n_2,
      DOD => NLW_texture_data_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3648_3711_0_2_i_1_n_0
    );
texture_data_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_3648_3711_0_2_i_1_n_0
    );
texture_data_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3648_3711_3_5_n_0,
      DOB => texture_data_reg_3648_3711_3_5_n_1,
      DOC => texture_data_reg_3648_3711_3_5_n_2,
      DOD => NLW_texture_data_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3648_3711_0_2_i_1_n_0
    );
texture_data_reg_3648_3711_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3648_3711_6_8_n_0,
      DOB => texture_data_reg_3648_3711_6_8_n_1,
      DOC => texture_data_reg_3648_3711_6_8_n_2,
      DOD => NLW_texture_data_reg_3648_3711_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3648_3711_0_2_i_1_n_0
    );
texture_data_reg_3648_3711_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3648_3711_9_11_n_0,
      DOB => texture_data_reg_3648_3711_9_11_n_1,
      DOC => texture_data_reg_3648_3711_9_11_n_2,
      DOD => NLW_texture_data_reg_3648_3711_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3648_3711_0_2_i_1_n_0
    );
texture_data_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3712_3775_0_2_n_0,
      DOB => texture_data_reg_3712_3775_0_2_n_1,
      DOC => texture_data_reg_3712_3775_0_2_n_2,
      DOD => NLW_texture_data_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3712_3775_0_2_i_1_n_0
    );
texture_data_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_3712_3775_0_2_i_1_n_0
    );
texture_data_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3712_3775_3_5_n_0,
      DOB => texture_data_reg_3712_3775_3_5_n_1,
      DOC => texture_data_reg_3712_3775_3_5_n_2,
      DOD => NLW_texture_data_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3712_3775_0_2_i_1_n_0
    );
texture_data_reg_3712_3775_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3712_3775_6_8_n_0,
      DOB => texture_data_reg_3712_3775_6_8_n_1,
      DOC => texture_data_reg_3712_3775_6_8_n_2,
      DOD => NLW_texture_data_reg_3712_3775_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3712_3775_0_2_i_1_n_0
    );
texture_data_reg_3712_3775_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3712_3775_9_11_n_0,
      DOB => texture_data_reg_3712_3775_9_11_n_1,
      DOC => texture_data_reg_3712_3775_9_11_n_2,
      DOD => NLW_texture_data_reg_3712_3775_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3712_3775_0_2_i_1_n_0
    );
texture_data_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3776_3839_0_2_n_0,
      DOB => texture_data_reg_3776_3839_0_2_n_1,
      DOC => texture_data_reg_3776_3839_0_2_n_2,
      DOD => NLW_texture_data_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3776_3839_0_2_i_1_n_0
    );
texture_data_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_3776_3839_0_2_i_1_n_0
    );
texture_data_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3776_3839_3_5_n_0,
      DOB => texture_data_reg_3776_3839_3_5_n_1,
      DOC => texture_data_reg_3776_3839_3_5_n_2,
      DOD => NLW_texture_data_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3776_3839_0_2_i_1_n_0
    );
texture_data_reg_3776_3839_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3776_3839_6_8_n_0,
      DOB => texture_data_reg_3776_3839_6_8_n_1,
      DOC => texture_data_reg_3776_3839_6_8_n_2,
      DOD => NLW_texture_data_reg_3776_3839_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3776_3839_0_2_i_1_n_0
    );
texture_data_reg_3776_3839_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3776_3839_9_11_n_0,
      DOB => texture_data_reg_3776_3839_9_11_n_1,
      DOC => texture_data_reg_3776_3839_9_11_n_2,
      DOD => NLW_texture_data_reg_3776_3839_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3776_3839_0_2_i_1_n_0
    );
texture_data_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3840_3903_0_2_n_0,
      DOB => texture_data_reg_3840_3903_0_2_n_1,
      DOC => texture_data_reg_3840_3903_0_2_n_2,
      DOD => NLW_texture_data_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3840_3903_0_2_i_1_n_0
    );
texture_data_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => texture_data_reg_0_63_0_2_i_3_n_0,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_3840_3903_0_2_i_1_n_0
    );
texture_data_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3840_3903_3_5_n_0,
      DOB => texture_data_reg_3840_3903_3_5_n_1,
      DOC => texture_data_reg_3840_3903_3_5_n_2,
      DOD => NLW_texture_data_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3840_3903_0_2_i_1_n_0
    );
texture_data_reg_3840_3903_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1) => \rgb_out[8]_i_19_0\(1),
      ADDRA(0) => \rgb_out[8]_i_12_0\,
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1) => \rgb_out[8]_i_19_0\(1),
      ADDRB(0) => \rgb_out[8]_i_12_0\,
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1) => \rgb_out[8]_i_19_0\(1),
      ADDRC(0) => \rgb_out[8]_i_12_0\,
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3840_3903_6_8_n_0,
      DOB => texture_data_reg_3840_3903_6_8_n_1,
      DOC => texture_data_reg_3840_3903_6_8_n_2,
      DOD => NLW_texture_data_reg_3840_3903_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3840_3903_0_2_i_1_n_0
    );
texture_data_reg_3840_3903_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3840_3903_9_11_n_0,
      DOB => texture_data_reg_3840_3903_9_11_n_1,
      DOC => texture_data_reg_3840_3903_9_11_n_2,
      DOD => NLW_texture_data_reg_3840_3903_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3840_3903_0_2_i_1_n_0
    );
texture_data_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRC(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5 downto 3) => ADDRC(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_384_447_0_2_n_0,
      DOB => texture_data_reg_384_447_0_2_n_1,
      DOC => texture_data_reg_384_447_0_2_n_2,
      DOD => NLW_texture_data_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_384_447_0_2_i_1_n_0
    );
texture_data_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_384_447_0_2_i_1_n_0
    );
texture_data_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_384_447_3_5_n_0,
      DOB => texture_data_reg_384_447_3_5_n_1,
      DOC => texture_data_reg_384_447_3_5_n_2,
      DOD => NLW_texture_data_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_384_447_0_2_i_1_n_0
    );
texture_data_reg_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_384_447_6_8_n_0,
      DOB => texture_data_reg_384_447_6_8_n_1,
      DOC => texture_data_reg_384_447_6_8_n_2,
      DOD => NLW_texture_data_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_384_447_0_2_i_1_n_0
    );
texture_data_reg_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_384_447_9_11_n_0,
      DOB => texture_data_reg_384_447_9_11_n_1,
      DOC => texture_data_reg_384_447_9_11_n_2,
      DOD => NLW_texture_data_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_384_447_0_2_i_1_n_0
    );
texture_data_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3904_3967_0_2_n_0,
      DOB => texture_data_reg_3904_3967_0_2_n_1,
      DOC => texture_data_reg_3904_3967_0_2_n_2,
      DOD => NLW_texture_data_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3904_3967_0_2_i_1_n_0
    );
texture_data_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1856_1919_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_3904_3967_0_2_i_1_n_0
    );
texture_data_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3904_3967_3_5_n_0,
      DOB => texture_data_reg_3904_3967_3_5_n_1,
      DOC => texture_data_reg_3904_3967_3_5_n_2,
      DOD => NLW_texture_data_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3904_3967_0_2_i_1_n_0
    );
texture_data_reg_3904_3967_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1) => \rgb_out[8]_i_19_0\(1),
      ADDRA(0) => \rgb_out[8]_i_12_0\,
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1) => \rgb_out[8]_i_19_0\(1),
      ADDRB(0) => \rgb_out[8]_i_12_0\,
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1) => \rgb_out[8]_i_19_0\(1),
      ADDRC(0) => \rgb_out[8]_i_12_0\,
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3904_3967_6_8_n_0,
      DOB => texture_data_reg_3904_3967_6_8_n_1,
      DOC => texture_data_reg_3904_3967_6_8_n_2,
      DOD => NLW_texture_data_reg_3904_3967_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3904_3967_0_2_i_1_n_0
    );
texture_data_reg_3904_3967_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3904_3967_9_11_n_0,
      DOB => texture_data_reg_3904_3967_9_11_n_1,
      DOC => texture_data_reg_3904_3967_9_11_n_2,
      DOD => NLW_texture_data_reg_3904_3967_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3904_3967_0_2_i_1_n_0
    );
texture_data_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_3968_4031_0_2_n_0,
      DOB => texture_data_reg_3968_4031_0_2_n_1,
      DOC => texture_data_reg_3968_4031_0_2_n_2,
      DOD => NLW_texture_data_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3968_4031_0_2_i_1_n_0
    );
texture_data_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1920_1983_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_3968_4031_0_2_i_1_n_0
    );
texture_data_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_3968_4031_3_5_n_0,
      DOB => texture_data_reg_3968_4031_3_5_n_1,
      DOC => texture_data_reg_3968_4031_3_5_n_2,
      DOD => NLW_texture_data_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3968_4031_0_2_i_1_n_0
    );
texture_data_reg_3968_4031_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1) => \rgb_out[8]_i_19_0\(1),
      ADDRB(0) => \rgb_out[8]_i_12_0\,
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1) => \rgb_out[8]_i_19_0\(1),
      ADDRC(0) => \rgb_out[8]_i_12_0\,
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_3968_4031_6_8_n_0,
      DOB => texture_data_reg_3968_4031_6_8_n_1,
      DOC => texture_data_reg_3968_4031_6_8_n_2,
      DOD => NLW_texture_data_reg_3968_4031_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3968_4031_0_2_i_1_n_0
    );
texture_data_reg_3968_4031_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_3968_4031_9_11_n_0,
      DOB => texture_data_reg_3968_4031_9_11_n_1,
      DOC => texture_data_reg_3968_4031_9_11_n_2,
      DOD => NLW_texture_data_reg_3968_4031_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_3968_4031_0_2_i_1_n_0
    );
texture_data_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => vcount_nxt(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5) => vcount_nxt(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5) => vcount_nxt(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4032_4095_0_2_n_0,
      DOB => texture_data_reg_4032_4095_0_2_n_1,
      DOC => texture_data_reg_4032_4095_0_2_n_2,
      DOD => NLW_texture_data_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4032_4095_0_2_i_1_n_0
    );
texture_data_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_4032_4095_0_2_i_1_n_0
    );
texture_data_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_19_0\(2),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_19_0\(2),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_19_0\(2),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4032_4095_3_5_n_0,
      DOB => texture_data_reg_4032_4095_3_5_n_1,
      DOC => texture_data_reg_4032_4095_3_5_n_2,
      DOD => NLW_texture_data_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4032_4095_0_2_i_1_n_0
    );
texture_data_reg_4032_4095_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_19_0\(2),
      ADDRA(4 downto 2) => \out\(4 downto 2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_19_0\(2),
      ADDRB(4 downto 2) => \out\(4 downto 2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_19_0\(2),
      ADDRC(4 downto 2) => \out\(4 downto 2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4032_4095_6_8_n_0,
      DOB => texture_data_reg_4032_4095_6_8_n_1,
      DOC => texture_data_reg_4032_4095_6_8_n_2,
      DOD => NLW_texture_data_reg_4032_4095_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4032_4095_0_2_i_1_n_0
    );
texture_data_reg_4032_4095_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_32_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5) => \rgb_out[11]_i_32_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5) => \rgb_out[11]_i_32_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_60_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4032_4095_9_11_n_0,
      DOB => texture_data_reg_4032_4095_9_11_n_1,
      DOC => texture_data_reg_4032_4095_9_11_n_2,
      DOD => NLW_texture_data_reg_4032_4095_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4032_4095_0_2_i_1_n_0
    );
texture_data_reg_4096_4159_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4096_4159_0_2_n_0,
      DOB => texture_data_reg_4096_4159_0_2_n_1,
      DOC => texture_data_reg_4096_4159_0_2_n_2,
      DOD => NLW_texture_data_reg_4096_4159_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4096_4159_0_2_i_1_n_0
    );
texture_data_reg_4096_4159_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_4096_4159_0_2_i_1_n_0
    );
texture_data_reg_4096_4159_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4096_4159_3_5_n_0,
      DOB => texture_data_reg_4096_4159_3_5_n_1,
      DOC => texture_data_reg_4096_4159_3_5_n_2,
      DOD => NLW_texture_data_reg_4096_4159_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4096_4159_0_2_i_1_n_0
    );
texture_data_reg_4096_4159_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4096_4159_6_8_n_0,
      DOB => texture_data_reg_4096_4159_6_8_n_1,
      DOC => texture_data_reg_4096_4159_6_8_n_2,
      DOD => NLW_texture_data_reg_4096_4159_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4096_4159_0_2_i_1_n_0
    );
texture_data_reg_4096_4159_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4096_4159_9_11_n_0,
      DOB => texture_data_reg_4096_4159_9_11_n_1,
      DOC => texture_data_reg_4096_4159_9_11_n_2,
      DOD => NLW_texture_data_reg_4096_4159_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4096_4159_0_2_i_1_n_0
    );
texture_data_reg_4160_4223_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4160_4223_0_2_n_0,
      DOB => texture_data_reg_4160_4223_0_2_n_1,
      DOC => texture_data_reg_4160_4223_0_2_n_2,
      DOD => NLW_texture_data_reg_4160_4223_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4160_4223_0_2_i_1_n_0
    );
texture_data_reg_4160_4223_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1088_1151_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_4160_4223_0_2_i_1_n_0
    );
texture_data_reg_4160_4223_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4160_4223_3_5_n_0,
      DOB => texture_data_reg_4160_4223_3_5_n_1,
      DOC => texture_data_reg_4160_4223_3_5_n_2,
      DOD => NLW_texture_data_reg_4160_4223_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4160_4223_0_2_i_1_n_0
    );
texture_data_reg_4160_4223_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4160_4223_6_8_n_0,
      DOB => texture_data_reg_4160_4223_6_8_n_1,
      DOC => texture_data_reg_4160_4223_6_8_n_2,
      DOD => NLW_texture_data_reg_4160_4223_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4160_4223_0_2_i_1_n_0
    );
texture_data_reg_4160_4223_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4160_4223_9_11_n_0,
      DOB => texture_data_reg_4160_4223_9_11_n_1,
      DOC => texture_data_reg_4160_4223_9_11_n_2,
      DOD => NLW_texture_data_reg_4160_4223_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4160_4223_0_2_i_1_n_0
    );
texture_data_reg_4224_4287_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4224_4287_0_2_n_0,
      DOB => texture_data_reg_4224_4287_0_2_n_1,
      DOC => texture_data_reg_4224_4287_0_2_n_2,
      DOD => NLW_texture_data_reg_4224_4287_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4224_4287_0_2_i_1_n_0
    );
texture_data_reg_4224_4287_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1152_1215_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_4224_4287_0_2_i_1_n_0
    );
texture_data_reg_4224_4287_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4224_4287_3_5_n_0,
      DOB => texture_data_reg_4224_4287_3_5_n_1,
      DOC => texture_data_reg_4224_4287_3_5_n_2,
      DOD => NLW_texture_data_reg_4224_4287_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4224_4287_0_2_i_1_n_0
    );
texture_data_reg_4224_4287_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4224_4287_6_8_n_0,
      DOB => texture_data_reg_4224_4287_6_8_n_1,
      DOC => texture_data_reg_4224_4287_6_8_n_2,
      DOD => NLW_texture_data_reg_4224_4287_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4224_4287_0_2_i_1_n_0
    );
texture_data_reg_4224_4287_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4224_4287_9_11_n_0,
      DOB => texture_data_reg_4224_4287_9_11_n_1,
      DOC => texture_data_reg_4224_4287_9_11_n_2,
      DOD => NLW_texture_data_reg_4224_4287_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4224_4287_0_2_i_1_n_0
    );
texture_data_reg_4288_4351_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4288_4351_0_2_n_0,
      DOB => texture_data_reg_4288_4351_0_2_n_1,
      DOC => texture_data_reg_4288_4351_0_2_n_2,
      DOD => NLW_texture_data_reg_4288_4351_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4288_4351_0_2_i_1_n_0
    );
texture_data_reg_4288_4351_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_4288_4351_0_2_i_1_n_0
    );
texture_data_reg_4288_4351_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4288_4351_3_5_n_0,
      DOB => texture_data_reg_4288_4351_3_5_n_1,
      DOC => texture_data_reg_4288_4351_3_5_n_2,
      DOD => NLW_texture_data_reg_4288_4351_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4288_4351_0_2_i_1_n_0
    );
texture_data_reg_4288_4351_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4288_4351_6_8_n_0,
      DOB => texture_data_reg_4288_4351_6_8_n_1,
      DOC => texture_data_reg_4288_4351_6_8_n_2,
      DOD => NLW_texture_data_reg_4288_4351_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4288_4351_0_2_i_1_n_0
    );
texture_data_reg_4288_4351_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4288_4351_9_11_n_0,
      DOB => texture_data_reg_4288_4351_9_11_n_1,
      DOC => texture_data_reg_4288_4351_9_11_n_2,
      DOD => NLW_texture_data_reg_4288_4351_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4288_4351_0_2_i_1_n_0
    );
texture_data_reg_4352_4415_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4352_4415_0_2_n_0,
      DOB => texture_data_reg_4352_4415_0_2_n_1,
      DOC => texture_data_reg_4352_4415_0_2_n_2,
      DOD => NLW_texture_data_reg_4352_4415_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4352_4415_0_2_i_1_n_0
    );
texture_data_reg_4352_4415_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_4352_4415_0_2_i_1_n_0
    );
texture_data_reg_4352_4415_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4352_4415_3_5_n_0,
      DOB => texture_data_reg_4352_4415_3_5_n_1,
      DOC => texture_data_reg_4352_4415_3_5_n_2,
      DOD => NLW_texture_data_reg_4352_4415_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4352_4415_0_2_i_1_n_0
    );
texture_data_reg_4352_4415_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4352_4415_6_8_n_0,
      DOB => texture_data_reg_4352_4415_6_8_n_1,
      DOC => texture_data_reg_4352_4415_6_8_n_2,
      DOD => NLW_texture_data_reg_4352_4415_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4352_4415_0_2_i_1_n_0
    );
texture_data_reg_4352_4415_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4352_4415_9_11_n_0,
      DOB => texture_data_reg_4352_4415_9_11_n_1,
      DOC => texture_data_reg_4352_4415_9_11_n_2,
      DOD => NLW_texture_data_reg_4352_4415_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4352_4415_0_2_i_1_n_0
    );
texture_data_reg_4416_4479_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4416_4479_0_2_n_0,
      DOB => texture_data_reg_4416_4479_0_2_n_1,
      DOC => texture_data_reg_4416_4479_0_2_n_2,
      DOD => NLW_texture_data_reg_4416_4479_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4416_4479_0_2_i_1_n_0
    );
texture_data_reg_4416_4479_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_4416_4479_0_2_i_1_n_0
    );
texture_data_reg_4416_4479_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4416_4479_3_5_n_0,
      DOB => texture_data_reg_4416_4479_3_5_n_1,
      DOC => texture_data_reg_4416_4479_3_5_n_2,
      DOD => NLW_texture_data_reg_4416_4479_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4416_4479_0_2_i_1_n_0
    );
texture_data_reg_4416_4479_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4416_4479_6_8_n_0,
      DOB => texture_data_reg_4416_4479_6_8_n_1,
      DOC => texture_data_reg_4416_4479_6_8_n_2,
      DOD => NLW_texture_data_reg_4416_4479_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4416_4479_0_2_i_1_n_0
    );
texture_data_reg_4416_4479_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4416_4479_9_11_n_0,
      DOB => texture_data_reg_4416_4479_9_11_n_1,
      DOC => texture_data_reg_4416_4479_9_11_n_2,
      DOD => NLW_texture_data_reg_4416_4479_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4416_4479_0_2_i_1_n_0
    );
texture_data_reg_4480_4543_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4480_4543_0_2_n_0,
      DOB => texture_data_reg_4480_4543_0_2_n_1,
      DOC => texture_data_reg_4480_4543_0_2_n_2,
      DOD => NLW_texture_data_reg_4480_4543_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4480_4543_0_2_i_1_n_0
    );
texture_data_reg_4480_4543_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_4480_4543_0_2_i_1_n_0
    );
texture_data_reg_4480_4543_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4480_4543_3_5_n_0,
      DOB => texture_data_reg_4480_4543_3_5_n_1,
      DOC => texture_data_reg_4480_4543_3_5_n_2,
      DOD => NLW_texture_data_reg_4480_4543_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4480_4543_0_2_i_1_n_0
    );
texture_data_reg_4480_4543_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4480_4543_6_8_n_0,
      DOB => texture_data_reg_4480_4543_6_8_n_1,
      DOC => texture_data_reg_4480_4543_6_8_n_2,
      DOD => NLW_texture_data_reg_4480_4543_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4480_4543_0_2_i_1_n_0
    );
texture_data_reg_4480_4543_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4480_4543_9_11_n_0,
      DOB => texture_data_reg_4480_4543_9_11_n_1,
      DOC => texture_data_reg_4480_4543_9_11_n_2,
      DOD => NLW_texture_data_reg_4480_4543_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4480_4543_0_2_i_1_n_0
    );
texture_data_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4) => \rgb_out[2]_i_26_0\(1),
      ADDRB(3) => ADDRC(2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_448_511_0_2_n_0,
      DOB => texture_data_reg_448_511_0_2_n_1,
      DOC => texture_data_reg_448_511_0_2_n_2,
      DOD => NLW_texture_data_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_448_511_0_2_i_1_n_0
    );
texture_data_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_448_511_0_2_i_1_n_0
    );
texture_data_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_448_511_3_5_n_0,
      DOB => texture_data_reg_448_511_3_5_n_1,
      DOC => texture_data_reg_448_511_3_5_n_2,
      DOD => NLW_texture_data_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_448_511_0_2_i_1_n_0
    );
texture_data_reg_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_448_511_6_8_n_0,
      DOB => texture_data_reg_448_511_6_8_n_1,
      DOC => texture_data_reg_448_511_6_8_n_2,
      DOD => NLW_texture_data_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_448_511_0_2_i_1_n_0
    );
texture_data_reg_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_448_511_9_11_n_0,
      DOB => texture_data_reg_448_511_9_11_n_1,
      DOC => texture_data_reg_448_511_9_11_n_2,
      DOD => NLW_texture_data_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_448_511_0_2_i_1_n_0
    );
texture_data_reg_4544_4607_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4544_4607_0_2_n_0,
      DOB => texture_data_reg_4544_4607_0_2_n_1,
      DOC => texture_data_reg_4544_4607_0_2_n_2,
      DOD => NLW_texture_data_reg_4544_4607_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4544_4607_0_2_i_1_n_0
    );
texture_data_reg_4544_4607_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_4544_4607_0_2_i_1_n_0
    );
texture_data_reg_4544_4607_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4544_4607_3_5_n_0,
      DOB => texture_data_reg_4544_4607_3_5_n_1,
      DOC => texture_data_reg_4544_4607_3_5_n_2,
      DOD => NLW_texture_data_reg_4544_4607_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4544_4607_0_2_i_1_n_0
    );
texture_data_reg_4544_4607_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4544_4607_6_8_n_0,
      DOB => texture_data_reg_4544_4607_6_8_n_1,
      DOC => texture_data_reg_4544_4607_6_8_n_2,
      DOD => NLW_texture_data_reg_4544_4607_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4544_4607_0_2_i_1_n_0
    );
texture_data_reg_4544_4607_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4544_4607_9_11_n_0,
      DOB => texture_data_reg_4544_4607_9_11_n_1,
      DOC => texture_data_reg_4544_4607_9_11_n_2,
      DOD => NLW_texture_data_reg_4544_4607_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4544_4607_0_2_i_1_n_0
    );
texture_data_reg_4608_4671_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4608_4671_0_2_n_0,
      DOB => texture_data_reg_4608_4671_0_2_n_1,
      DOC => texture_data_reg_4608_4671_0_2_n_2,
      DOD => NLW_texture_data_reg_4608_4671_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4608_4671_0_2_i_1_n_0
    );
texture_data_reg_4608_4671_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_4608_4671_0_2_i_1_n_0
    );
texture_data_reg_4608_4671_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4608_4671_3_5_n_0,
      DOB => texture_data_reg_4608_4671_3_5_n_1,
      DOC => texture_data_reg_4608_4671_3_5_n_2,
      DOD => NLW_texture_data_reg_4608_4671_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4608_4671_0_2_i_1_n_0
    );
texture_data_reg_4608_4671_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[5]_i_19_0\(1),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[5]_i_19_0\(1),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4608_4671_6_8_n_0,
      DOB => texture_data_reg_4608_4671_6_8_n_1,
      DOC => texture_data_reg_4608_4671_6_8_n_2,
      DOD => NLW_texture_data_reg_4608_4671_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4608_4671_0_2_i_1_n_0
    );
texture_data_reg_4608_4671_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[11]_i_60_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4608_4671_9_11_n_0,
      DOB => texture_data_reg_4608_4671_9_11_n_1,
      DOC => texture_data_reg_4608_4671_9_11_n_2,
      DOD => NLW_texture_data_reg_4608_4671_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4608_4671_0_2_i_1_n_0
    );
texture_data_reg_4672_4735_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4672_4735_0_2_n_0,
      DOB => texture_data_reg_4672_4735_0_2_n_1,
      DOC => texture_data_reg_4672_4735_0_2_n_2,
      DOD => NLW_texture_data_reg_4672_4735_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4672_4735_0_2_i_1_n_0
    );
texture_data_reg_4672_4735_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_4672_4735_0_2_i_1_n_0
    );
texture_data_reg_4672_4735_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4672_4735_3_5_n_0,
      DOB => texture_data_reg_4672_4735_3_5_n_1,
      DOC => texture_data_reg_4672_4735_3_5_n_2,
      DOD => NLW_texture_data_reg_4672_4735_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4672_4735_0_2_i_1_n_0
    );
texture_data_reg_4672_4735_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4672_4735_6_8_n_0,
      DOB => texture_data_reg_4672_4735_6_8_n_1,
      DOC => texture_data_reg_4672_4735_6_8_n_2,
      DOD => NLW_texture_data_reg_4672_4735_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4672_4735_0_2_i_1_n_0
    );
texture_data_reg_4672_4735_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4672_4735_9_11_n_0,
      DOB => texture_data_reg_4672_4735_9_11_n_1,
      DOC => texture_data_reg_4672_4735_9_11_n_2,
      DOD => NLW_texture_data_reg_4672_4735_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4672_4735_0_2_i_1_n_0
    );
texture_data_reg_4736_4799_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4736_4799_0_2_n_0,
      DOB => texture_data_reg_4736_4799_0_2_n_1,
      DOC => texture_data_reg_4736_4799_0_2_n_2,
      DOD => NLW_texture_data_reg_4736_4799_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4736_4799_0_2_i_1_n_0
    );
texture_data_reg_4736_4799_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_4736_4799_0_2_i_1_n_0
    );
texture_data_reg_4736_4799_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4736_4799_3_5_n_0,
      DOB => texture_data_reg_4736_4799_3_5_n_1,
      DOC => texture_data_reg_4736_4799_3_5_n_2,
      DOD => NLW_texture_data_reg_4736_4799_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4736_4799_0_2_i_1_n_0
    );
texture_data_reg_4736_4799_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4736_4799_6_8_n_0,
      DOB => texture_data_reg_4736_4799_6_8_n_1,
      DOC => texture_data_reg_4736_4799_6_8_n_2,
      DOD => NLW_texture_data_reg_4736_4799_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4736_4799_0_2_i_1_n_0
    );
texture_data_reg_4736_4799_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4736_4799_9_11_n_0,
      DOB => texture_data_reg_4736_4799_9_11_n_1,
      DOC => texture_data_reg_4736_4799_9_11_n_2,
      DOD => NLW_texture_data_reg_4736_4799_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4736_4799_0_2_i_1_n_0
    );
texture_data_reg_4800_4863_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4800_4863_0_2_n_0,
      DOB => texture_data_reg_4800_4863_0_2_n_1,
      DOC => texture_data_reg_4800_4863_0_2_n_2,
      DOD => NLW_texture_data_reg_4800_4863_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4800_4863_0_2_i_1_n_0
    );
texture_data_reg_4800_4863_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_4800_4863_0_2_i_1_n_0
    );
texture_data_reg_4800_4863_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4800_4863_3_5_n_0,
      DOB => texture_data_reg_4800_4863_3_5_n_1,
      DOC => texture_data_reg_4800_4863_3_5_n_2,
      DOD => NLW_texture_data_reg_4800_4863_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4800_4863_0_2_i_1_n_0
    );
texture_data_reg_4800_4863_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[5]_i_18_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_19_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4800_4863_6_8_n_0,
      DOB => texture_data_reg_4800_4863_6_8_n_1,
      DOC => texture_data_reg_4800_4863_6_8_n_2,
      DOD => NLW_texture_data_reg_4800_4863_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4800_4863_0_2_i_1_n_0
    );
texture_data_reg_4800_4863_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_32_0\(1),
      ADDRA(0) => \rgb_out[11]_i_60_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_32_0\(1),
      ADDRB(0) => \rgb_out[11]_i_60_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_32_0\(1),
      ADDRC(0) => \rgb_out[11]_i_60_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4800_4863_9_11_n_0,
      DOB => texture_data_reg_4800_4863_9_11_n_1,
      DOC => texture_data_reg_4800_4863_9_11_n_2,
      DOD => NLW_texture_data_reg_4800_4863_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4800_4863_0_2_i_1_n_0
    );
texture_data_reg_4864_4927_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4864_4927_0_2_n_0,
      DOB => texture_data_reg_4864_4927_0_2_n_1,
      DOC => texture_data_reg_4864_4927_0_2_n_2,
      DOD => NLW_texture_data_reg_4864_4927_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4864_4927_0_2_i_1_n_0
    );
texture_data_reg_4864_4927_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_4864_4927_0_2_i_1_n_0
    );
texture_data_reg_4864_4927_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4864_4927_3_5_n_0,
      DOB => texture_data_reg_4864_4927_3_5_n_1,
      DOC => texture_data_reg_4864_4927_3_5_n_2,
      DOD => NLW_texture_data_reg_4864_4927_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4864_4927_0_2_i_1_n_0
    );
texture_data_reg_4864_4927_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4) => \rgb_out[8]_i_35_0\(2),
      ADDRC(3) => \rgb_out[5]_i_18_0\(0),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4864_4927_6_8_n_0,
      DOB => texture_data_reg_4864_4927_6_8_n_1,
      DOC => texture_data_reg_4864_4927_6_8_n_2,
      DOD => NLW_texture_data_reg_4864_4927_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4864_4927_0_2_i_1_n_0
    );
texture_data_reg_4864_4927_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4864_4927_9_11_n_0,
      DOB => texture_data_reg_4864_4927_9_11_n_1,
      DOC => texture_data_reg_4864_4927_9_11_n_2,
      DOD => NLW_texture_data_reg_4864_4927_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4864_4927_0_2_i_1_n_0
    );
texture_data_reg_4928_4991_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4928_4991_0_2_n_0,
      DOB => texture_data_reg_4928_4991_0_2_n_1,
      DOC => texture_data_reg_4928_4991_0_2_n_2,
      DOD => NLW_texture_data_reg_4928_4991_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4928_4991_0_2_i_1_n_0
    );
texture_data_reg_4928_4991_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1856_1919_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_4928_4991_0_2_i_1_n_0
    );
texture_data_reg_4928_4991_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4928_4991_3_5_n_0,
      DOB => texture_data_reg_4928_4991_3_5_n_1,
      DOC => texture_data_reg_4928_4991_3_5_n_2,
      DOD => NLW_texture_data_reg_4928_4991_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4928_4991_0_2_i_1_n_0
    );
texture_data_reg_4928_4991_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4928_4991_6_8_n_0,
      DOB => texture_data_reg_4928_4991_6_8_n_1,
      DOC => texture_data_reg_4928_4991_6_8_n_2,
      DOD => NLW_texture_data_reg_4928_4991_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4928_4991_0_2_i_1_n_0
    );
texture_data_reg_4928_4991_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4928_4991_9_11_n_0,
      DOB => texture_data_reg_4928_4991_9_11_n_1,
      DOC => texture_data_reg_4928_4991_9_11_n_2,
      DOD => NLW_texture_data_reg_4928_4991_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4928_4991_0_2_i_1_n_0
    );
texture_data_reg_4992_5055_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_4992_5055_0_2_n_0,
      DOB => texture_data_reg_4992_5055_0_2_n_1,
      DOC => texture_data_reg_4992_5055_0_2_n_2,
      DOD => NLW_texture_data_reg_4992_5055_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4992_5055_0_2_i_1_n_0
    );
texture_data_reg_4992_5055_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1920_1983_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_4992_5055_0_2_i_1_n_0
    );
texture_data_reg_4992_5055_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_4992_5055_3_5_n_0,
      DOB => texture_data_reg_4992_5055_3_5_n_1,
      DOC => texture_data_reg_4992_5055_3_5_n_2,
      DOD => NLW_texture_data_reg_4992_5055_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4992_5055_0_2_i_1_n_0
    );
texture_data_reg_4992_5055_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_4992_5055_6_8_n_0,
      DOB => texture_data_reg_4992_5055_6_8_n_1,
      DOC => texture_data_reg_4992_5055_6_8_n_2,
      DOD => NLW_texture_data_reg_4992_5055_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4992_5055_0_2_i_1_n_0
    );
texture_data_reg_4992_5055_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[11]_i_60_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[11]_i_60_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[11]_i_60_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_4992_5055_9_11_n_0,
      DOB => texture_data_reg_4992_5055_9_11_n_1,
      DOC => texture_data_reg_4992_5055_9_11_n_2,
      DOD => NLW_texture_data_reg_4992_5055_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_4992_5055_0_2_i_1_n_0
    );
texture_data_reg_5056_5119_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5056_5119_0_2_n_0,
      DOB => texture_data_reg_5056_5119_0_2_n_1,
      DOC => texture_data_reg_5056_5119_0_2_n_2,
      DOD => NLW_texture_data_reg_5056_5119_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5056_5119_0_2_i_1_n_0
    );
texture_data_reg_5056_5119_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_5056_5119_0_2_i_1_n_0
    );
texture_data_reg_5056_5119_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5056_5119_3_5_n_0,
      DOB => texture_data_reg_5056_5119_3_5_n_1,
      DOC => texture_data_reg_5056_5119_3_5_n_2,
      DOD => NLW_texture_data_reg_5056_5119_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5056_5119_0_2_i_1_n_0
    );
texture_data_reg_5056_5119_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5056_5119_6_8_n_0,
      DOB => texture_data_reg_5056_5119_6_8_n_1,
      DOC => texture_data_reg_5056_5119_6_8_n_2,
      DOD => NLW_texture_data_reg_5056_5119_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5056_5119_0_2_i_1_n_0
    );
texture_data_reg_5056_5119_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[11]_i_60_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[11]_i_60_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[11]_i_60_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5056_5119_9_11_n_0,
      DOB => texture_data_reg_5056_5119_9_11_n_1,
      DOC => texture_data_reg_5056_5119_9_11_n_2,
      DOD => NLW_texture_data_reg_5056_5119_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5056_5119_0_2_i_1_n_0
    );
texture_data_reg_5120_5183_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5120_5183_0_2_n_0,
      DOB => texture_data_reg_5120_5183_0_2_n_1,
      DOC => texture_data_reg_5120_5183_0_2_n_2,
      DOD => NLW_texture_data_reg_5120_5183_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5120_5183_0_2_i_1_n_0
    );
texture_data_reg_5120_5183_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_5120_5183_0_2_i_1_n_0
    );
texture_data_reg_5120_5183_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[5]_i_43_0\(1),
      ADDRA(0) => \rgb_out[5]_i_35_0\(0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[5]_i_43_0\(1),
      ADDRB(0) => \rgb_out[5]_i_35_0\(0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5120_5183_3_5_n_0,
      DOB => texture_data_reg_5120_5183_3_5_n_1,
      DOC => texture_data_reg_5120_5183_3_5_n_2,
      DOD => NLW_texture_data_reg_5120_5183_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5120_5183_0_2_i_1_n_0
    );
texture_data_reg_5120_5183_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5120_5183_6_8_n_0,
      DOB => texture_data_reg_5120_5183_6_8_n_1,
      DOC => texture_data_reg_5120_5183_6_8_n_2,
      DOD => NLW_texture_data_reg_5120_5183_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5120_5183_0_2_i_1_n_0
    );
texture_data_reg_5120_5183_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5120_5183_9_11_n_0,
      DOB => texture_data_reg_5120_5183_9_11_n_1,
      DOC => texture_data_reg_5120_5183_9_11_n_2,
      DOD => NLW_texture_data_reg_5120_5183_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5120_5183_0_2_i_1_n_0
    );
texture_data_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_512_575_0_2_n_0,
      DOB => texture_data_reg_512_575_0_2_n_1,
      DOC => texture_data_reg_512_575_0_2_n_2,
      DOD => NLW_texture_data_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_512_575_0_2_i_1_n_0
    );
texture_data_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_512_575_0_2_i_1_n_0
    );
texture_data_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_512_575_3_5_n_0,
      DOB => texture_data_reg_512_575_3_5_n_1,
      DOC => texture_data_reg_512_575_3_5_n_2,
      DOD => NLW_texture_data_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_512_575_0_2_i_1_n_0
    );
texture_data_reg_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_512_575_6_8_n_0,
      DOB => texture_data_reg_512_575_6_8_n_1,
      DOC => texture_data_reg_512_575_6_8_n_2,
      DOD => NLW_texture_data_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_512_575_0_2_i_1_n_0
    );
texture_data_reg_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_512_575_9_11_n_0,
      DOB => texture_data_reg_512_575_9_11_n_1,
      DOC => texture_data_reg_512_575_9_11_n_2,
      DOD => NLW_texture_data_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_512_575_0_2_i_1_n_0
    );
texture_data_reg_5184_5247_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5184_5247_0_2_n_0,
      DOB => texture_data_reg_5184_5247_0_2_n_1,
      DOC => texture_data_reg_5184_5247_0_2_n_2,
      DOD => NLW_texture_data_reg_5184_5247_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5184_5247_0_2_i_1_n_0
    );
texture_data_reg_5184_5247_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1088_1151_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_5184_5247_0_2_i_1_n_0
    );
texture_data_reg_5184_5247_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[5]_i_43_0\(1),
      ADDRA(0) => \rgb_out[5]_i_35_0\(0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[5]_i_43_0\(1),
      ADDRB(0) => \rgb_out[5]_i_35_0\(0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[5]_i_43_0\(1),
      ADDRC(0) => \rgb_out[5]_i_35_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5184_5247_3_5_n_0,
      DOB => texture_data_reg_5184_5247_3_5_n_1,
      DOC => texture_data_reg_5184_5247_3_5_n_2,
      DOD => NLW_texture_data_reg_5184_5247_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5184_5247_0_2_i_1_n_0
    );
texture_data_reg_5184_5247_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5184_5247_6_8_n_0,
      DOB => texture_data_reg_5184_5247_6_8_n_1,
      DOC => texture_data_reg_5184_5247_6_8_n_2,
      DOD => NLW_texture_data_reg_5184_5247_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5184_5247_0_2_i_1_n_0
    );
texture_data_reg_5184_5247_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4) => \rgb_out[11]_i_52_0\(2),
      ADDRB(3) => \rgb_out[11]_i_60_0\(2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_60_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5184_5247_9_11_n_0,
      DOB => texture_data_reg_5184_5247_9_11_n_1,
      DOC => texture_data_reg_5184_5247_9_11_n_2,
      DOD => NLW_texture_data_reg_5184_5247_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5184_5247_0_2_i_1_n_0
    );
texture_data_reg_5248_5311_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5248_5311_0_2_n_0,
      DOB => texture_data_reg_5248_5311_0_2_n_1,
      DOC => texture_data_reg_5248_5311_0_2_n_2,
      DOD => NLW_texture_data_reg_5248_5311_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5248_5311_0_2_i_1_n_0
    );
texture_data_reg_5248_5311_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1152_1215_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_5248_5311_0_2_i_1_n_0
    );
texture_data_reg_5248_5311_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5248_5311_3_5_n_0,
      DOB => texture_data_reg_5248_5311_3_5_n_1,
      DOC => texture_data_reg_5248_5311_3_5_n_2,
      DOD => NLW_texture_data_reg_5248_5311_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5248_5311_0_2_i_1_n_0
    );
texture_data_reg_5248_5311_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5248_5311_6_8_n_0,
      DOB => texture_data_reg_5248_5311_6_8_n_1,
      DOC => texture_data_reg_5248_5311_6_8_n_2,
      DOD => NLW_texture_data_reg_5248_5311_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5248_5311_0_2_i_1_n_0
    );
texture_data_reg_5248_5311_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5248_5311_9_11_n_0,
      DOB => texture_data_reg_5248_5311_9_11_n_1,
      DOC => texture_data_reg_5248_5311_9_11_n_2,
      DOD => NLW_texture_data_reg_5248_5311_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5248_5311_0_2_i_1_n_0
    );
texture_data_reg_5312_5375_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5312_5375_0_2_n_0,
      DOB => texture_data_reg_5312_5375_0_2_n_1,
      DOC => texture_data_reg_5312_5375_0_2_n_2,
      DOD => NLW_texture_data_reg_5312_5375_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5312_5375_0_2_i_1_n_0
    );
texture_data_reg_5312_5375_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_5312_5375_0_2_i_1_n_0
    );
texture_data_reg_5312_5375_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5312_5375_3_5_n_0,
      DOB => texture_data_reg_5312_5375_3_5_n_1,
      DOC => texture_data_reg_5312_5375_3_5_n_2,
      DOD => NLW_texture_data_reg_5312_5375_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5312_5375_0_2_i_1_n_0
    );
texture_data_reg_5312_5375_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5312_5375_6_8_n_0,
      DOB => texture_data_reg_5312_5375_6_8_n_1,
      DOC => texture_data_reg_5312_5375_6_8_n_2,
      DOD => NLW_texture_data_reg_5312_5375_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5312_5375_0_2_i_1_n_0
    );
texture_data_reg_5312_5375_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5312_5375_9_11_n_0,
      DOB => texture_data_reg_5312_5375_9_11_n_1,
      DOC => texture_data_reg_5312_5375_9_11_n_2,
      DOD => NLW_texture_data_reg_5312_5375_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5312_5375_0_2_i_1_n_0
    );
texture_data_reg_5376_5439_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5376_5439_0_2_n_0,
      DOB => texture_data_reg_5376_5439_0_2_n_1,
      DOC => texture_data_reg_5376_5439_0_2_n_2,
      DOD => NLW_texture_data_reg_5376_5439_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5376_5439_0_2_i_1_n_0
    );
texture_data_reg_5376_5439_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[11]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_5376_5439_0_2_i_1_n_0
    );
texture_data_reg_5376_5439_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5376_5439_3_5_n_0,
      DOB => texture_data_reg_5376_5439_3_5_n_1,
      DOC => texture_data_reg_5376_5439_3_5_n_2,
      DOD => NLW_texture_data_reg_5376_5439_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5376_5439_0_2_i_1_n_0
    );
texture_data_reg_5376_5439_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5376_5439_6_8_n_0,
      DOB => texture_data_reg_5376_5439_6_8_n_1,
      DOC => texture_data_reg_5376_5439_6_8_n_2,
      DOD => NLW_texture_data_reg_5376_5439_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5376_5439_0_2_i_1_n_0
    );
texture_data_reg_5376_5439_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5376_5439_9_11_n_0,
      DOB => texture_data_reg_5376_5439_9_11_n_1,
      DOC => texture_data_reg_5376_5439_9_11_n_2,
      DOD => NLW_texture_data_reg_5376_5439_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5376_5439_0_2_i_1_n_0
    );
texture_data_reg_5440_5503_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5440_5503_0_2_n_0,
      DOB => texture_data_reg_5440_5503_0_2_n_1,
      DOC => texture_data_reg_5440_5503_0_2_n_2,
      DOD => NLW_texture_data_reg_5440_5503_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5440_5503_0_2_i_1_n_0
    );
texture_data_reg_5440_5503_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_5440_5503_0_2_i_2_n_0,
      O => texture_data_reg_5440_5503_0_2_i_1_n_0
    );
texture_data_reg_5440_5503_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_5440_5503_0_2_i_2_n_0
    );
texture_data_reg_5440_5503_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5440_5503_3_5_n_0,
      DOB => texture_data_reg_5440_5503_3_5_n_1,
      DOC => texture_data_reg_5440_5503_3_5_n_2,
      DOD => NLW_texture_data_reg_5440_5503_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5440_5503_0_2_i_1_n_0
    );
texture_data_reg_5440_5503_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5440_5503_6_8_n_0,
      DOB => texture_data_reg_5440_5503_6_8_n_1,
      DOC => texture_data_reg_5440_5503_6_8_n_2,
      DOD => NLW_texture_data_reg_5440_5503_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5440_5503_0_2_i_1_n_0
    );
texture_data_reg_5440_5503_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5440_5503_9_11_n_0,
      DOB => texture_data_reg_5440_5503_9_11_n_1,
      DOC => texture_data_reg_5440_5503_9_11_n_2,
      DOD => NLW_texture_data_reg_5440_5503_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5440_5503_0_2_i_1_n_0
    );
texture_data_reg_5504_5567_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5504_5567_0_2_n_0,
      DOB => texture_data_reg_5504_5567_0_2_n_1,
      DOC => texture_data_reg_5504_5567_0_2_n_2,
      DOD => NLW_texture_data_reg_5504_5567_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5504_5567_0_2_i_1_n_0
    );
texture_data_reg_5504_5567_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_5440_5503_0_2_i_2_n_0,
      O => texture_data_reg_5504_5567_0_2_i_1_n_0
    );
texture_data_reg_5504_5567_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4) => \rgb_out[5]_i_35_0\(3),
      ADDRC(3) => \rgb_out[5]_i_43_0\(2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5504_5567_3_5_n_0,
      DOB => texture_data_reg_5504_5567_3_5_n_1,
      DOC => texture_data_reg_5504_5567_3_5_n_2,
      DOD => NLW_texture_data_reg_5504_5567_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5504_5567_0_2_i_1_n_0
    );
texture_data_reg_5504_5567_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5504_5567_6_8_n_0,
      DOB => texture_data_reg_5504_5567_6_8_n_1,
      DOC => texture_data_reg_5504_5567_6_8_n_2,
      DOD => NLW_texture_data_reg_5504_5567_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5504_5567_0_2_i_1_n_0
    );
texture_data_reg_5504_5567_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5504_5567_9_11_n_0,
      DOB => texture_data_reg_5504_5567_9_11_n_1,
      DOC => texture_data_reg_5504_5567_9_11_n_2,
      DOD => NLW_texture_data_reg_5504_5567_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5504_5567_0_2_i_1_n_0
    );
texture_data_reg_5568_5631_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5568_5631_0_2_n_0,
      DOB => texture_data_reg_5568_5631_0_2_n_1,
      DOC => texture_data_reg_5568_5631_0_2_n_2,
      DOD => NLW_texture_data_reg_5568_5631_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5568_5631_0_2_i_1_n_0
    );
texture_data_reg_5568_5631_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_5568_5631_0_2_i_1_n_0
    );
texture_data_reg_5568_5631_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5568_5631_3_5_n_0,
      DOB => texture_data_reg_5568_5631_3_5_n_1,
      DOC => texture_data_reg_5568_5631_3_5_n_2,
      DOD => NLW_texture_data_reg_5568_5631_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5568_5631_0_2_i_1_n_0
    );
texture_data_reg_5568_5631_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5568_5631_6_8_n_0,
      DOB => texture_data_reg_5568_5631_6_8_n_1,
      DOC => texture_data_reg_5568_5631_6_8_n_2,
      DOD => NLW_texture_data_reg_5568_5631_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5568_5631_0_2_i_1_n_0
    );
texture_data_reg_5568_5631_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5568_5631_9_11_n_0,
      DOB => texture_data_reg_5568_5631_9_11_n_1,
      DOC => texture_data_reg_5568_5631_9_11_n_2,
      DOD => NLW_texture_data_reg_5568_5631_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5568_5631_0_2_i_1_n_0
    );
texture_data_reg_5632_5695_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_43_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5632_5695_0_2_n_0,
      DOB => texture_data_reg_5632_5695_0_2_n_1,
      DOC => texture_data_reg_5632_5695_0_2_n_2,
      DOD => NLW_texture_data_reg_5632_5695_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5632_5695_0_2_i_1_n_0
    );
texture_data_reg_5632_5695_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[11]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_5632_5695_0_2_i_1_n_0
    );
texture_data_reg_5632_5695_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5632_5695_3_5_n_0,
      DOB => texture_data_reg_5632_5695_3_5_n_1,
      DOC => texture_data_reg_5632_5695_3_5_n_2,
      DOD => NLW_texture_data_reg_5632_5695_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5632_5695_0_2_i_1_n_0
    );
texture_data_reg_5632_5695_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5632_5695_6_8_n_0,
      DOB => texture_data_reg_5632_5695_6_8_n_1,
      DOC => texture_data_reg_5632_5695_6_8_n_2,
      DOD => NLW_texture_data_reg_5632_5695_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5632_5695_0_2_i_1_n_0
    );
texture_data_reg_5632_5695_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5632_5695_9_11_n_0,
      DOB => texture_data_reg_5632_5695_9_11_n_1,
      DOC => texture_data_reg_5632_5695_9_11_n_2,
      DOD => NLW_texture_data_reg_5632_5695_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5632_5695_0_2_i_1_n_0
    );
texture_data_reg_5696_5759_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5696_5759_0_2_n_0,
      DOB => texture_data_reg_5696_5759_0_2_n_1,
      DOC => texture_data_reg_5696_5759_0_2_n_2,
      DOD => NLW_texture_data_reg_5696_5759_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5696_5759_0_2_i_1_n_0
    );
texture_data_reg_5696_5759_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_5440_5503_0_2_i_2_n_0,
      O => texture_data_reg_5696_5759_0_2_i_1_n_0
    );
texture_data_reg_5696_5759_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5696_5759_3_5_n_0,
      DOB => texture_data_reg_5696_5759_3_5_n_1,
      DOC => texture_data_reg_5696_5759_3_5_n_2,
      DOD => NLW_texture_data_reg_5696_5759_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5696_5759_0_2_i_1_n_0
    );
texture_data_reg_5696_5759_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5696_5759_6_8_n_0,
      DOB => texture_data_reg_5696_5759_6_8_n_1,
      DOC => texture_data_reg_5696_5759_6_8_n_2,
      DOD => NLW_texture_data_reg_5696_5759_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5696_5759_0_2_i_1_n_0
    );
texture_data_reg_5696_5759_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5696_5759_9_11_n_0,
      DOB => texture_data_reg_5696_5759_9_11_n_1,
      DOC => texture_data_reg_5696_5759_9_11_n_2,
      DOD => NLW_texture_data_reg_5696_5759_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5696_5759_0_2_i_1_n_0
    );
texture_data_reg_5760_5823_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5760_5823_0_2_n_0,
      DOB => texture_data_reg_5760_5823_0_2_n_1,
      DOC => texture_data_reg_5760_5823_0_2_n_2,
      DOD => NLW_texture_data_reg_5760_5823_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5760_5823_0_2_i_1_n_0
    );
texture_data_reg_5760_5823_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_5440_5503_0_2_i_2_n_0,
      O => texture_data_reg_5760_5823_0_2_i_1_n_0
    );
texture_data_reg_5760_5823_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5760_5823_3_5_n_0,
      DOB => texture_data_reg_5760_5823_3_5_n_1,
      DOC => texture_data_reg_5760_5823_3_5_n_2,
      DOD => NLW_texture_data_reg_5760_5823_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5760_5823_0_2_i_1_n_0
    );
texture_data_reg_5760_5823_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5760_5823_6_8_n_0,
      DOB => texture_data_reg_5760_5823_6_8_n_1,
      DOC => texture_data_reg_5760_5823_6_8_n_2,
      DOD => NLW_texture_data_reg_5760_5823_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5760_5823_0_2_i_1_n_0
    );
texture_data_reg_5760_5823_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5760_5823_9_11_n_0,
      DOB => texture_data_reg_5760_5823_9_11_n_1,
      DOC => texture_data_reg_5760_5823_9_11_n_2,
      DOD => NLW_texture_data_reg_5760_5823_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5760_5823_0_2_i_1_n_0
    );
texture_data_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_576_639_0_2_n_0,
      DOB => texture_data_reg_576_639_0_2_n_1,
      DOC => texture_data_reg_576_639_0_2_n_2,
      DOD => NLW_texture_data_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_576_639_0_2_i_1_n_0
    );
texture_data_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_576_639_0_2_i_1_n_0
    );
texture_data_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_576_639_3_5_n_0,
      DOB => texture_data_reg_576_639_3_5_n_1,
      DOC => texture_data_reg_576_639_3_5_n_2,
      DOD => NLW_texture_data_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_576_639_0_2_i_1_n_0
    );
texture_data_reg_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_576_639_6_8_n_0,
      DOB => texture_data_reg_576_639_6_8_n_1,
      DOC => texture_data_reg_576_639_6_8_n_2,
      DOD => NLW_texture_data_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_576_639_0_2_i_1_n_0
    );
texture_data_reg_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_576_639_9_11_n_0,
      DOB => texture_data_reg_576_639_9_11_n_1,
      DOC => texture_data_reg_576_639_9_11_n_2,
      DOD => NLW_texture_data_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_576_639_0_2_i_1_n_0
    );
texture_data_reg_5824_5887_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5824_5887_0_2_n_0,
      DOB => texture_data_reg_5824_5887_0_2_n_1,
      DOC => texture_data_reg_5824_5887_0_2_n_2,
      DOD => NLW_texture_data_reg_5824_5887_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5824_5887_0_2_i_1_n_0
    );
texture_data_reg_5824_5887_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_5824_5887_0_2_i_1_n_0
    );
texture_data_reg_5824_5887_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5824_5887_3_5_n_0,
      DOB => texture_data_reg_5824_5887_3_5_n_1,
      DOC => texture_data_reg_5824_5887_3_5_n_2,
      DOD => NLW_texture_data_reg_5824_5887_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5824_5887_0_2_i_1_n_0
    );
texture_data_reg_5824_5887_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5824_5887_6_8_n_0,
      DOB => texture_data_reg_5824_5887_6_8_n_1,
      DOC => texture_data_reg_5824_5887_6_8_n_2,
      DOD => NLW_texture_data_reg_5824_5887_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5824_5887_0_2_i_1_n_0
    );
texture_data_reg_5824_5887_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5824_5887_9_11_n_0,
      DOB => texture_data_reg_5824_5887_9_11_n_1,
      DOC => texture_data_reg_5824_5887_9_11_n_2,
      DOD => NLW_texture_data_reg_5824_5887_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5824_5887_0_2_i_1_n_0
    );
texture_data_reg_5888_5951_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[8]_i_19_0\(0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[8]_i_19_0\(0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[8]_i_19_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5888_5951_0_2_n_0,
      DOB => texture_data_reg_5888_5951_0_2_n_1,
      DOC => texture_data_reg_5888_5951_0_2_n_2,
      DOD => NLW_texture_data_reg_5888_5951_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5888_5951_0_2_i_1_n_0
    );
texture_data_reg_5888_5951_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => texture_data_reg_0_63_0_2_i_3_n_0,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_5888_5951_0_2_i_1_n_0
    );
texture_data_reg_5888_5951_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5888_5951_3_5_n_0,
      DOB => texture_data_reg_5888_5951_3_5_n_1,
      DOC => texture_data_reg_5888_5951_3_5_n_2,
      DOD => NLW_texture_data_reg_5888_5951_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5888_5951_0_2_i_1_n_0
    );
texture_data_reg_5888_5951_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5888_5951_6_8_n_0,
      DOB => texture_data_reg_5888_5951_6_8_n_1,
      DOC => texture_data_reg_5888_5951_6_8_n_2,
      DOD => NLW_texture_data_reg_5888_5951_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5888_5951_0_2_i_1_n_0
    );
texture_data_reg_5888_5951_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5888_5951_9_11_n_0,
      DOB => texture_data_reg_5888_5951_9_11_n_1,
      DOC => texture_data_reg_5888_5951_9_11_n_2,
      DOD => NLW_texture_data_reg_5888_5951_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5888_5951_0_2_i_1_n_0
    );
texture_data_reg_5952_6015_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_43_0\(0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_43_0\(0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[8]_i_19_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_5952_6015_0_2_n_0,
      DOB => texture_data_reg_5952_6015_0_2_n_1,
      DOC => texture_data_reg_5952_6015_0_2_n_2,
      DOD => NLW_texture_data_reg_5952_6015_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5952_6015_0_2_i_1_n_0
    );
texture_data_reg_5952_6015_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1856_1919_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_5952_6015_0_2_i_1_n_0
    );
texture_data_reg_5952_6015_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_5952_6015_3_5_n_0,
      DOB => texture_data_reg_5952_6015_3_5_n_1,
      DOC => texture_data_reg_5952_6015_3_5_n_2,
      DOD => NLW_texture_data_reg_5952_6015_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5952_6015_0_2_i_1_n_0
    );
texture_data_reg_5952_6015_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_5952_6015_6_8_n_0,
      DOB => texture_data_reg_5952_6015_6_8_n_1,
      DOC => texture_data_reg_5952_6015_6_8_n_2,
      DOD => NLW_texture_data_reg_5952_6015_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5952_6015_0_2_i_1_n_0
    );
texture_data_reg_5952_6015_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_5952_6015_9_11_n_0,
      DOB => texture_data_reg_5952_6015_9_11_n_1,
      DOC => texture_data_reg_5952_6015_9_11_n_2,
      DOD => NLW_texture_data_reg_5952_6015_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_5952_6015_0_2_i_1_n_0
    );
texture_data_reg_6016_6079_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_43_0\(0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_43_0\(0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_43_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6016_6079_0_2_n_0,
      DOB => texture_data_reg_6016_6079_0_2_n_1,
      DOC => texture_data_reg_6016_6079_0_2_n_2,
      DOD => NLW_texture_data_reg_6016_6079_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6016_6079_0_2_i_1_n_0
    );
texture_data_reg_6016_6079_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_1920_1983_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_6016_6079_0_2_i_1_n_0
    );
texture_data_reg_6016_6079_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6016_6079_3_5_n_0,
      DOB => texture_data_reg_6016_6079_3_5_n_1,
      DOC => texture_data_reg_6016_6079_3_5_n_2,
      DOD => NLW_texture_data_reg_6016_6079_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6016_6079_0_2_i_1_n_0
    );
texture_data_reg_6016_6079_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6016_6079_6_8_n_0,
      DOB => texture_data_reg_6016_6079_6_8_n_1,
      DOC => texture_data_reg_6016_6079_6_8_n_2,
      DOD => NLW_texture_data_reg_6016_6079_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6016_6079_0_2_i_1_n_0
    );
texture_data_reg_6016_6079_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6016_6079_9_11_n_0,
      DOB => texture_data_reg_6016_6079_9_11_n_1,
      DOC => texture_data_reg_6016_6079_9_11_n_2,
      DOD => NLW_texture_data_reg_6016_6079_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6016_6079_0_2_i_1_n_0
    );
texture_data_reg_6080_6143_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_43_0\(0),
      ADDRB(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_43_0\(0),
      ADDRC(5 downto 3) => \rgb_out[2]_i_43_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_43_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6080_6143_0_2_n_0,
      DOB => texture_data_reg_6080_6143_0_2_n_1,
      DOC => texture_data_reg_6080_6143_0_2_n_2,
      DOD => NLW_texture_data_reg_6080_6143_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6080_6143_0_2_i_1_n_0
    );
texture_data_reg_6080_6143_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_6080_6143_0_2_i_1_n_0
    );
texture_data_reg_6080_6143_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_43_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_43_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_43_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_35_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6080_6143_3_5_n_0,
      DOB => texture_data_reg_6080_6143_3_5_n_1,
      DOC => texture_data_reg_6080_6143_3_5_n_2,
      DOD => NLW_texture_data_reg_6080_6143_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6080_6143_0_2_i_1_n_0
    );
texture_data_reg_6080_6143_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_43_0\(0),
      ADDRA(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5) => \rgb_out[8]_i_43_0\(0),
      ADDRB(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5) => \rgb_out[8]_i_43_0\(0),
      ADDRC(4 downto 3) => \rgb_out[8]_i_35_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6080_6143_6_8_n_0,
      DOB => texture_data_reg_6080_6143_6_8_n_1,
      DOC => texture_data_reg_6080_6143_6_8_n_2,
      DOD => NLW_texture_data_reg_6080_6143_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6080_6143_0_2_i_1_n_0
    );
texture_data_reg_6080_6143_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_60_0\(4),
      ADDRA(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5) => \rgb_out[11]_i_60_0\(4),
      ADDRB(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5) => \rgb_out[11]_i_60_0\(4),
      ADDRC(4 downto 3) => \rgb_out[11]_i_52_0\(2 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6080_6143_9_11_n_0,
      DOB => texture_data_reg_6080_6143_9_11_n_1,
      DOC => texture_data_reg_6080_6143_9_11_n_2,
      DOD => NLW_texture_data_reg_6080_6143_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6080_6143_0_2_i_1_n_0
    );
texture_data_reg_6144_6207_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4) => ADDRC(3),
      ADDRC(3) => \rgb_out[2]_i_43_0\(2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6144_6207_0_2_n_0,
      DOB => texture_data_reg_6144_6207_0_2_n_1,
      DOC => texture_data_reg_6144_6207_0_2_n_2,
      DOD => NLW_texture_data_reg_6144_6207_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6144_6207_0_2_i_1_n_0
    );
texture_data_reg_6144_6207_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_6144_6207_0_2_i_1_n_0
    );
texture_data_reg_6144_6207_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6144_6207_3_5_n_0,
      DOB => texture_data_reg_6144_6207_3_5_n_1,
      DOC => texture_data_reg_6144_6207_3_5_n_2,
      DOD => NLW_texture_data_reg_6144_6207_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6144_6207_0_2_i_1_n_0
    );
texture_data_reg_6144_6207_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6144_6207_6_8_n_0,
      DOB => texture_data_reg_6144_6207_6_8_n_1,
      DOC => texture_data_reg_6144_6207_6_8_n_2,
      DOD => NLW_texture_data_reg_6144_6207_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6144_6207_0_2_i_1_n_0
    );
texture_data_reg_6144_6207_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6144_6207_9_11_n_0,
      DOB => texture_data_reg_6144_6207_9_11_n_1,
      DOC => texture_data_reg_6144_6207_9_11_n_2,
      DOD => NLW_texture_data_reg_6144_6207_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6144_6207_0_2_i_1_n_0
    );
texture_data_reg_6208_6271_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6208_6271_0_2_n_0,
      DOB => texture_data_reg_6208_6271_0_2_n_1,
      DOC => texture_data_reg_6208_6271_0_2_n_2,
      DOD => NLW_texture_data_reg_6208_6271_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6208_6271_0_2_i_1_n_0
    );
texture_data_reg_6208_6271_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1088_1151_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_6208_6271_0_2_i_1_n_0
    );
texture_data_reg_6208_6271_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6208_6271_3_5_n_0,
      DOB => texture_data_reg_6208_6271_3_5_n_1,
      DOC => texture_data_reg_6208_6271_3_5_n_2,
      DOD => NLW_texture_data_reg_6208_6271_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6208_6271_0_2_i_1_n_0
    );
texture_data_reg_6208_6271_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6208_6271_6_8_n_0,
      DOB => texture_data_reg_6208_6271_6_8_n_1,
      DOC => texture_data_reg_6208_6271_6_8_n_2,
      DOD => NLW_texture_data_reg_6208_6271_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6208_6271_0_2_i_1_n_0
    );
texture_data_reg_6208_6271_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6208_6271_9_11_n_0,
      DOB => texture_data_reg_6208_6271_9_11_n_1,
      DOC => texture_data_reg_6208_6271_9_11_n_2,
      DOD => NLW_texture_data_reg_6208_6271_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6208_6271_0_2_i_1_n_0
    );
texture_data_reg_6272_6335_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6272_6335_0_2_n_0,
      DOB => texture_data_reg_6272_6335_0_2_n_1,
      DOC => texture_data_reg_6272_6335_0_2_n_2,
      DOD => NLW_texture_data_reg_6272_6335_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6272_6335_0_2_i_1_n_0
    );
texture_data_reg_6272_6335_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_1152_1215_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_6272_6335_0_2_i_1_n_0
    );
texture_data_reg_6272_6335_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6272_6335_3_5_n_0,
      DOB => texture_data_reg_6272_6335_3_5_n_1,
      DOC => texture_data_reg_6272_6335_3_5_n_2,
      DOD => NLW_texture_data_reg_6272_6335_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6272_6335_0_2_i_1_n_0
    );
texture_data_reg_6272_6335_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6272_6335_6_8_n_0,
      DOB => texture_data_reg_6272_6335_6_8_n_1,
      DOC => texture_data_reg_6272_6335_6_8_n_2,
      DOD => NLW_texture_data_reg_6272_6335_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6272_6335_0_2_i_1_n_0
    );
texture_data_reg_6272_6335_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6272_6335_9_11_n_0,
      DOB => texture_data_reg_6272_6335_9_11_n_1,
      DOC => texture_data_reg_6272_6335_9_11_n_2,
      DOD => NLW_texture_data_reg_6272_6335_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6272_6335_0_2_i_1_n_0
    );
texture_data_reg_6336_6399_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6336_6399_0_2_n_0,
      DOB => texture_data_reg_6336_6399_0_2_n_1,
      DOC => texture_data_reg_6336_6399_0_2_n_2,
      DOD => NLW_texture_data_reg_6336_6399_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6336_6399_0_2_i_1_n_0
    );
texture_data_reg_6336_6399_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_6336_6399_0_2_i_1_n_0
    );
texture_data_reg_6336_6399_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      O => texture_data_reg_6336_6399_0_2_i_2_n_0
    );
texture_data_reg_6336_6399_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6336_6399_3_5_n_0,
      DOB => texture_data_reg_6336_6399_3_5_n_1,
      DOC => texture_data_reg_6336_6399_3_5_n_2,
      DOD => NLW_texture_data_reg_6336_6399_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6336_6399_0_2_i_1_n_0
    );
texture_data_reg_6336_6399_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6336_6399_6_8_n_0,
      DOB => texture_data_reg_6336_6399_6_8_n_1,
      DOC => texture_data_reg_6336_6399_6_8_n_2,
      DOD => NLW_texture_data_reg_6336_6399_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6336_6399_0_2_i_1_n_0
    );
texture_data_reg_6336_6399_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6336_6399_9_11_n_0,
      DOB => texture_data_reg_6336_6399_9_11_n_1,
      DOC => texture_data_reg_6336_6399_9_11_n_2,
      DOD => NLW_texture_data_reg_6336_6399_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6336_6399_0_2_i_1_n_0
    );
texture_data_reg_6400_6463_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6400_6463_0_2_n_0,
      DOB => texture_data_reg_6400_6463_0_2_n_1,
      DOC => texture_data_reg_6400_6463_0_2_n_2,
      DOD => NLW_texture_data_reg_6400_6463_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6400_6463_0_2_i_1_n_0
    );
texture_data_reg_6400_6463_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_6400_6463_0_2_i_1_n_0
    );
texture_data_reg_6400_6463_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6400_6463_3_5_n_0,
      DOB => texture_data_reg_6400_6463_3_5_n_1,
      DOC => texture_data_reg_6400_6463_3_5_n_2,
      DOD => NLW_texture_data_reg_6400_6463_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6400_6463_0_2_i_1_n_0
    );
texture_data_reg_6400_6463_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6400_6463_6_8_n_0,
      DOB => texture_data_reg_6400_6463_6_8_n_1,
      DOC => texture_data_reg_6400_6463_6_8_n_2,
      DOD => NLW_texture_data_reg_6400_6463_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6400_6463_0_2_i_1_n_0
    );
texture_data_reg_6400_6463_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6400_6463_9_11_n_0,
      DOB => texture_data_reg_6400_6463_9_11_n_1,
      DOC => texture_data_reg_6400_6463_9_11_n_2,
      DOD => NLW_texture_data_reg_6400_6463_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6400_6463_0_2_i_1_n_0
    );
texture_data_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_640_703_0_2_n_0,
      DOB => texture_data_reg_640_703_0_2_n_1,
      DOC => texture_data_reg_640_703_0_2_n_2,
      DOD => NLW_texture_data_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_640_703_0_2_i_1_n_0
    );
texture_data_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_192_255_0_2_i_2_n_0,
      O => texture_data_reg_640_703_0_2_i_1_n_0
    );
texture_data_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_640_703_3_5_n_0,
      DOB => texture_data_reg_640_703_3_5_n_1,
      DOC => texture_data_reg_640_703_3_5_n_2,
      DOD => NLW_texture_data_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_640_703_0_2_i_1_n_0
    );
texture_data_reg_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_640_703_6_8_n_0,
      DOB => texture_data_reg_640_703_6_8_n_1,
      DOC => texture_data_reg_640_703_6_8_n_2,
      DOD => NLW_texture_data_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_640_703_0_2_i_1_n_0
    );
texture_data_reg_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_640_703_9_11_n_0,
      DOB => texture_data_reg_640_703_9_11_n_1,
      DOC => texture_data_reg_640_703_9_11_n_2,
      DOD => NLW_texture_data_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_640_703_0_2_i_1_n_0
    );
texture_data_reg_6464_6527_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6464_6527_0_2_n_0,
      DOB => texture_data_reg_6464_6527_0_2_n_1,
      DOC => texture_data_reg_6464_6527_0_2_n_2,
      DOD => NLW_texture_data_reg_6464_6527_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6464_6527_0_2_i_1_n_0
    );
texture_data_reg_6464_6527_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_6464_6527_0_2_i_1_n_0
    );
texture_data_reg_6464_6527_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6464_6527_3_5_n_0,
      DOB => texture_data_reg_6464_6527_3_5_n_1,
      DOC => texture_data_reg_6464_6527_3_5_n_2,
      DOD => NLW_texture_data_reg_6464_6527_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6464_6527_0_2_i_1_n_0
    );
texture_data_reg_6464_6527_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6464_6527_6_8_n_0,
      DOB => texture_data_reg_6464_6527_6_8_n_1,
      DOC => texture_data_reg_6464_6527_6_8_n_2,
      DOD => NLW_texture_data_reg_6464_6527_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6464_6527_0_2_i_1_n_0
    );
texture_data_reg_6464_6527_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6464_6527_9_11_n_0,
      DOB => texture_data_reg_6464_6527_9_11_n_1,
      DOC => texture_data_reg_6464_6527_9_11_n_2,
      DOD => NLW_texture_data_reg_6464_6527_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6464_6527_0_2_i_1_n_0
    );
texture_data_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRC(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => ADDRC(0),
      ADDRB(5 downto 3) => ADDRC(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => ADDRC(0),
      ADDRC(5 downto 3) => ADDRC(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => ADDRC(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_64_127_0_2_n_0,
      DOB => texture_data_reg_64_127_0_2_n_1,
      DOC => texture_data_reg_64_127_0_2_n_2,
      DOD => NLW_texture_data_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_64_127_0_2_i_1_n_0
    );
texture_data_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => texture_data_reg_64_127_0_2_i_2_n_0,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_64_127_0_2_i_1_n_0
    );
texture_data_reg_64_127_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      O => texture_data_reg_64_127_0_2_i_2_n_0
    );
texture_data_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_64_127_3_5_n_0,
      DOB => texture_data_reg_64_127_3_5_n_1,
      DOC => texture_data_reg_64_127_3_5_n_2,
      DOD => NLW_texture_data_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_64_127_0_2_i_1_n_0
    );
texture_data_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_64_127_6_8_n_0,
      DOB => texture_data_reg_64_127_6_8_n_1,
      DOC => texture_data_reg_64_127_6_8_n_2,
      DOD => NLW_texture_data_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_64_127_0_2_i_1_n_0
    );
texture_data_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_44_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_64_127_9_11_n_0,
      DOB => texture_data_reg_64_127_9_11_n_1,
      DOC => texture_data_reg_64_127_9_11_n_2,
      DOD => NLW_texture_data_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_64_127_0_2_i_1_n_0
    );
texture_data_reg_6528_6591_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6528_6591_0_2_n_0,
      DOB => texture_data_reg_6528_6591_0_2_n_1,
      DOC => texture_data_reg_6528_6591_0_2_n_2,
      DOD => NLW_texture_data_reg_6528_6591_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6528_6591_0_2_i_1_n_0
    );
texture_data_reg_6528_6591_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_6528_6591_0_2_i_1_n_0
    );
texture_data_reg_6528_6591_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6528_6591_3_5_n_0,
      DOB => texture_data_reg_6528_6591_3_5_n_1,
      DOC => texture_data_reg_6528_6591_3_5_n_2,
      DOD => NLW_texture_data_reg_6528_6591_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6528_6591_0_2_i_1_n_0
    );
texture_data_reg_6528_6591_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6528_6591_6_8_n_0,
      DOB => texture_data_reg_6528_6591_6_8_n_1,
      DOC => texture_data_reg_6528_6591_6_8_n_2,
      DOD => NLW_texture_data_reg_6528_6591_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6528_6591_0_2_i_1_n_0
    );
texture_data_reg_6528_6591_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6528_6591_9_11_n_0,
      DOB => texture_data_reg_6528_6591_9_11_n_1,
      DOC => texture_data_reg_6528_6591_9_11_n_2,
      DOD => NLW_texture_data_reg_6528_6591_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6528_6591_0_2_i_1_n_0
    );
texture_data_reg_6592_6655_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6592_6655_0_2_n_0,
      DOB => texture_data_reg_6592_6655_0_2_n_1,
      DOC => texture_data_reg_6592_6655_0_2_n_2,
      DOD => NLW_texture_data_reg_6592_6655_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6592_6655_0_2_i_1_n_0
    );
texture_data_reg_6592_6655_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_6592_6655_0_2_i_1_n_0
    );
texture_data_reg_6592_6655_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6592_6655_3_5_n_0,
      DOB => texture_data_reg_6592_6655_3_5_n_1,
      DOC => texture_data_reg_6592_6655_3_5_n_2,
      DOD => NLW_texture_data_reg_6592_6655_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6592_6655_0_2_i_1_n_0
    );
texture_data_reg_6592_6655_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6592_6655_6_8_n_0,
      DOB => texture_data_reg_6592_6655_6_8_n_1,
      DOC => texture_data_reg_6592_6655_6_8_n_2,
      DOD => NLW_texture_data_reg_6592_6655_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6592_6655_0_2_i_1_n_0
    );
texture_data_reg_6592_6655_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6592_6655_9_11_n_0,
      DOB => texture_data_reg_6592_6655_9_11_n_1,
      DOC => texture_data_reg_6592_6655_9_11_n_2,
      DOD => NLW_texture_data_reg_6592_6655_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6592_6655_0_2_i_1_n_0
    );
texture_data_reg_6656_6719_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6656_6719_0_2_n_0,
      DOB => texture_data_reg_6656_6719_0_2_n_1,
      DOC => texture_data_reg_6656_6719_0_2_n_2,
      DOD => NLW_texture_data_reg_6656_6719_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6656_6719_0_2_i_1_n_0
    );
texture_data_reg_6656_6719_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_0_63_0_2_i_3_n_0,
      O => texture_data_reg_6656_6719_0_2_i_1_n_0
    );
texture_data_reg_6656_6719_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6656_6719_3_5_n_0,
      DOB => texture_data_reg_6656_6719_3_5_n_1,
      DOC => texture_data_reg_6656_6719_3_5_n_2,
      DOD => NLW_texture_data_reg_6656_6719_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6656_6719_0_2_i_1_n_0
    );
texture_data_reg_6656_6719_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6656_6719_6_8_n_0,
      DOB => texture_data_reg_6656_6719_6_8_n_1,
      DOC => texture_data_reg_6656_6719_6_8_n_2,
      DOD => NLW_texture_data_reg_6656_6719_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6656_6719_0_2_i_1_n_0
    );
texture_data_reg_6656_6719_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6656_6719_9_11_n_0,
      DOB => texture_data_reg_6656_6719_9_11_n_1,
      DOC => texture_data_reg_6656_6719_9_11_n_2,
      DOD => NLW_texture_data_reg_6656_6719_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6656_6719_0_2_i_1_n_0
    );
texture_data_reg_6720_6783_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6720_6783_0_2_n_0,
      DOB => texture_data_reg_6720_6783_0_2_n_1,
      DOC => texture_data_reg_6720_6783_0_2_n_2,
      DOD => NLW_texture_data_reg_6720_6783_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6720_6783_0_2_i_1_n_0
    );
texture_data_reg_6720_6783_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_6720_6783_0_2_i_1_n_0
    );
texture_data_reg_6720_6783_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6720_6783_3_5_n_0,
      DOB => texture_data_reg_6720_6783_3_5_n_1,
      DOC => texture_data_reg_6720_6783_3_5_n_2,
      DOD => NLW_texture_data_reg_6720_6783_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6720_6783_0_2_i_1_n_0
    );
texture_data_reg_6720_6783_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6720_6783_6_8_n_0,
      DOB => texture_data_reg_6720_6783_6_8_n_1,
      DOC => texture_data_reg_6720_6783_6_8_n_2,
      DOD => NLW_texture_data_reg_6720_6783_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6720_6783_0_2_i_1_n_0
    );
texture_data_reg_6720_6783_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6720_6783_9_11_n_0,
      DOB => texture_data_reg_6720_6783_9_11_n_1,
      DOC => texture_data_reg_6720_6783_9_11_n_2,
      DOD => NLW_texture_data_reg_6720_6783_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6720_6783_0_2_i_1_n_0
    );
texture_data_reg_6784_6847_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6784_6847_0_2_n_0,
      DOB => texture_data_reg_6784_6847_0_2_n_1,
      DOC => texture_data_reg_6784_6847_0_2_n_2,
      DOD => NLW_texture_data_reg_6784_6847_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6784_6847_0_2_i_1_n_0
    );
texture_data_reg_6784_6847_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_6784_6847_0_2_i_1_n_0
    );
texture_data_reg_6784_6847_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6784_6847_3_5_n_0,
      DOB => texture_data_reg_6784_6847_3_5_n_1,
      DOC => texture_data_reg_6784_6847_3_5_n_2,
      DOD => NLW_texture_data_reg_6784_6847_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6784_6847_0_2_i_1_n_0
    );
texture_data_reg_6784_6847_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6784_6847_6_8_n_0,
      DOB => texture_data_reg_6784_6847_6_8_n_1,
      DOC => texture_data_reg_6784_6847_6_8_n_2,
      DOD => NLW_texture_data_reg_6784_6847_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6784_6847_0_2_i_1_n_0
    );
texture_data_reg_6784_6847_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6784_6847_9_11_n_0,
      DOB => texture_data_reg_6784_6847_9_11_n_1,
      DOC => texture_data_reg_6784_6847_9_11_n_2,
      DOD => NLW_texture_data_reg_6784_6847_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6784_6847_0_2_i_1_n_0
    );
texture_data_reg_6848_6911_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6848_6911_0_2_n_0,
      DOB => texture_data_reg_6848_6911_0_2_n_1,
      DOC => texture_data_reg_6848_6911_0_2_n_2,
      DOD => NLW_texture_data_reg_6848_6911_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6848_6911_0_2_i_1_n_0
    );
texture_data_reg_6848_6911_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_6848_6911_0_2_i_1_n_0
    );
texture_data_reg_6848_6911_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6848_6911_3_5_n_0,
      DOB => texture_data_reg_6848_6911_3_5_n_1,
      DOC => texture_data_reg_6848_6911_3_5_n_2,
      DOD => NLW_texture_data_reg_6848_6911_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6848_6911_0_2_i_1_n_0
    );
texture_data_reg_6848_6911_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6848_6911_6_8_n_0,
      DOB => texture_data_reg_6848_6911_6_8_n_1,
      DOC => texture_data_reg_6848_6911_6_8_n_2,
      DOD => NLW_texture_data_reg_6848_6911_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6848_6911_0_2_i_1_n_0
    );
texture_data_reg_6848_6911_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6848_6911_9_11_n_0,
      DOB => texture_data_reg_6848_6911_9_11_n_1,
      DOC => texture_data_reg_6848_6911_9_11_n_2,
      DOD => NLW_texture_data_reg_6848_6911_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6848_6911_0_2_i_1_n_0
    );
texture_data_reg_6912_6975_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6912_6975_0_2_n_0,
      DOB => texture_data_reg_6912_6975_0_2_n_1,
      DOC => texture_data_reg_6912_6975_0_2_n_2,
      DOD => NLW_texture_data_reg_6912_6975_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6912_6975_0_2_i_1_n_0
    );
texture_data_reg_6912_6975_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_6912_6975_0_2_i_1_n_0
    );
texture_data_reg_6912_6975_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6912_6975_3_5_n_0,
      DOB => texture_data_reg_6912_6975_3_5_n_1,
      DOC => texture_data_reg_6912_6975_3_5_n_2,
      DOD => NLW_texture_data_reg_6912_6975_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6912_6975_0_2_i_1_n_0
    );
texture_data_reg_6912_6975_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \rgb_out[8]_i_27_0\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \rgb_out[8]_i_27_0\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \rgb_out[8]_i_27_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6912_6975_6_8_n_0,
      DOB => texture_data_reg_6912_6975_6_8_n_1,
      DOC => texture_data_reg_6912_6975_6_8_n_2,
      DOD => NLW_texture_data_reg_6912_6975_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6912_6975_0_2_i_1_n_0
    );
texture_data_reg_6912_6975_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6912_6975_9_11_n_0,
      DOB => texture_data_reg_6912_6975_9_11_n_1,
      DOC => texture_data_reg_6912_6975_9_11_n_2,
      DOD => NLW_texture_data_reg_6912_6975_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6912_6975_0_2_i_1_n_0
    );
texture_data_reg_6976_7039_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_6976_7039_0_2_n_0,
      DOB => texture_data_reg_6976_7039_0_2_n_1,
      DOC => texture_data_reg_6976_7039_0_2_n_2,
      DOD => NLW_texture_data_reg_6976_7039_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6976_7039_0_2_i_1_n_0
    );
texture_data_reg_6976_7039_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_1856_1919_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_6976_7039_0_2_i_1_n_0
    );
texture_data_reg_6976_7039_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_6976_7039_3_5_n_0,
      DOB => texture_data_reg_6976_7039_3_5_n_1,
      DOC => texture_data_reg_6976_7039_3_5_n_2,
      DOD => NLW_texture_data_reg_6976_7039_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6976_7039_0_2_i_1_n_0
    );
texture_data_reg_6976_7039_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \rgb_out[8]_i_27_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_6976_7039_6_8_n_0,
      DOB => texture_data_reg_6976_7039_6_8_n_1,
      DOC => texture_data_reg_6976_7039_6_8_n_2,
      DOD => NLW_texture_data_reg_6976_7039_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6976_7039_0_2_i_1_n_0
    );
texture_data_reg_6976_7039_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_6976_7039_9_11_n_0,
      DOB => texture_data_reg_6976_7039_9_11_n_1,
      DOC => texture_data_reg_6976_7039_9_11_n_2,
      DOD => NLW_texture_data_reg_6976_7039_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_6976_7039_0_2_i_1_n_0
    );
texture_data_reg_7040_7103_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7040_7103_0_2_n_0,
      DOB => texture_data_reg_7040_7103_0_2_n_1,
      DOC => texture_data_reg_7040_7103_0_2_n_2,
      DOD => NLW_texture_data_reg_7040_7103_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7040_7103_0_2_i_1_n_0
    );
texture_data_reg_7040_7103_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_1920_1983_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_7040_7103_0_2_i_1_n_0
    );
texture_data_reg_7040_7103_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7040_7103_3_5_n_0,
      DOB => texture_data_reg_7040_7103_3_5_n_1,
      DOC => texture_data_reg_7040_7103_3_5_n_2,
      DOD => NLW_texture_data_reg_7040_7103_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7040_7103_0_2_i_1_n_0
    );
texture_data_reg_7040_7103_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7040_7103_6_8_n_0,
      DOB => texture_data_reg_7040_7103_6_8_n_1,
      DOC => texture_data_reg_7040_7103_6_8_n_2,
      DOD => NLW_texture_data_reg_7040_7103_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7040_7103_0_2_i_1_n_0
    );
texture_data_reg_7040_7103_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7040_7103_9_11_n_0,
      DOB => texture_data_reg_7040_7103_9_11_n_1,
      DOC => texture_data_reg_7040_7103_9_11_n_2,
      DOD => NLW_texture_data_reg_7040_7103_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7040_7103_0_2_i_1_n_0
    );
texture_data_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_704_767_0_2_n_0,
      DOB => texture_data_reg_704_767_0_2_n_1,
      DOC => texture_data_reg_704_767_0_2_n_2,
      DOD => NLW_texture_data_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_704_767_0_2_i_1_n_0
    );
texture_data_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_704_767_0_2_i_1_n_0
    );
texture_data_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_704_767_3_5_n_0,
      DOB => texture_data_reg_704_767_3_5_n_1,
      DOC => texture_data_reg_704_767_3_5_n_2,
      DOD => NLW_texture_data_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_704_767_0_2_i_1_n_0
    );
texture_data_reg_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_704_767_6_8_n_0,
      DOB => texture_data_reg_704_767_6_8_n_1,
      DOC => texture_data_reg_704_767_6_8_n_2,
      DOD => NLW_texture_data_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_704_767_0_2_i_1_n_0
    );
texture_data_reg_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_704_767_9_11_n_0,
      DOB => texture_data_reg_704_767_9_11_n_1,
      DOC => texture_data_reg_704_767_9_11_n_2,
      DOD => NLW_texture_data_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_704_767_0_2_i_1_n_0
    );
texture_data_reg_7104_7167_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7104_7167_0_2_n_0,
      DOB => texture_data_reg_7104_7167_0_2_n_1,
      DOC => texture_data_reg_7104_7167_0_2_n_2,
      DOD => NLW_texture_data_reg_7104_7167_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7104_7167_0_2_i_1_n_0
    );
texture_data_reg_7104_7167_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[6]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_7104_7167_0_2_i_1_n_0
    );
texture_data_reg_7104_7167_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7104_7167_3_5_n_0,
      DOB => texture_data_reg_7104_7167_3_5_n_1,
      DOC => texture_data_reg_7104_7167_3_5_n_2,
      DOD => NLW_texture_data_reg_7104_7167_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7104_7167_0_2_i_1_n_0
    );
texture_data_reg_7104_7167_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \out\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \out\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \out\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7104_7167_6_8_n_0,
      DOB => texture_data_reg_7104_7167_6_8_n_1,
      DOC => texture_data_reg_7104_7167_6_8_n_2,
      DOD => NLW_texture_data_reg_7104_7167_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7104_7167_0_2_i_1_n_0
    );
texture_data_reg_7104_7167_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7104_7167_9_11_n_0,
      DOB => texture_data_reg_7104_7167_9_11_n_1,
      DOC => texture_data_reg_7104_7167_9_11_n_2,
      DOD => NLW_texture_data_reg_7104_7167_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7104_7167_0_2_i_1_n_0
    );
texture_data_reg_7168_7231_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7168_7231_0_2_n_0,
      DOB => texture_data_reg_7168_7231_0_2_n_1,
      DOC => texture_data_reg_7168_7231_0_2_n_2,
      DOD => NLW_texture_data_reg_7168_7231_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7168_7231_0_2_i_1_n_0
    );
texture_data_reg_7168_7231_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_7168_7231_0_2_i_1_n_0
    );
texture_data_reg_7168_7231_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7168_7231_3_5_n_0,
      DOB => texture_data_reg_7168_7231_3_5_n_1,
      DOC => texture_data_reg_7168_7231_3_5_n_2,
      DOD => NLW_texture_data_reg_7168_7231_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7168_7231_0_2_i_1_n_0
    );
texture_data_reg_7168_7231_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \rgb_out[8]_i_27_0\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \rgb_out[8]_i_27_0\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7168_7231_6_8_n_0,
      DOB => texture_data_reg_7168_7231_6_8_n_1,
      DOC => texture_data_reg_7168_7231_6_8_n_2,
      DOD => NLW_texture_data_reg_7168_7231_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7168_7231_0_2_i_1_n_0
    );
texture_data_reg_7168_7231_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_43_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7168_7231_9_11_n_0,
      DOB => texture_data_reg_7168_7231_9_11_n_1,
      DOC => texture_data_reg_7168_7231_9_11_n_2,
      DOD => NLW_texture_data_reg_7168_7231_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7168_7231_0_2_i_1_n_0
    );
texture_data_reg_7232_7295_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7232_7295_0_2_n_0,
      DOB => texture_data_reg_7232_7295_0_2_n_1,
      DOC => texture_data_reg_7232_7295_0_2_n_2,
      DOD => NLW_texture_data_reg_7232_7295_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7232_7295_0_2_i_1_n_0
    );
texture_data_reg_7232_7295_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_7232_7295_0_2_i_1_n_0
    );
texture_data_reg_7232_7295_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7232_7295_3_5_n_0,
      DOB => texture_data_reg_7232_7295_3_5_n_1,
      DOC => texture_data_reg_7232_7295_3_5_n_2,
      DOD => NLW_texture_data_reg_7232_7295_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7232_7295_0_2_i_1_n_0
    );
texture_data_reg_7232_7295_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \rgb_out[8]_i_27_0\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \rgb_out[8]_i_27_0\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \rgb_out[8]_i_27_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7232_7295_6_8_n_0,
      DOB => texture_data_reg_7232_7295_6_8_n_1,
      DOC => texture_data_reg_7232_7295_6_8_n_2,
      DOD => NLW_texture_data_reg_7232_7295_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7232_7295_0_2_i_1_n_0
    );
texture_data_reg_7232_7295_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7232_7295_9_11_n_0,
      DOB => texture_data_reg_7232_7295_9_11_n_1,
      DOC => texture_data_reg_7232_7295_9_11_n_2,
      DOD => NLW_texture_data_reg_7232_7295_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7232_7295_0_2_i_1_n_0
    );
texture_data_reg_7296_7359_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7296_7359_0_2_n_0,
      DOB => texture_data_reg_7296_7359_0_2_n_1,
      DOC => texture_data_reg_7296_7359_0_2_n_2,
      DOD => NLW_texture_data_reg_7296_7359_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7296_7359_0_2_i_1_n_0
    );
texture_data_reg_7296_7359_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_7296_7359_0_2_i_1_n_0
    );
texture_data_reg_7296_7359_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7296_7359_3_5_n_0,
      DOB => texture_data_reg_7296_7359_3_5_n_1,
      DOC => texture_data_reg_7296_7359_3_5_n_2,
      DOD => NLW_texture_data_reg_7296_7359_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7296_7359_0_2_i_1_n_0
    );
texture_data_reg_7296_7359_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \rgb_out[8]_i_27_0\(0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \rgb_out[8]_i_27_0\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \rgb_out[8]_i_27_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7296_7359_6_8_n_0,
      DOB => texture_data_reg_7296_7359_6_8_n_1,
      DOC => texture_data_reg_7296_7359_6_8_n_2,
      DOD => NLW_texture_data_reg_7296_7359_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7296_7359_0_2_i_1_n_0
    );
texture_data_reg_7296_7359_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7296_7359_9_11_n_0,
      DOB => texture_data_reg_7296_7359_9_11_n_1,
      DOC => texture_data_reg_7296_7359_9_11_n_2,
      DOD => NLW_texture_data_reg_7296_7359_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7296_7359_0_2_i_1_n_0
    );
texture_data_reg_7360_7423_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7360_7423_0_2_n_0,
      DOB => texture_data_reg_7360_7423_0_2_n_1,
      DOC => texture_data_reg_7360_7423_0_2_n_2,
      DOD => NLW_texture_data_reg_7360_7423_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7360_7423_0_2_i_1_n_0
    );
texture_data_reg_7360_7423_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_7360_7423_0_2_i_1_n_0
    );
texture_data_reg_7360_7423_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7360_7423_3_5_n_0,
      DOB => texture_data_reg_7360_7423_3_5_n_1,
      DOC => texture_data_reg_7360_7423_3_5_n_2,
      DOD => NLW_texture_data_reg_7360_7423_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7360_7423_0_2_i_1_n_0
    );
texture_data_reg_7360_7423_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[8]_i_35_0\(0),
      ADDRA(0) => \rgb_out[8]_i_27_0\(0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4) => \rgb_out[8]_i_27_0\(3),
      ADDRB(3) => \rgb_out[8]_i_35_0\(1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[8]_i_35_0\(0),
      ADDRB(0) => \rgb_out[8]_i_27_0\(0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_35_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[8]_i_35_0\(0),
      ADDRC(0) => \rgb_out[8]_i_27_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7360_7423_6_8_n_0,
      DOB => texture_data_reg_7360_7423_6_8_n_1,
      DOC => texture_data_reg_7360_7423_6_8_n_2,
      DOD => NLW_texture_data_reg_7360_7423_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7360_7423_0_2_i_1_n_0
    );
texture_data_reg_7360_7423_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_60_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_60_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_60_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7360_7423_9_11_n_0,
      DOB => texture_data_reg_7360_7423_9_11_n_1,
      DOC => texture_data_reg_7360_7423_9_11_n_2,
      DOD => NLW_texture_data_reg_7360_7423_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7360_7423_0_2_i_1_n_0
    );
texture_data_reg_7424_7487_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7424_7487_0_2_n_0,
      DOB => texture_data_reg_7424_7487_0_2_n_1,
      DOC => texture_data_reg_7424_7487_0_2_n_2,
      DOD => NLW_texture_data_reg_7424_7487_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7424_7487_0_2_i_1_n_0
    );
texture_data_reg_7424_7487_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_7424_7487_0_2_i_1_n_0
    );
texture_data_reg_7424_7487_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7424_7487_3_5_n_0,
      DOB => texture_data_reg_7424_7487_3_5_n_1,
      DOC => texture_data_reg_7424_7487_3_5_n_2,
      DOD => NLW_texture_data_reg_7424_7487_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7424_7487_0_2_i_1_n_0
    );
texture_data_reg_7424_7487_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7424_7487_6_8_n_0,
      DOB => texture_data_reg_7424_7487_6_8_n_1,
      DOC => texture_data_reg_7424_7487_6_8_n_2,
      DOD => NLW_texture_data_reg_7424_7487_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7424_7487_0_2_i_1_n_0
    );
texture_data_reg_7424_7487_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7424_7487_9_11_n_0,
      DOB => texture_data_reg_7424_7487_9_11_n_1,
      DOC => texture_data_reg_7424_7487_9_11_n_2,
      DOD => NLW_texture_data_reg_7424_7487_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7424_7487_0_2_i_1_n_0
    );
texture_data_reg_7488_7551_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7488_7551_0_2_n_0,
      DOB => texture_data_reg_7488_7551_0_2_n_1,
      DOC => texture_data_reg_7488_7551_0_2_n_2,
      DOD => NLW_texture_data_reg_7488_7551_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7488_7551_0_2_i_1_n_0
    );
texture_data_reg_7488_7551_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_7488_7551_0_2_i_1_n_0
    );
texture_data_reg_7488_7551_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7488_7551_3_5_n_0,
      DOB => texture_data_reg_7488_7551_3_5_n_1,
      DOC => texture_data_reg_7488_7551_3_5_n_2,
      DOD => NLW_texture_data_reg_7488_7551_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7488_7551_0_2_i_1_n_0
    );
texture_data_reg_7488_7551_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7488_7551_6_8_n_0,
      DOB => texture_data_reg_7488_7551_6_8_n_1,
      DOC => texture_data_reg_7488_7551_6_8_n_2,
      DOD => NLW_texture_data_reg_7488_7551_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7488_7551_0_2_i_1_n_0
    );
texture_data_reg_7488_7551_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_43_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7488_7551_9_11_n_0,
      DOB => texture_data_reg_7488_7551_9_11_n_1,
      DOC => texture_data_reg_7488_7551_9_11_n_2,
      DOD => NLW_texture_data_reg_7488_7551_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7488_7551_0_2_i_1_n_0
    );
texture_data_reg_7552_7615_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7552_7615_0_2_n_0,
      DOB => texture_data_reg_7552_7615_0_2_n_1,
      DOC => texture_data_reg_7552_7615_0_2_n_2,
      DOD => NLW_texture_data_reg_7552_7615_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7552_7615_0_2_i_1_n_0
    );
texture_data_reg_7552_7615_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_7552_7615_0_2_i_1_n_0
    );
texture_data_reg_7552_7615_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7552_7615_3_5_n_0,
      DOB => texture_data_reg_7552_7615_3_5_n_1,
      DOC => texture_data_reg_7552_7615_3_5_n_2,
      DOD => NLW_texture_data_reg_7552_7615_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7552_7615_0_2_i_1_n_0
    );
texture_data_reg_7552_7615_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7552_7615_6_8_n_0,
      DOB => texture_data_reg_7552_7615_6_8_n_1,
      DOC => texture_data_reg_7552_7615_6_8_n_2,
      DOD => NLW_texture_data_reg_7552_7615_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7552_7615_0_2_i_1_n_0
    );
texture_data_reg_7552_7615_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_43_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_43_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_43_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7552_7615_9_11_n_0,
      DOB => texture_data_reg_7552_7615_9_11_n_1,
      DOC => texture_data_reg_7552_7615_9_11_n_2,
      DOD => NLW_texture_data_reg_7552_7615_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7552_7615_0_2_i_1_n_0
    );
texture_data_reg_7616_7679_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7616_7679_0_2_n_0,
      DOB => texture_data_reg_7616_7679_0_2_n_1,
      DOC => texture_data_reg_7616_7679_0_2_n_2,
      DOD => NLW_texture_data_reg_7616_7679_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7616_7679_0_2_i_1_n_0
    );
texture_data_reg_7616_7679_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => \slv_reg0_reg_n_0_[6]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_7616_7679_0_2_i_1_n_0
    );
texture_data_reg_7616_7679_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7616_7679_3_5_n_0,
      DOB => texture_data_reg_7616_7679_3_5_n_1,
      DOC => texture_data_reg_7616_7679_3_5_n_2,
      DOD => NLW_texture_data_reg_7616_7679_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7616_7679_0_2_i_1_n_0
    );
texture_data_reg_7616_7679_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7616_7679_6_8_n_0,
      DOB => texture_data_reg_7616_7679_6_8_n_1,
      DOC => texture_data_reg_7616_7679_6_8_n_2,
      DOD => NLW_texture_data_reg_7616_7679_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7616_7679_0_2_i_1_n_0
    );
texture_data_reg_7616_7679_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_43_0\(1),
      ADDRA(0) => \rgb_out[11]_i_52_0\(0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_43_0\(1),
      ADDRB(0) => \rgb_out[11]_i_52_0\(0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_43_0\(1),
      ADDRC(0) => \rgb_out[11]_i_52_0\(0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7616_7679_9_11_n_0,
      DOB => texture_data_reg_7616_7679_9_11_n_1,
      DOC => texture_data_reg_7616_7679_9_11_n_2,
      DOD => NLW_texture_data_reg_7616_7679_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7616_7679_0_2_i_1_n_0
    );
texture_data_reg_7680_7743_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7680_7743_0_2_n_0,
      DOB => texture_data_reg_7680_7743_0_2_n_1,
      DOC => texture_data_reg_7680_7743_0_2_n_2,
      DOD => NLW_texture_data_reg_7680_7743_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7680_7743_0_2_i_1_n_0
    );
texture_data_reg_7680_7743_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      O => texture_data_reg_7680_7743_0_2_i_1_n_0
    );
texture_data_reg_7680_7743_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[5]_i_35_0\(1),
      ADDRA(0) => \rgb_out[5]_i_27_0\(0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[5]_i_35_0\(1),
      ADDRB(0) => \rgb_out[5]_i_27_0\(0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7680_7743_3_5_n_0,
      DOB => texture_data_reg_7680_7743_3_5_n_1,
      DOC => texture_data_reg_7680_7743_3_5_n_2,
      DOD => NLW_texture_data_reg_7680_7743_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7680_7743_0_2_i_1_n_0
    );
texture_data_reg_7680_7743_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7680_7743_6_8_n_0,
      DOB => texture_data_reg_7680_7743_6_8_n_1,
      DOC => texture_data_reg_7680_7743_6_8_n_2,
      DOD => NLW_texture_data_reg_7680_7743_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7680_7743_0_2_i_1_n_0
    );
texture_data_reg_7680_7743_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4) => \rgb_out[2]_i_43_0\(3),
      ADDRA(3) => \rgb_out[11]_i_52_0\(1),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[11]_i_52_0\(3 downto 1),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7680_7743_9_11_n_0,
      DOB => texture_data_reg_7680_7743_9_11_n_1,
      DOC => texture_data_reg_7680_7743_9_11_n_2,
      DOD => NLW_texture_data_reg_7680_7743_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7680_7743_0_2_i_1_n_0
    );
texture_data_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_768_831_0_2_n_0,
      DOB => texture_data_reg_768_831_0_2_n_1,
      DOC => texture_data_reg_768_831_0_2_n_2,
      DOD => NLW_texture_data_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_768_831_0_2_i_1_n_0
    );
texture_data_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => texture_data_reg_0_63_0_2_i_3_n_0,
      I4 => \slv_reg0_reg_n_0_[11]\,
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => texture_data_reg_768_831_0_2_i_1_n_0
    );
texture_data_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_768_831_3_5_n_0,
      DOB => texture_data_reg_768_831_3_5_n_1,
      DOC => texture_data_reg_768_831_3_5_n_2,
      DOD => NLW_texture_data_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_768_831_0_2_i_1_n_0
    );
texture_data_reg_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_768_831_6_8_n_0,
      DOB => texture_data_reg_768_831_6_8_n_1,
      DOC => texture_data_reg_768_831_6_8_n_2,
      DOD => NLW_texture_data_reg_768_831_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_768_831_0_2_i_1_n_0
    );
texture_data_reg_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_768_831_9_11_n_0,
      DOB => texture_data_reg_768_831_9_11_n_1,
      DOC => texture_data_reg_768_831_9_11_n_2,
      DOD => NLW_texture_data_reg_768_831_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_768_831_0_2_i_1_n_0
    );
texture_data_reg_7744_7807_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7744_7807_0_2_n_0,
      DOB => texture_data_reg_7744_7807_0_2_n_1,
      DOC => texture_data_reg_7744_7807_0_2_n_2,
      DOD => NLW_texture_data_reg_7744_7807_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7744_7807_0_2_i_1_n_0
    );
texture_data_reg_7744_7807_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[6]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_7744_7807_0_2_i_1_n_0
    );
texture_data_reg_7744_7807_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[5]_i_35_0\(1),
      ADDRB(0) => \rgb_out[5]_i_27_0\(0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[5]_i_35_0\(1),
      ADDRC(0) => \rgb_out[5]_i_27_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7744_7807_3_5_n_0,
      DOB => texture_data_reg_7744_7807_3_5_n_1,
      DOC => texture_data_reg_7744_7807_3_5_n_2,
      DOD => NLW_texture_data_reg_7744_7807_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7744_7807_0_2_i_1_n_0
    );
texture_data_reg_7744_7807_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7744_7807_6_8_n_0,
      DOB => texture_data_reg_7744_7807_6_8_n_1,
      DOC => texture_data_reg_7744_7807_6_8_n_2,
      DOD => NLW_texture_data_reg_7744_7807_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7744_7807_0_2_i_1_n_0
    );
texture_data_reg_7744_7807_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5) => \rgb_out[11]_i_52_0\(3),
      ADDRB(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5) => \rgb_out[11]_i_52_0\(3),
      ADDRC(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7744_7807_9_11_n_0,
      DOB => texture_data_reg_7744_7807_9_11_n_1,
      DOC => texture_data_reg_7744_7807_9_11_n_2,
      DOD => NLW_texture_data_reg_7744_7807_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7744_7807_0_2_i_1_n_0
    );
texture_data_reg_7808_7871_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7808_7871_0_2_n_0,
      DOB => texture_data_reg_7808_7871_0_2_n_1,
      DOC => texture_data_reg_7808_7871_0_2_n_2,
      DOD => NLW_texture_data_reg_7808_7871_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7808_7871_0_2_i_1_n_0
    );
texture_data_reg_7808_7871_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[8]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_7808_7871_0_2_i_1_n_0
    );
texture_data_reg_7808_7871_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7808_7871_3_5_n_0,
      DOB => texture_data_reg_7808_7871_3_5_n_1,
      DOC => texture_data_reg_7808_7871_3_5_n_2,
      DOD => NLW_texture_data_reg_7808_7871_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7808_7871_0_2_i_1_n_0
    );
texture_data_reg_7808_7871_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7808_7871_6_8_n_0,
      DOB => texture_data_reg_7808_7871_6_8_n_1,
      DOC => texture_data_reg_7808_7871_6_8_n_2,
      DOD => NLW_texture_data_reg_7808_7871_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7808_7871_0_2_i_1_n_0
    );
texture_data_reg_7808_7871_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5) => \rgb_out[11]_i_52_0\(3),
      ADDRB(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5) => \rgb_out[11]_i_52_0\(3),
      ADDRC(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7808_7871_9_11_n_0,
      DOB => texture_data_reg_7808_7871_9_11_n_1,
      DOC => texture_data_reg_7808_7871_9_11_n_2,
      DOD => NLW_texture_data_reg_7808_7871_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7808_7871_0_2_i_1_n_0
    );
texture_data_reg_7872_7935_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7872_7935_0_2_n_0,
      DOB => texture_data_reg_7872_7935_0_2_n_1,
      DOC => texture_data_reg_7872_7935_0_2_n_2,
      DOD => NLW_texture_data_reg_7872_7935_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7872_7935_0_2_i_1_n_0
    );
texture_data_reg_7872_7935_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => \slv_reg0_reg_n_0_[6]\,
      I3 => \slv_reg0_reg_n_0_[7]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_7872_7935_0_2_i_1_n_0
    );
texture_data_reg_7872_7935_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_35_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7872_7935_3_5_n_0,
      DOB => texture_data_reg_7872_7935_3_5_n_1,
      DOC => texture_data_reg_7872_7935_3_5_n_2,
      DOD => NLW_texture_data_reg_7872_7935_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7872_7935_0_2_i_1_n_0
    );
texture_data_reg_7872_7935_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7872_7935_6_8_n_0,
      DOB => texture_data_reg_7872_7935_6_8_n_1,
      DOC => texture_data_reg_7872_7935_6_8_n_2,
      DOD => NLW_texture_data_reg_7872_7935_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7872_7935_0_2_i_1_n_0
    );
texture_data_reg_7872_7935_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5) => \rgb_out[11]_i_52_0\(3),
      ADDRB(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5) => \rgb_out[11]_i_52_0\(3),
      ADDRC(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7872_7935_9_11_n_0,
      DOB => texture_data_reg_7872_7935_9_11_n_1,
      DOC => texture_data_reg_7872_7935_9_11_n_2,
      DOD => NLW_texture_data_reg_7872_7935_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7872_7935_0_2_i_1_n_0
    );
texture_data_reg_7936_7999_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_7936_7999_0_2_n_0,
      DOB => texture_data_reg_7936_7999_0_2_n_1,
      DOC => texture_data_reg_7936_7999_0_2_n_2,
      DOD => NLW_texture_data_reg_7936_7999_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7936_7999_0_2_i_1_n_0
    );
texture_data_reg_7936_7999_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg0_reg_n_0_[7]\,
      I3 => \slv_reg0_reg_n_0_[9]\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      I5 => texture_data_reg_3392_3455_0_2_i_2_n_0,
      O => texture_data_reg_7936_7999_0_2_i_1_n_0
    );
texture_data_reg_7936_7999_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_7936_7999_3_5_n_0,
      DOB => texture_data_reg_7936_7999_3_5_n_1,
      DOC => texture_data_reg_7936_7999_3_5_n_2,
      DOD => NLW_texture_data_reg_7936_7999_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7936_7999_0_2_i_1_n_0
    );
texture_data_reg_7936_7999_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_7936_7999_6_8_n_0,
      DOB => texture_data_reg_7936_7999_6_8_n_1,
      DOC => texture_data_reg_7936_7999_6_8_n_2,
      DOD => NLW_texture_data_reg_7936_7999_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7936_7999_0_2_i_1_n_0
    );
texture_data_reg_7936_7999_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5) => \rgb_out[11]_i_52_0\(3),
      ADDRB(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5) => \rgb_out[11]_i_52_0\(3),
      ADDRC(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_7936_7999_9_11_n_0,
      DOB => texture_data_reg_7936_7999_9_11_n_1,
      DOC => texture_data_reg_7936_7999_9_11_n_2,
      DOD => NLW_texture_data_reg_7936_7999_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_7936_7999_0_2_i_1_n_0
    );
texture_data_reg_8000_8063_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_8000_8063_0_2_n_0,
      DOB => texture_data_reg_8000_8063_0_2_n_1,
      DOC => texture_data_reg_8000_8063_0_2_n_2,
      DOD => NLW_texture_data_reg_8000_8063_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8000_8063_0_2_i_1_n_0
    );
texture_data_reg_8000_8063_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[6]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_8000_8063_0_2_i_1_n_0
    );
texture_data_reg_8000_8063_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_35_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_35_0\(4),
      ADDRB(4) => \rgb_out[5]_i_27_0\(3),
      ADDRB(3) => \rgb_out[5]_i_35_0\(2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_35_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_8000_8063_3_5_n_0,
      DOB => texture_data_reg_8000_8063_3_5_n_1,
      DOC => texture_data_reg_8000_8063_3_5_n_2,
      DOD => NLW_texture_data_reg_8000_8063_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8000_8063_0_2_i_1_n_0
    );
texture_data_reg_8000_8063_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_8000_8063_6_8_n_0,
      DOB => texture_data_reg_8000_8063_6_8_n_1,
      DOC => texture_data_reg_8000_8063_6_8_n_2,
      DOD => NLW_texture_data_reg_8000_8063_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8000_8063_0_2_i_1_n_0
    );
texture_data_reg_8000_8063_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5) => \rgb_out[11]_i_52_0\(3),
      ADDRB(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5) => \rgb_out[11]_i_52_0\(3),
      ADDRC(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_8000_8063_9_11_n_0,
      DOB => texture_data_reg_8000_8063_9_11_n_1,
      DOC => texture_data_reg_8000_8063_9_11_n_2,
      DOD => NLW_texture_data_reg_8000_8063_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8000_8063_0_2_i_1_n_0
    );
texture_data_reg_8064_8127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_8064_8127_0_2_n_0,
      DOB => texture_data_reg_8064_8127_0_2_n_1,
      DOC => texture_data_reg_8064_8127_0_2_n_2,
      DOD => NLW_texture_data_reg_8064_8127_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8064_8127_0_2_i_1_n_0
    );
texture_data_reg_8064_8127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => texture_data_reg_6336_6399_0_2_i_2_n_0,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[7]\,
      I3 => \slv_reg0_reg_n_0_[8]\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => texture_data_reg_8064_8127_0_2_i_1_n_0
    );
texture_data_reg_8064_8127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_35_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_35_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_35_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_8064_8127_3_5_n_0,
      DOB => texture_data_reg_8064_8127_3_5_n_1,
      DOC => texture_data_reg_8064_8127_3_5_n_2,
      DOD => NLW_texture_data_reg_8064_8127_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8064_8127_0_2_i_1_n_0
    );
texture_data_reg_8064_8127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_8064_8127_6_8_n_0,
      DOB => texture_data_reg_8064_8127_6_8_n_1,
      DOC => texture_data_reg_8064_8127_6_8_n_2,
      DOD => NLW_texture_data_reg_8064_8127_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8064_8127_0_2_i_1_n_0
    );
texture_data_reg_8064_8127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5) => \rgb_out[11]_i_52_0\(3),
      ADDRB(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5) => \rgb_out[11]_i_52_0\(3),
      ADDRC(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_8064_8127_9_11_n_0,
      DOB => texture_data_reg_8064_8127_9_11_n_1,
      DOC => texture_data_reg_8064_8127_9_11_n_2,
      DOD => NLW_texture_data_reg_8064_8127_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8064_8127_0_2_i_1_n_0
    );
texture_data_reg_8128_8191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[2]_i_35_0\(0),
      ADDRA(4 downto 3) => ADDRC(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[2]_i_27_0\(0),
      ADDRA(0) => \rgb_out[2]_i_27_1\(0),
      ADDRB(5) => \rgb_out[2]_i_35_0\(0),
      ADDRB(4 downto 3) => ADDRC(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[2]_i_27_0\(0),
      ADDRB(0) => \rgb_out[2]_i_27_1\(0),
      ADDRC(5) => \rgb_out[2]_i_35_0\(0),
      ADDRC(4 downto 3) => ADDRC(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[2]_i_27_0\(0),
      ADDRC(0) => \rgb_out[2]_i_27_1\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__4_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__4_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__4_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__4_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__4_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__4_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_8128_8191_0_2_n_0,
      DOB => texture_data_reg_8128_8191_0_2_n_1,
      DOC => texture_data_reg_8128_8191_0_2_n_2,
      DOD => NLW_texture_data_reg_8128_8191_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8128_8191_0_2_i_1_n_0
    );
texture_data_reg_8128_8191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg0_reg_n_0_[10]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_8128_8191_0_2_i_1_n_0
    );
texture_data_reg_8128_8191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[5]_i_35_0\(4),
      ADDRA(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[5]_i_35_0\(4),
      ADDRB(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[5]_i_35_0\(4),
      ADDRC(4 downto 3) => \rgb_out[5]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__2_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__2_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__2_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__2_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__2_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__2_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_8128_8191_3_5_n_0,
      DOB => texture_data_reg_8128_8191_3_5_n_1,
      DOC => texture_data_reg_8128_8191_3_5_n_2,
      DOD => NLW_texture_data_reg_8128_8191_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8128_8191_0_2_i_1_n_0
    );
texture_data_reg_8128_8191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[8]_i_35_0\(3),
      ADDRA(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5) => \rgb_out[8]_i_35_0\(3),
      ADDRB(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5) => \rgb_out[8]_i_35_0\(3),
      ADDRC(4 downto 3) => \rgb_out[8]_i_27_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__0_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__0_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__0_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__0_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__0_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__0_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_8128_8191_6_8_n_0,
      DOB => texture_data_reg_8128_8191_6_8_n_1,
      DOC => texture_data_reg_8128_8191_6_8_n_2,
      DOD => NLW_texture_data_reg_8128_8191_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8128_8191_0_2_i_1_n_0
    );
texture_data_reg_8128_8191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_52_0\(3),
      ADDRA(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRB(5) => \rgb_out[11]_i_52_0\(3),
      ADDRB(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRC(5) => \rgb_out[11]_i_52_0\(3),
      ADDRC(4 downto 3) => \rgb_out[2]_i_43_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[2]_i_43_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg_n_0_[5]\,
      ADDRD(4) => \slv_reg0_reg_n_0_[4]\,
      ADDRD(3) => \slv_reg0_reg_n_0_[3]\,
      ADDRD(2) => \slv_reg0_reg_n_0_[2]\,
      ADDRD(1) => \slv_reg0_reg_n_0_[1]\,
      ADDRD(0) => \slv_reg0_reg_n_0_[0]\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_8128_8191_9_11_n_0,
      DOB => texture_data_reg_8128_8191_9_11_n_1,
      DOC => texture_data_reg_8128_8191_9_11_n_2,
      DOD => NLW_texture_data_reg_8128_8191_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_8128_8191_0_2_i_1_n_0
    );
texture_data_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_832_895_0_2_n_0,
      DOB => texture_data_reg_832_895_0_2_n_1,
      DOC => texture_data_reg_832_895_0_2_n_2,
      DOD => NLW_texture_data_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_832_895_0_2_i_1_n_0
    );
texture_data_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_832_895_0_2_i_1_n_0
    );
texture_data_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_832_895_3_5_n_0,
      DOB => texture_data_reg_832_895_3_5_n_1,
      DOC => texture_data_reg_832_895_3_5_n_2,
      DOD => NLW_texture_data_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_832_895_0_2_i_1_n_0
    );
texture_data_reg_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_832_895_6_8_n_0,
      DOB => texture_data_reg_832_895_6_8_n_1,
      DOC => texture_data_reg_832_895_6_8_n_2,
      DOD => NLW_texture_data_reg_832_895_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_832_895_0_2_i_1_n_0
    );
texture_data_reg_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_832_895_9_11_n_0,
      DOB => texture_data_reg_832_895_9_11_n_1,
      DOC => texture_data_reg_832_895_9_11_n_2,
      DOD => NLW_texture_data_reg_832_895_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_832_895_0_2_i_1_n_0
    );
texture_data_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_896_959_0_2_n_0,
      DOB => texture_data_reg_896_959_0_2_n_1,
      DOC => texture_data_reg_896_959_0_2_n_2,
      DOD => NLW_texture_data_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_896_959_0_2_i_1_n_0
    );
texture_data_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => \slv_reg0_reg_n_0_[10]\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      I5 => texture_data_reg_64_127_0_2_i_2_n_0,
      O => texture_data_reg_896_959_0_2_i_1_n_0
    );
texture_data_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_896_959_3_5_n_0,
      DOB => texture_data_reg_896_959_3_5_n_1,
      DOC => texture_data_reg_896_959_3_5_n_2,
      DOD => NLW_texture_data_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_896_959_0_2_i_1_n_0
    );
texture_data_reg_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_896_959_6_8_n_0,
      DOB => texture_data_reg_896_959_6_8_n_1,
      DOC => texture_data_reg_896_959_6_8_n_2,
      DOD => NLW_texture_data_reg_896_959_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_896_959_0_2_i_1_n_0
    );
texture_data_reg_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_896_959_9_11_n_0,
      DOB => texture_data_reg_896_959_9_11_n_1,
      DOC => texture_data_reg_896_959_9_11_n_2,
      DOD => NLW_texture_data_reg_896_959_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_896_959_0_2_i_1_n_0
    );
texture_data_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRC(4),
      ADDRA(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => ADDRC(1 downto 0),
      ADDRB(5) => ADDRC(4),
      ADDRB(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => ADDRC(1 downto 0),
      ADDRC(5) => ADDRC(4),
      ADDRC(4 downto 3) => \rgb_out[2]_i_26_0\(1 downto 0),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => ADDRC(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__5_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__5_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__5_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__5_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__5_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__5_n_0\,
      DIA => slv_reg1(0),
      DIB => slv_reg1(1),
      DIC => slv_reg1(2),
      DID => '0',
      DOA => texture_data_reg_960_1023_0_2_n_0,
      DOB => texture_data_reg_960_1023_0_2_n_1,
      DOC => texture_data_reg_960_1023_0_2_n_2,
      DOD => NLW_texture_data_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_960_1023_0_2_i_1_n_0
    );
texture_data_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg0_reg_n_0_[12]\,
      I3 => texture_data_reg_960_1023_0_2_i_2_n_0,
      I4 => \slv_reg0_reg_n_0_[9]\,
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => texture_data_reg_960_1023_0_2_i_1_n_0
    );
texture_data_reg_960_1023_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => \slv_reg0_reg_n_0_[7]\,
      O => texture_data_reg_960_1023_0_2_i_2_n_0
    );
texture_data_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[5]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[5]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__3_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__3_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__3_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__3_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__3_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__3_n_0\,
      DIA => slv_reg1(3),
      DIB => slv_reg1(4),
      DIC => slv_reg1(5),
      DID => '0',
      DOA => texture_data_reg_960_1023_3_5_n_0,
      DOB => texture_data_reg_960_1023_3_5_n_1,
      DOC => texture_data_reg_960_1023_3_5_n_2,
      DOD => NLW_texture_data_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_960_1023_0_2_i_1_n_0
    );
texture_data_reg_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRB(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRC(5 downto 3) => \rgb_out[8]_i_27_0\(4 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1 downto 0) => \rgb_out[8]_i_27_0\(1 downto 0),
      ADDRD(5) => \slv_reg0_reg[5]_rep__1_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep__1_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep__1_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep__1_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep__1_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep__1_n_0\,
      DIA => slv_reg1(6),
      DIB => slv_reg1(7),
      DIC => slv_reg1(8),
      DID => '0',
      DOA => texture_data_reg_960_1023_6_8_n_0,
      DOB => texture_data_reg_960_1023_6_8_n_1,
      DOC => texture_data_reg_960_1023_6_8_n_2,
      DOD => NLW_texture_data_reg_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_960_1023_0_2_i_1_n_0
    );
texture_data_reg_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rgb_out[11]_i_44_0\(3),
      ADDRA(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRA(2) => \out\(2),
      ADDRA(1) => \rgb_out[11]_i_44_0\(0),
      ADDRA(0) => \rgb_out[11]_i_32_0\(0),
      ADDRB(5) => \rgb_out[11]_i_44_0\(3),
      ADDRB(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRB(2) => \out\(2),
      ADDRB(1) => \rgb_out[11]_i_44_0\(0),
      ADDRB(0) => \rgb_out[11]_i_32_0\(0),
      ADDRC(5) => \rgb_out[11]_i_44_0\(3),
      ADDRC(4 downto 3) => \rgb_out[11]_i_32_0\(3 downto 2),
      ADDRC(2) => \out\(2),
      ADDRC(1) => \rgb_out[11]_i_44_0\(0),
      ADDRC(0) => \rgb_out[11]_i_32_0\(0),
      ADDRD(5) => \slv_reg0_reg[5]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[4]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[3]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[2]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[1]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[0]_rep_n_0\,
      DIA => slv_reg1(9),
      DIB => slv_reg1(10),
      DIC => slv_reg1(11),
      DID => '0',
      DOA => texture_data_reg_960_1023_9_11_n_0,
      DOB => texture_data_reg_960_1023_9_11_n_1,
      DOC => texture_data_reg_960_1023_9_11_n_2,
      DOD => NLW_texture_data_reg_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => vga_clk,
      WE => texture_data_reg_960_1023_0_2_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TEXT_GEN is
  port (
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    hsync_out_reg_0 : in STD_LOGIC;
    vga_clk : in STD_LOGIC;
    vsync_out_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TEXT_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TEXT_GEN is
begin
hsync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => hsync_out_reg_0,
      Q => hs,
      R => '0'
    );
\rgb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\rgb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\rgb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\rgb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\rgb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\rgb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\rgb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\rgb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\rgb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\rgb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\rgb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\rgb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
vsync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => vsync_out_reg_0,
      Q => vs,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TIMING_GEN is
  port (
    vblank_timing : out STD_LOGIC;
    hblank_timing : out STD_LOGIC;
    block_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \vcount_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \vcount_reg[9]_0\ : out STD_LOGIC;
    \vcount_reg[9]_1\ : out STD_LOGIC;
    \vcount_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \vcount_reg[4]_2\ : out STD_LOGIC;
    \out_reg[1]_0\ : out STD_LOGIC;
    \out_reg[1]_1\ : out STD_LOGIC;
    \out_reg[1]_2\ : out STD_LOGIC;
    \out_reg[1]_3\ : out STD_LOGIC;
    \out_reg[1]_4\ : out STD_LOGIC;
    \out_reg[5]_0\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \vcount_reg[4]_3\ : out STD_LOGIC;
    \vcount_reg[2]_0\ : out STD_LOGIC;
    \vcount_reg[4]_4\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \vcount_reg[1]_0\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \vcount_reg[1]_1\ : out STD_LOGIC;
    \vcount_reg[4]_5\ : out STD_LOGIC;
    \out_reg[4]_0\ : out STD_LOGIC;
    \out_reg[3]_0\ : out STD_LOGIC;
    \hcount_out_reg[2]\ : out STD_LOGIC;
    \hcount_out_reg[2]_0\ : out STD_LOGIC;
    hblank_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vcount_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vcount_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hcount_reg[4]_rep__1_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \vcount_reg[0]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vcount_reg[0]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vcount_reg[0]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_reg[4]_rep__5_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRC : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vcount_reg[0]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vcount_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vcount_reg[0]_7\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vcount_reg[0]_8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vcount_reg[0]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vcount_reg[0]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcount_reg[1]_rep__4_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vcount_reg[0]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcount_reg[0]_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcount_reg[0]_rep__11_0\ : out STD_LOGIC;
    hs_nxt : out STD_LOGIC;
    vs_nxt : out STD_LOGIC;
    \vcount_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vcount_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vcount_reg[0]_14\ : out STD_LOGIC;
    \vcount_reg[0]_15\ : out STD_LOGIC;
    \vcount_reg[1]_2\ : out STD_LOGIC;
    \vcount_reg[1]_3\ : out STD_LOGIC;
    vga_clk : in STD_LOGIC;
    \rgb_out_reg[11]_i_14_0\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_14_1\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_12_0\ : in STD_LOGIC;
    \rgb_out_reg[11]_i_12_1\ : in STD_LOGIC;
    \rgb_out[11]_i_39_0\ : in STD_LOGIC;
    \rgb_out[11]_i_39_1\ : in STD_LOGIC;
    \rgb_out[11]_i_33_0\ : in STD_LOGIC;
    \rgb_out[11]_i_33_1\ : in STD_LOGIC;
    \rgb_out[11]_i_39_2\ : in STD_LOGIC;
    \rgb_out[11]_i_39_3\ : in STD_LOGIC;
    \rgb_out[11]_i_33_2\ : in STD_LOGIC;
    \rgb_out[11]_i_33_3\ : in STD_LOGIC;
    \rgb_out[11]_i_39_4\ : in STD_LOGIC;
    \rgb_out[11]_i_39_5\ : in STD_LOGIC;
    \rgb_out[11]_i_33_4\ : in STD_LOGIC;
    \rgb_out[11]_i_33_5\ : in STD_LOGIC;
    \rgb_out[11]_i_39_6\ : in STD_LOGIC;
    \rgb_out[11]_i_39_7\ : in STD_LOGIC;
    \rgb_out[11]_i_33_6\ : in STD_LOGIC;
    \rgb_out[11]_i_33_7\ : in STD_LOGIC;
    \rgb_out[11]_i_40_0\ : in STD_LOGIC;
    \rgb_out[11]_i_40_1\ : in STD_LOGIC;
    \rgb_out[11]_i_34_0\ : in STD_LOGIC;
    \rgb_out[11]_i_34_1\ : in STD_LOGIC;
    \rgb_out[11]_i_3__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rgb_out_reg[11]_i_15\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rgb_out[11]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TIMING_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TIMING_GEN is
  signal \^addra\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^block_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal hblank_nxt : STD_LOGIC;
  signal hblank_out_i_2_n_0 : STD_LOGIC;
  signal \^hblank_timing\ : STD_LOGIC;
  signal \hcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount[10]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount[5]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount[6]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[7]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[7]_i_2_n_0\ : STD_LOGIC;
  signal \hcount[8]_i_1_n_0\ : STD_LOGIC;
  signal \hcount[9]_i_1_n_0\ : STD_LOGIC;
  signal \^hcount_reg[0]_rep__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hcount_reg[0]_rep__11_0\ : STD_LOGIC;
  signal \hcount_timing__0\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal hsync_out_reg_srl2_i_2_n_0 : STD_LOGIC;
  signal line_data : STD_LOGIC_VECTOR ( 18 downto 8 );
  signal \out[5]_i_10_n_0\ : STD_LOGIC;
  signal \out[5]_i_11_n_0\ : STD_LOGIC;
  signal \out[5]_i_12_n_0\ : STD_LOGIC;
  signal \out[5]_i_13_n_0\ : STD_LOGIC;
  signal \out[5]_i_14_n_0\ : STD_LOGIC;
  signal \out[5]_i_15_n_0\ : STD_LOGIC;
  signal \out[5]_i_16_n_0\ : STD_LOGIC;
  signal \out[5]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_111_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_112_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_113_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_114_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_122_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_125_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_126_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_127_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_128_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_129_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_130_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_132_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_133_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_157_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_158_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_159_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_160_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_169_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_170_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_171_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_172_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_173_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_174_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_175_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_176_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_177_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_178_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_179_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_180_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_181_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_182_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_183_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_184_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_185_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_186_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_187_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_188_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_189_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_190_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_191_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_192_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_196_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_197_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_198_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_199_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_200_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_201_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_202_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_203_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_204_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_205_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_206_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_207_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_208_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_209_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_210_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_211_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_212_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_213_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_214_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_215_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_216_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_217_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_218_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_219_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_220_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_221_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_222_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_223_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_224_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_225_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_226_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_227_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_228_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_229_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_230_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_231_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_232_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_233_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_234_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_235_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_236_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_237_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_238_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_239_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_240_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_241_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_242_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_243_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_244_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_245_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_246_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_247_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_248_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_249_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_250_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_251_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_252_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_253_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_254_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_255_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_256_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_257_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_258_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_259_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_260_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_261_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_262_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_263_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_264_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_265_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_266_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_267_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_268_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_269_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_270_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_271_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_272_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_273_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_274_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_275_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_276_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_277_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_278_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_279_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_280_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_281_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_282_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_283_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_284_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_285_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_286_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_287_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_288_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_289_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_290_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_291_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_292_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_293_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_294_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_295_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_296_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_297_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_298_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_299_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_29__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_300_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_301_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_302_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_303_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_304_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_305_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_306_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_307_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_308_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_33__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_42__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_46__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_48__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_63_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_64__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_64_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_65_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_66_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_67_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_68_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_69_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_70_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_71_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_72_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_73__0_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_73_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_74_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_75_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_76_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_83_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_84_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_85_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_86_n_0\ : STD_LOGIC;
  signal \rgb_out[11]_i_93_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_101_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_102_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_103_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_104_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_105_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_106_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_107_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_108_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_109_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_110_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_119_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_120_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_121_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_123_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_124_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_135_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_136_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_137_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_138_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_139_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_140_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_141_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_142_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_143_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_144_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_145_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_146_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_147_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_148_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_149_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_150_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_151_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_152_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_153_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_154_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_155_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_156_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_161_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_162_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_163_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_164_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_165_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_166_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_167_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_168_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_31_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_34_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_39_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_40_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_41_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_45_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_53_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_54_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_55_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_57_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_58_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_59_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_60_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_61_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_62_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_63_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_65_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_66_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_67_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_68_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_70_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_71_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_72_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_77_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_79_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_80_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_81_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_82_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_87_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_88_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_94_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_95_n_0\ : STD_LOGIC;
  signal \rgb_out_reg[11]_i_96_n_0\ : STD_LOGIC;
  signal vblank_nxt : STD_LOGIC;
  signal \^vblank_timing\ : STD_LOGIC;
  signal vcount : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \vcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \vcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \vcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \vcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \vcount[4]_i_3_n_0\ : STD_LOGIC;
  signal \vcount[5]_i_2_n_0\ : STD_LOGIC;
  signal \vcount[7]_i_2_n_0\ : STD_LOGIC;
  signal \vcount[7]_i_3_n_0\ : STD_LOGIC;
  signal \vcount[7]_i_4_n_0\ : STD_LOGIC;
  signal \vcount[8]_i_2_n_0\ : STD_LOGIC;
  signal \vcount[9]_i_2_n_0\ : STD_LOGIC;
  signal \vcount[9]_i_3_n_0\ : STD_LOGIC;
  signal \vcount[9]_i_4_n_0\ : STD_LOGIC;
  signal \vcount[9]_i_5_n_0\ : STD_LOGIC;
  signal vcount_nxt : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal \^vcount_reg[0]_10\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^vcount_reg[0]_8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^vcount_reg[0]_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^vcount_reg[4]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^vcount_reg[4]_2\ : STD_LOGIC;
  signal \^vcount_reg[4]_3\ : STD_LOGIC;
  signal vsync_out_reg_srl2_i_2_n_0 : STD_LOGIC;
  signal vsync_out_reg_srl2_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hcount[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \hcount[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \hcount[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \hcount[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \hcount[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \hcount[7]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \hcount[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \hcount[9]_i_1\ : label is "soft_lutpair20";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \hcount_reg[0]\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__0\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__1\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__10\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__11\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__2\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__3\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__4\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__5\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__6\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__7\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__8\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[0]_rep__9\ : label is "hcount_reg[0]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__0\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__1\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__10\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__11\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__2\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__3\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__4\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__5\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__6\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__7\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__8\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[1]_rep__9\ : label is "hcount_reg[1]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__0\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__1\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__10\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__11\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__2\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__3\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__4\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__5\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__6\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__7\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__8\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[3]_rep__9\ : label is "hcount_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__0\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__1\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__10\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__11\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__2\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__3\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__4\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__5\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__6\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__7\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__8\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[4]_rep__9\ : label is "hcount_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_reg[5]\ : label is "hcount_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_reg[5]_rep\ : label is "hcount_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_reg[5]_rep__0\ : label is "hcount_reg[5]";
  attribute SOFT_HLUTNM of \out[5]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \out[5]_i_15\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out[5]_i_16\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_116\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_129\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_134\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_193\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_194\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_195\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_19__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_202\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_203\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_20__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_246\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_247\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_248\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_62\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_63\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rgb_out[11]_i_84\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of vblank_out_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \vcount[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \vcount[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vcount[4]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vcount[9]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of vsync_out_reg_srl2_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of vsync_out_reg_srl2_i_3 : label is "soft_lutpair25";
begin
  ADDRA(1 downto 0) <= \^addra\(1 downto 0);
  D(0) <= \^d\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  block_addr(3 downto 0) <= \^block_addr\(3 downto 0);
  hblank_timing <= \^hblank_timing\;
  \hcount_reg[0]_rep__0_0\(0) <= \^hcount_reg[0]_rep__0_0\(0);
  \hcount_reg[0]_rep__11_0\ <= \^hcount_reg[0]_rep__11_0\;
  vblank_timing <= \^vblank_timing\;
  \vcount_reg[0]_10\(2 downto 0) <= \^vcount_reg[0]_10\(2 downto 0);
  \vcount_reg[0]_8\(4 downto 0) <= \^vcount_reg[0]_8\(4 downto 0);
  \vcount_reg[0]_9\(3 downto 0) <= \^vcount_reg[0]_9\(3 downto 0);
  \vcount_reg[4]_0\(2 downto 0) <= \^vcount_reg[4]_0\(2 downto 0);
  \vcount_reg[4]_2\ <= \^vcount_reg[4]_2\;
  \vcount_reg[4]_3\ <= \^vcount_reg[4]_3\;
block_data_reg_0_63_0_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A6AAA6"
    )
        port map (
      I0 => \hcount_timing__0\(10),
      I1 => \vcount[5]_i_2_n_0\,
      I2 => \vcount[9]_i_2_n_0\,
      I3 => \vcount[9]_i_3_n_0\,
      I4 => vcount(5),
      O => \^addra\(1)
    );
block_data_reg_0_63_6_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A6AAA6"
    )
        port map (
      I0 => \hcount_timing__0\(10),
      I1 => \vcount[5]_i_2_n_0\,
      I2 => \vcount[9]_i_2_n_0\,
      I3 => \vcount[9]_i_3_n_0\,
      I4 => vcount(5),
      O => ADDRB(1)
    );
hblank_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400000000022AAAA"
    )
        port map (
      I0 => \hcount_timing__0\(10),
      I1 => \^q\(7),
      I2 => hblank_out_i_2_n_0,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => hblank_nxt
    );
hblank_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^addra\(0),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^vcount_reg[0]_10\(0),
      O => hblank_out_i_2_n_0
    );
hblank_out_reg: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => hblank_nxt,
      Q => \^hblank_timing\,
      R => '0'
    );
\hcount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_i_1_n_0\
    );
\hcount[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1_n_0\
    );
\hcount[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__0_n_0\
    );
\hcount[0]_rep_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__1_n_0\
    );
\hcount[0]_rep_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__10_n_0\
    );
\hcount[0]_rep_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__11_n_0\
    );
\hcount[0]_rep_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__2_n_0\
    );
\hcount[0]_rep_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__3_n_0\
    );
\hcount[0]_rep_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__4_n_0\
    );
\hcount[0]_rep_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__5_n_0\
    );
\hcount[0]_rep_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__6_n_0\
    );
\hcount[0]_rep_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__7_n_0\
    );
\hcount[0]_rep_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__8_n_0\
    );
\hcount[0]_rep_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      O => \hcount[0]_rep_i_1__9_n_0\
    );
\hcount[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \hcount_timing__0\(10),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => hblank_out_i_2_n_0,
      I5 => \^q\(7),
      O => \hcount[10]_i_1_n_0\
    );
\hcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^hcount_reg[0]_rep__11_0\,
      I1 => \^q\(1),
      O => \hcount[1]_i_1_n_0\
    );
\hcount[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vcount_reg[0]_10\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1_n_0\
    );
\hcount[1]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__0_n_0\
    );
\hcount[1]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__1_n_0\
    );
\hcount[1]_rep_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__10_n_0\
    );
\hcount[1]_rep_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__11_n_0\
    );
\hcount[1]_rep_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__2_n_0\
    );
\hcount[1]_rep_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__3_n_0\
    );
\hcount[1]_rep_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__4_n_0\
    );
\hcount[1]_rep_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__5_n_0\
    );
\hcount[1]_rep_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__6_n_0\
    );
\hcount[1]_rep_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__7_n_0\
    );
\hcount[1]_rep_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__8_n_0\
    );
\hcount[1]_rep_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \hcount[1]_rep_i_1__9_n_0\
    );
\hcount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \hcount[2]_i_1_n_0\
    );
\hcount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \hcount[3]_i_1_n_0\
    );
\hcount[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1_n_0\
    );
\hcount[3]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__0_n_0\
    );
\hcount[3]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__1_n_0\
    );
\hcount[3]_rep_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__10_n_0\
    );
\hcount[3]_rep_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__11_n_0\
    );
\hcount[3]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__2_n_0\
    );
\hcount[3]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__3_n_0\
    );
\hcount[3]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__4_n_0\
    );
\hcount[3]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__5_n_0\
    );
\hcount[3]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__6_n_0\
    );
\hcount[3]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__7_n_0\
    );
\hcount[3]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__8_n_0\
    );
\hcount[3]_rep_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^vcount_reg[0]_10\(0),
      I2 => \^vcount_reg[0]_9\(0),
      I3 => \^q\(2),
      O => \hcount[3]_rep_i_1__9_n_0\
    );
\hcount[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \hcount[4]_i_1_n_0\
    );
\hcount[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1_n_0\
    );
\hcount[4]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__0_n_0\
    );
\hcount[4]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^hcount_reg[0]_rep__0_0\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__1_n_0\
    );
\hcount[4]_rep_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^vcount_reg[0]_8\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__10_n_0\
    );
\hcount[4]_rep_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^vcount_reg[0]_8\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__11_n_0\
    );
\hcount[4]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^hcount_reg[0]_rep__0_0\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__2_n_0\
    );
\hcount[4]_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^hcount_reg[0]_rep__0_0\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__3_n_0\
    );
\hcount[4]_rep_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^hcount_reg[0]_rep__0_0\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__4_n_0\
    );
\hcount[4]_rep_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^hcount_reg[0]_rep__0_0\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__5_n_0\
    );
\hcount[4]_rep_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^hcount_reg[0]_rep__0_0\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__6_n_0\
    );
\hcount[4]_rep_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^vcount_reg[0]_8\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__7_n_0\
    );
\hcount[4]_rep_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^vcount_reg[0]_8\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__8_n_0\
    );
\hcount[4]_rep_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^vcount_reg[0]_8\(0),
      I4 => \^q\(3),
      O => \hcount[4]_rep_i_1__9_n_0\
    );
\hcount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^vcount_reg[0]_10\(0),
      O => \hcount[5]_i_1_n_0\
    );
\hcount[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^vcount_reg[0]_10\(0),
      O => \hcount[5]_rep_i_1_n_0\
    );
\hcount[5]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^vcount_reg[0]_10\(0),
      O => \hcount[5]_rep_i_1__0_n_0\
    );
\hcount[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \hcount[7]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => \hcount[6]_i_1_n_0\
    );
\hcount[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \hcount[7]_i_2_n_0\,
      I5 => \^q\(6),
      O => \hcount[7]_i_1_n_0\
    );
\hcount[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^vcount_reg[0]_10\(0),
      O => \hcount[7]_i_2_n_0\
    );
\hcount[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => hblank_out_i_2_n_0,
      I3 => \^q\(7),
      O => \hcount[8]_i_1_n_0\
    );
\hcount[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => hblank_out_i_2_n_0,
      I3 => \^q\(6),
      I4 => \^q\(8),
      O => \hcount[9]_i_1_n_0\
    );
\hcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_i_1_n_0\,
      Q => \^q\(0),
      R => clear
    );
\hcount_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1_n_0\,
      Q => \vcount_reg[0]_0\(0),
      R => clear
    );
\hcount_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__0_n_0\,
      Q => \^hcount_reg[0]_rep__0_0\(0),
      R => clear
    );
\hcount_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__1_n_0\,
      Q => ADDRC(0),
      R => clear
    );
\hcount_reg[0]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__10_n_0\,
      Q => \^vcount_reg[0]_10\(0),
      R => clear
    );
\hcount_reg[0]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__11_n_0\,
      Q => \^hcount_reg[0]_rep__11_0\,
      R => clear
    );
\hcount_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__2_n_0\,
      Q => \vcount_reg[0]_4\(0),
      R => clear
    );
\hcount_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__3_n_0\,
      Q => \vcount_reg[0]_3\(0),
      R => clear
    );
\hcount_reg[0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__4_n_0\,
      Q => \vcount_reg[0]_2\(0),
      R => clear
    );
\hcount_reg[0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__5_n_0\,
      Q => \vcount_reg[0]_11\(0),
      R => clear
    );
\hcount_reg[0]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__6_n_0\,
      Q => \^vcount_reg[0]_8\(0),
      R => clear
    );
\hcount_reg[0]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__7_n_0\,
      Q => \vcount_reg[0]_7\(0),
      R => clear
    );
\hcount_reg[0]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__8_n_0\,
      Q => \vcount_reg[0]_6\(0),
      R => clear
    );
\hcount_reg[0]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[0]_rep_i_1__9_n_0\,
      Q => \vcount_reg[0]_5\(0),
      R => clear
    );
\hcount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[10]_i_1_n_0\,
      Q => \hcount_timing__0\(10),
      R => clear
    );
\hcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_i_1_n_0\,
      Q => \^q\(1),
      R => clear
    );
\hcount_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1_n_0\,
      Q => \^vcount_reg[0]_10\(1),
      R => clear
    );
\hcount_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__0_n_0\,
      Q => \^vcount_reg[0]_9\(0),
      R => clear
    );
\hcount_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__1_n_0\,
      Q => \^vcount_reg[0]_8\(1),
      R => clear
    );
\hcount_reg[1]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__10_n_0\,
      Q => \vcount_reg[0]_1\(0),
      R => clear
    );
\hcount_reg[1]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__11_n_0\,
      Q => \vcount_reg[0]_0\(1),
      R => clear
    );
\hcount_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__2_n_0\,
      Q => \vcount_reg[0]_7\(1),
      R => clear
    );
\hcount_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__3_n_0\,
      Q => \vcount_reg[0]_5\(1),
      R => clear
    );
\hcount_reg[1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__4_n_0\,
      Q => \hcount_reg[1]_rep__4_0\(0),
      R => clear
    );
\hcount_reg[1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__5_n_0\,
      Q => ADDRC(1),
      R => clear
    );
\hcount_reg[1]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__6_n_0\,
      Q => \vcount_reg[0]_4\(1),
      R => clear
    );
\hcount_reg[1]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__7_n_0\,
      Q => \vcount_reg[0]_3\(1),
      R => clear
    );
\hcount_reg[1]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__8_n_0\,
      Q => \vcount_reg[0]_2\(1),
      R => clear
    );
\hcount_reg[1]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[1]_rep_i_1__9_n_0\,
      Q => \vcount_reg[0]_11\(1),
      R => clear
    );
\hcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[2]_i_1_n_0\,
      Q => \^q\(2),
      R => clear
    );
\hcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_i_1_n_0\,
      Q => \^q\(3),
      R => clear
    );
\hcount_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1_n_0\,
      Q => \vcount_reg[0]_0\(2),
      R => clear
    );
\hcount_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__0_n_0\,
      Q => \vcount_reg[0]_1\(1),
      R => clear
    );
\hcount_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__1_n_0\,
      Q => \hcount_reg[4]_rep__1_0\(0),
      R => clear
    );
\hcount_reg[3]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__10_n_0\,
      Q => \^vcount_reg[0]_8\(2),
      R => clear
    );
\hcount_reg[3]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__11_n_0\,
      Q => \^vcount_reg[0]_9\(1),
      R => clear
    );
\hcount_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__2_n_0\,
      Q => \vcount_reg[0]_2\(2),
      R => clear
    );
\hcount_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__3_n_0\,
      Q => \vcount_reg[0]_3\(2),
      R => clear
    );
\hcount_reg[3]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__4_n_0\,
      Q => \vcount_reg[0]_4\(2),
      R => clear
    );
\hcount_reg[3]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__5_n_0\,
      Q => \hcount_reg[4]_rep__5_0\(0),
      R => clear
    );
\hcount_reg[3]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__6_n_0\,
      Q => ADDRC(2),
      R => clear
    );
\hcount_reg[3]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__7_n_0\,
      Q => \vcount_reg[0]_5\(2),
      R => clear
    );
\hcount_reg[3]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__8_n_0\,
      Q => \vcount_reg[0]_6\(1),
      R => clear
    );
\hcount_reg[3]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[3]_rep_i_1__9_n_0\,
      Q => \vcount_reg[0]_7\(2),
      R => clear
    );
\hcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_i_1_n_0\,
      Q => \^q\(4),
      R => clear
    );
\hcount_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1_n_0\,
      Q => \vcount_reg[0]_0\(3),
      R => clear
    );
\hcount_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__0_n_0\,
      Q => \vcount_reg[0]_1\(2),
      R => clear
    );
\hcount_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__1_n_0\,
      Q => \hcount_reg[4]_rep__1_0\(1),
      R => clear
    );
\hcount_reg[4]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__10_n_0\,
      Q => \^vcount_reg[0]_8\(3),
      R => clear
    );
\hcount_reg[4]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__11_n_0\,
      Q => \^vcount_reg[0]_9\(2),
      R => clear
    );
\hcount_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__2_n_0\,
      Q => \vcount_reg[0]_2\(3),
      R => clear
    );
\hcount_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__3_n_0\,
      Q => \vcount_reg[0]_3\(3),
      R => clear
    );
\hcount_reg[4]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__4_n_0\,
      Q => \vcount_reg[0]_4\(3),
      R => clear
    );
\hcount_reg[4]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__5_n_0\,
      Q => \hcount_reg[4]_rep__5_0\(1),
      R => clear
    );
\hcount_reg[4]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__6_n_0\,
      Q => ADDRC(3),
      R => clear
    );
\hcount_reg[4]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__7_n_0\,
      Q => \vcount_reg[0]_5\(3),
      R => clear
    );
\hcount_reg[4]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__8_n_0\,
      Q => \vcount_reg[0]_6\(2),
      R => clear
    );
\hcount_reg[4]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[4]_rep_i_1__9_n_0\,
      Q => \vcount_reg[0]_7\(3),
      R => clear
    );
\hcount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[5]_i_1_n_0\,
      Q => \^q\(5),
      R => clear
    );
\hcount_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[5]_rep_i_1_n_0\,
      Q => \^addra\(0),
      R => clear
    );
\hcount_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[5]_rep_i_1__0_n_0\,
      Q => ADDRB(0),
      R => clear
    );
\hcount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[6]_i_1_n_0\,
      Q => \^q\(6),
      R => clear
    );
\hcount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[7]_i_1_n_0\,
      Q => \^q\(7),
      R => clear
    );
\hcount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[8]_i_1_n_0\,
      Q => \^q\(8),
      R => clear
    );
\hcount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \hcount[9]_i_1_n_0\,
      Q => \^q\(9),
      R => clear
    );
hsync_out_reg_srl2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFEFE"
    )
        port map (
      I0 => \^addra\(0),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => hsync_out_reg_srl2_i_2_n_0,
      O => hs_nxt
    );
hsync_out_reg_srl2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFDFD"
    )
        port map (
      I0 => \hcount_timing__0\(10),
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \^addra\(0),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => hsync_out_reg_srl2_i_2_n_0
    );
\out[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000080880800"
    )
        port map (
      I0 => vcount(7),
      I1 => \out[5]_i_14_n_0\,
      I2 => \vcount[9]_i_3_n_0\,
      I3 => \vcount[8]_i_2_n_0\,
      I4 => vcount(6),
      I5 => \vcount[9]_i_2_n_0\,
      O => \out[5]_i_10_n_0\
    );
\out[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"63333333"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(8),
      I2 => vcount(6),
      I3 => \vcount[8]_i_2_n_0\,
      I4 => vcount(7),
      O => \out[5]_i_11_n_0\
    );
\out[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABB"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(10),
      I2 => \out[5]_i_16_n_0\,
      I3 => vcount(9),
      I4 => \vcount[7]_i_3_n_0\,
      O => \out[5]_i_12_n_0\
    );
\out[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77747777"
    )
        port map (
      I0 => vcount(5),
      I1 => \vcount[9]_i_3_n_0\,
      I2 => \vcount[7]_i_2_n_0\,
      I3 => \vcount[7]_i_3_n_0\,
      I4 => \vcount[5]_i_2_n_0\,
      O => \out[5]_i_13_n_0\
    );
\out[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000800000008"
    )
        port map (
      I0 => \hcount_timing__0\(10),
      I1 => \vcount[5]_i_2_n_0\,
      I2 => \vcount[7]_i_3_n_0\,
      I3 => \vcount[7]_i_2_n_0\,
      I4 => \vcount[9]_i_3_n_0\,
      I5 => vcount(5),
      O => \out[5]_i_14_n_0\
    );
\out[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => vcount(1),
      I2 => vcount(0),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      O => \out[5]_i_15_n_0\
    );
\out[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => vcount(8),
      I1 => vcount(6),
      I2 => \vcount[8]_i_2_n_0\,
      I3 => vcount(7),
      O => \out[5]_i_16_n_0\
    );
\out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53AD5DA2A3A2A2A2"
    )
        port map (
      I0 => vcount(9),
      I1 => \vcount[9]_i_2_n_0\,
      I2 => \vcount[9]_i_3_n_0\,
      I3 => vcount(8),
      I4 => \out[5]_i_9_n_0\,
      I5 => \out[5]_i_10_n_0\,
      O => \^block_addr\(3)
    );
\out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44B4444444444444"
    )
        port map (
      I0 => \out[5]_i_11_n_0\,
      I1 => \out[5]_i_12_n_0\,
      I2 => vcount_nxt(6),
      I3 => \out[5]_i_13_n_0\,
      I4 => \hcount_timing__0\(10),
      I5 => vcount_nxt(7),
      O => \^block_addr\(2)
    );
\out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060A0A06566A6AA"
    )
        port map (
      I0 => vcount(7),
      I1 => \out[5]_i_14_n_0\,
      I2 => \vcount[9]_i_3_n_0\,
      I3 => \vcount[8]_i_2_n_0\,
      I4 => vcount(6),
      I5 => \vcount[9]_i_2_n_0\,
      O => \^block_addr\(1)
    );
\out[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45458A898A898A8A"
    )
        port map (
      I0 => vcount(6),
      I1 => \vcount[9]_i_3_n_0\,
      I2 => \vcount[9]_i_2_n_0\,
      I3 => \out[5]_i_15_n_0\,
      I4 => vcount(5),
      I5 => \hcount_timing__0\(10),
      O => \^block_addr\(0)
    );
\out[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => vcount(7),
      I1 => \vcount[8]_i_2_n_0\,
      I2 => vcount(6),
      O => \out[5]_i_9_n_0\
    );
\rgb_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^hblank_timing\,
      I1 => \^vblank_timing\,
      O => hblank_out_reg_0(0)
    );
\rgb_out[11]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0484515005515840"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_111_n_0\
    );
\rgb_out[11]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001D111104C0000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_112_n_0\
    );
\rgb_out[11]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010041000228800"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_113_n_0\
    );
\rgb_out[11]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333D7CCC00000000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_114_n_0\
    );
\rgb_out[11]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0514000000000000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \out_reg[4]_0\
    );
\rgb_out[11]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000180"
    )
        port map (
      I0 => vcount(1),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \rgb_out_reg[11]_i_15\(4),
      O => \vcount_reg[1]_1\
    );
\rgb_out[11]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220088000000000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \out_reg[4]\
    );
\rgb_out[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_27_n_0\,
      I1 => \rgb_out_reg[11]_i_28_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out[11]_i_29__0_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out_reg[11]_i_30_n_0\,
      O => line_data(16)
    );
\rgb_out[11]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222288800000000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_122_n_0\
    );
\rgb_out[11]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001F002380"
    )
        port map (
      I0 => vcount(1),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \rgb_out_reg[11]_i_15\(4),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_125_n_0\
    );
\rgb_out[11]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051003324"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(0),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \rgb_out_reg[11]_i_15\(4),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_126_n_0\
    );
\rgb_out[11]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440060224310510"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_127_n_0\
    );
\rgb_out[11]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00033330040CC080"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_128_n_0\
    );
\rgb_out[11]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007E"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(0),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_129_n_0\
    );
\rgb_out[11]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A200888"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_130_n_0\
    );
\rgb_out[11]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111110000202200"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \out_reg[3]_0\
    );
\rgb_out[11]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800030300"
    )
        port map (
      I0 => \rgb_out[11]_i_246_n_0\,
      I1 => \rgb_out_reg[11]_i_15\(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \rgb_out[11]_i_247_n_0\,
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_132_n_0\
    );
\rgb_out[11]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800003000"
    )
        port map (
      I0 => \^vcount_reg[4]_3\,
      I1 => \rgb_out_reg[11]_i_15\(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \rgb_out[11]_i_248_n_0\,
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_133_n_0\
    );
\rgb_out[11]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      O => \vcount_reg[4]_5\
    );
\rgb_out[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_31_n_0\,
      I1 => \rgb_out_reg[11]_i_32_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out[11]_i_33__0_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out_reg[11]_i_34_n_0\,
      O => line_data(18)
    );
\rgb_out[11]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"045D055CC0008040"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_157_n_0\
    );
\rgb_out[11]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0584554CC4554850"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_158_n_0\
    );
\rgb_out[11]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442042267516550"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_159_n_0\
    );
\rgb_out[11]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFF008000040"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_160_n_0\
    );
\rgb_out[11]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022AE22EA77BA00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_169_n_0\
    );
\rgb_out[11]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_39_n_0\,
      I1 => \rgb_out_reg[11]_i_40_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out_reg[11]_i_41_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out[11]_i_42__0_n_0\,
      O => \out_reg[0]\(1)
    );
\rgb_out[11]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E88D8A00A8D88E0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_170_n_0\
    );
\rgb_out[11]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030ADA8A88898010"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_171_n_0\
    );
\rgb_out[11]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAF80000CBE800"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_172_n_0\
    );
\rgb_out[11]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01D5647FF7575D00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_173_n_0\
    );
\rgb_out[11]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006AAF1060AF9A00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_174_n_0\
    );
\rgb_out[11]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700489008840070"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_175_n_0\
    );
\rgb_out[11]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C6A8C68001801D0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_176_n_0\
    );
\rgb_out[11]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D13C0B020282808"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_177_n_0\
    );
\rgb_out[11]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04BD2A100AAAAAA0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_178_n_0\
    );
\rgb_out[11]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100BD8068BD4050"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_179_n_0\
    );
\rgb_out[11]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045A8D56FA51500"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_180_n_0\
    );
\rgb_out[11]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A02E7A7A2E7B0A0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_181_n_0\
    );
\rgb_out[11]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEFAAAABFBA00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_182_n_0\
    );
\rgb_out[11]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0027A58D65AF8500"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_183_n_0\
    );
\rgb_out[11]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BF04384F0000"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_184_n_0\
    );
\rgb_out[11]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01D5443BF7555D00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_185_n_0\
    );
\rgb_out[11]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0068A51060A59200"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_186_n_0\
    );
\rgb_out[11]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0608019449019070"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_187_n_0\
    );
\rgb_out[11]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00524A000005B580"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_188_n_0\
    );
\rgb_out[11]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C56A03000AAAA00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_189_n_0\
    );
\rgb_out[11]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04CE00E22B11A950"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_190_n_0\
    );
\rgb_out[11]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"017DB1D1393D9150"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_191_n_0\
    );
\rgb_out[11]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05AC010DF000AC50"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_192_n_0\
    );
\rgb_out[11]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7C"
    )
        port map (
      I0 => vcount(1),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => \^vcount_reg[4]_0\(0),
      O => \vcount_reg[1]_0\
    );
\rgb_out[11]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      O => \vcount_reg[4]_4\
    );
\rgb_out[11]_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      O => \^vcount_reg[4]_3\
    );
\rgb_out[11]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFF11FFFFF70"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_196_n_0\
    );
\rgb_out[11]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FAFAFEF0F8F00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_197_n_0\
    );
\rgb_out[11]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"092C31802C31C0D0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_198_n_0\
    );
\rgb_out[11]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"056C8549F448E450"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_199_n_0\
    );
\rgb_out[11]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(0),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      O => \vcount_reg[2]_0\
    );
\rgb_out[11]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFF0004CC800"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_200_n_0\
    );
\rgb_out[11]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442046223512550"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_201_n_0\
    );
\rgb_out[11]_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"19155464"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_202_n_0\
    );
\rgb_out[11]_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_203_n_0\
    );
\rgb_out[11]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DBD0D5D5D505AD0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_204_n_0\
    );
\rgb_out[11]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFFFFFBF00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_205_n_0\
    );
\rgb_out[11]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060C55944D459060"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_206_n_0\
    );
\rgb_out[11]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00504000000FAF00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_207_n_0\
    );
\rgb_out[11]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"019D009BF1D91900"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_208_n_0\
    );
\rgb_out[11]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0351551111D51530"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_209_n_0\
    );
\rgb_out[11]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      O => \^vcount_reg[4]_2\
    );
\rgb_out[11]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFF7107FFFF70"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_210_n_0\
    );
\rgb_out[11]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFAFFF2F4F00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_211_n_0\
    );
\rgb_out[11]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D012D1111C000D0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_212_n_0\
    );
\rgb_out[11]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40333343B3333380"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_213_n_0\
    );
\rgb_out[11]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFB7FF0000CC000"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_214_n_0\
    );
\rgb_out[11]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460040220510750"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_215_n_0\
    );
\rgb_out[11]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF3F3F3F3F7F00"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_216_n_0\
    );
\rgb_out[11]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0787071775707C70"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_217_n_0\
    );
\rgb_out[11]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009DF5F55555E200"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_218_n_0\
    );
\rgb_out[11]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0767077777307630"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_219_n_0\
    );
\rgb_out[11]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_45_n_0\,
      I1 => \rgb_out[11]_i_46__0_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out_reg[11]_i_47_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out[11]_i_48__0_n_0\,
      O => \out_reg[0]\(0)
    );
\rgb_out[11]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060C55944D558060"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_220_n_0\
    );
\rgb_out[11]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220000CC5C00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_221_n_0\
    );
\rgb_out[11]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600899DAD090"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_222_n_0\
    );
\rgb_out[11]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0351551111551530"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_223_n_0\
    );
\rgb_out[11]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050D1D1818585050"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_224_n_0\
    );
\rgb_out[11]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120155544554008"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => vcount(1),
      I3 => \rgb_out_reg[11]_i_15\(4),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_225_n_0\
    );
\rgb_out[11]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E663660066766E0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_226_n_0\
    );
\rgb_out[11]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080033FB037F7000"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \rgb_out_reg[11]_i_15\(4),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_227_n_0\
    );
\rgb_out[11]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400ACC800000000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_228_n_0\
    );
\rgb_out[11]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022244424"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(0),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \rgb_out_reg[11]_i_15\(4),
      I4 => vcount(1),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_229_n_0\
    );
\rgb_out[11]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"067419D400800200"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => vcount(1),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_230_n_0\
    );
\rgb_out[11]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B070000008000"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_231_n_0\
    );
\rgb_out[11]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F8FBFEF2F0F00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_232_n_0\
    );
\rgb_out[11]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8B840004BC800"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_233_n_0\
    );
\rgb_out[11]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004300000070400"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_234_n_0\
    );
\rgb_out[11]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0626366006672660"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_235_n_0\
    );
\rgb_out[11]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FEA77A8"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(1),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \rgb_out_reg[11]_i_15\(4),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_236_n_0\
    );
\rgb_out[11]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005742185D4000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_237_n_0\
    );
\rgb_out[11]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000083E3AACBC"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_238_n_0\
    );
\rgb_out[11]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E067574171770E0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_239_n_0\
    );
\rgb_out[11]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_53_n_0\,
      I1 => \rgb_out_reg[11]_i_54_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out_reg[11]_i_55_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out_reg[11]_i_56_n_0\,
      O => line_data(14)
    );
\rgb_out[11]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C281000028000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_240_n_0\
    );
\rgb_out[11]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030B0F0004000C00"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_241_n_0\
    );
\rgb_out[11]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000006C43FE"
    )
        port map (
      I0 => vcount(1),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \rgb_out_reg[11]_i_15\(4),
      I5 => \rgb_out_reg[11]_i_15\(3),
      O => \rgb_out[11]_i_242_n_0\
    );
\rgb_out[11]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C505DDDD10DA00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_243_n_0\
    );
\rgb_out[11]_i_244\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02050D40"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_244_n_0\
    );
\rgb_out[11]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022BBAB88"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_245_n_0\
    );
\rgb_out[11]_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(1),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => vcount(1),
      O => \rgb_out[11]_i_246_n_0\
    );
\rgb_out[11]_i_247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(1),
      I1 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_247_n_0\
    );
\rgb_out[11]_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => vcount(1),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_248_n_0\
    );
\rgb_out[11]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04A2AE22EE37BA00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_249_n_0\
    );
\rgb_out[11]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_57_n_0\,
      I1 => \rgb_out_reg[11]_i_58_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out_reg[11]_i_59_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out_reg[11]_i_60_n_0\,
      O => line_data(12)
    );
\rgb_out[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_61_n_0\,
      I1 => \rgb_out_reg[11]_i_62_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out_reg[11]_i_63_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out[11]_i_64__0_n_0\,
      O => line_data(10)
    );
\rgb_out[11]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600D220022D0060"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_250_n_0\
    );
\rgb_out[11]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302DA8888890030"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_251_n_0\
    );
\rgb_out[11]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04CAB8D008CBA840"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_252_n_0\
    );
\rgb_out[11]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606C4ECD75C7070"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_253_n_0\
    );
\rgb_out[11]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006AAF1040AF9A00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_254_n_0\
    );
\rgb_out[11]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0079408008048700"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_255_n_0\
    );
\rgb_out[11]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F5E8038002A0000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_256_n_0\
    );
\rgb_out[11]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F191800008491F0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_257_n_0\
    );
\rgb_out[11]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D08B000000F00D0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_258_n_0\
    );
\rgb_out[11]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444F440044D4440"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_259_n_0\
    );
\rgb_out[11]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => \vcount[9]_i_3_n_0\,
      I2 => \rgb_out[11]_i_63_n_0\,
      I3 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[4]_1\(4)
    );
\rgb_out[11]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B8AC8C8C88988B0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_260_n_0\
    );
\rgb_out[11]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3023D40C22800288"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_261_n_0\
    );
\rgb_out[11]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"272148982A2AA8A8"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_262_n_0\
    );
\rgb_out[11]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0504DD4CC4DD4050"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_263_n_0\
    );
\rgb_out[11]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408919459199050"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_264_n_0\
    );
\rgb_out[11]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08484D4FA8495080"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_265_n_0\
    );
\rgb_out[11]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0420D220022D0240"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_266_n_0\
    );
\rgb_out[11]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0706D646444D4050"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_267_n_0\
    );
\rgb_out[11]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA789008C3E800"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_268_n_0\
    );
\rgb_out[11]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C80082822882288"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_269_n_0\
    );
\rgb_out[11]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_65_n_0\,
      I1 => \rgb_out_reg[11]_i_66_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(0),
      I3 => \rgb_out_reg[11]_i_67_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(5),
      I5 => \rgb_out_reg[11]_i_68_n_0\,
      O => line_data(8)
    );
\rgb_out[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000BFFF4000"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(1),
      I2 => vcount(0),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[4]_1\(3)
    );
\rgb_out[11]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0038033030033400"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_270_n_0\
    );
\rgb_out[11]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070949501094C060"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_271_n_0\
    );
\rgb_out[11]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A1FA0B8000A8000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_272_n_0\
    );
\rgb_out[11]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"071BBAAAAAAEB170"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_273_n_0\
    );
\rgb_out[11]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0ABA22222F6070"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_274_n_0\
    );
\rgb_out[11]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FBF0F0F3F000"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_275_n_0\
    );
\rgb_out[11]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F8C8CCCCCCDE8F0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_276_n_0\
    );
\rgb_out[11]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202905C20200808"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_277_n_0\
    );
\rgb_out[11]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"140404140A2008A0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_278_n_0\
    );
\rgb_out[11]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05D55D5995D55D50"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_279_n_0\
    );
\rgb_out[11]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0419019CC8008040"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_280_n_0\
    );
\rgb_out[11]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09F9495D5D505E10"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_281_n_0\
    );
\rgb_out[11]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400776FF6774040"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_282_n_0\
    );
\rgb_out[11]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0546074DD6504650"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_283_n_0\
    );
\rgb_out[11]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088753377139800"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_284_n_0\
    );
\rgb_out[11]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26A82AA822082088"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_285_n_0\
    );
\rgb_out[11]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0355555115555530"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_286_n_0\
    );
\rgb_out[11]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0649095150C0D460"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_287_n_0\
    );
\rgb_out[11]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101E8B800028080"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_288_n_0\
    );
\rgb_out[11]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0717BEAEAEAE3170"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_289_n_0\
    );
\rgb_out[11]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F3FFFFFFF3F00"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_290_n_0\
    );
\rgb_out[11]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A5B5EFA5A500"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_291_n_0\
    );
\rgb_out[11]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0544056504700470"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_292_n_0\
    );
\rgb_out[11]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"105575F55555E000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_293_n_0\
    );
\rgb_out[11]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000774FF4774040"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_294_n_0\
    );
\rgb_out[11]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A57FF95FF50A0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => \rgb_out_reg[11]_i_15\(4),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_295_n_0\
    );
\rgb_out[11]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E6777557777E00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_296_n_0\
    );
\rgb_out[11]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26A822A820082008"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_297_n_0\
    );
\rgb_out[11]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0315555115555130"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_298_n_0\
    );
\rgb_out[11]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020851D40951C060"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_299_n_0\
    );
\rgb_out[11]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_73__0_n_0\,
      I1 => \rgb_out[11]_i_74_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(2),
      I3 => \rgb_out[11]_i_75_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(1),
      I5 => \rgb_out[11]_i_76_n_0\,
      O => \rgb_out[11]_i_29__0_n_0\
    );
\rgb_out[11]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C01FC00A00080"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => \^vcount_reg[4]_0\(1),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => vcount(1),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_300_n_0\
    );
\rgb_out[11]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B7AF3117AF2F70"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(1),
      O => \rgb_out[11]_i_301_n_0\
    );
\rgb_out[11]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005FDFFFBFFF5F00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_302_n_0\
    );
\rgb_out[11]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09E909B9B9909C90"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_303_n_0\
    );
\rgb_out[11]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001A5F5F0A5F5A00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_304_n_0\
    );
\rgb_out[11]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFB7FF008000040"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(3),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      I5 => \rgb_out_reg[11]_i_15\(4),
      O => \rgb_out[11]_i_305_n_0\
    );
\rgb_out[11]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460040225514710"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_306_n_0\
    );
\rgb_out[11]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180111040115850"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_307_n_0\
    );
\rgb_out[11]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0545055DC0000000"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \rgb_out[11]_i_308_n_0\
    );
\rgb_out[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_64_n_0\,
      I1 => \rgb_out[11]_i_65_n_0\,
      I2 => \^block_addr\(2),
      I3 => \rgb_out[11]_i_66_n_0\,
      I4 => \^block_addr\(1),
      I5 => \rgb_out[11]_i_67_n_0\,
      O => \rgb_out[11]_i_33_n_0\
    );
\rgb_out[11]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_83_n_0\,
      I1 => \rgb_out[11]_i_84_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(2),
      I3 => \rgb_out[11]_i_85_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(1),
      I5 => \rgb_out[11]_i_86_n_0\,
      O => \rgb_out[11]_i_33__0_n_0\
    );
\rgb_out[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rgb_out[11]_i_68_n_0\,
      I1 => \^block_addr\(1),
      I2 => \rgb_out_reg[11]_i_12_0\,
      I3 => \^block_addr\(0),
      I4 => \rgb_out_reg[11]_i_12_1\,
      I5 => \^block_addr\(2),
      O => \rgb_out[11]_i_34_n_0\
    );
\rgb_out[11]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_93_n_0\,
      I1 => \rgb_out_reg[11]_i_94_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(5),
      I3 => \rgb_out_reg[11]_i_95_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(2),
      I5 => \rgb_out_reg[11]_i_96_n_0\,
      O => \out_reg[5]\
    );
\rgb_out[11]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_101_n_0\,
      I1 => \rgb_out_reg[11]_i_102_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(5),
      I3 => \rgb_out_reg[11]_i_103_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(2),
      I5 => \rgb_out_reg[11]_i_104_n_0\,
      O => \out_reg[5]_0\
    );
\rgb_out[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_69_n_0\,
      I1 => \rgb_out[11]_i_70_n_0\,
      I2 => \^block_addr\(2),
      I3 => \rgb_out[11]_i_71_n_0\,
      I4 => \^block_addr\(1),
      I5 => \rgb_out[11]_i_72_n_0\,
      O => \rgb_out[11]_i_39_n_0\
    );
\rgb_out[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rgb_out[11]_i_73_n_0\,
      I1 => \^block_addr\(1),
      I2 => \rgb_out_reg[11]_i_14_0\,
      I3 => \^block_addr\(0),
      I4 => \rgb_out_reg[11]_i_14_1\,
      I5 => \^block_addr\(2),
      O => \rgb_out[11]_i_40_n_0\
    );
\rgb_out[11]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_111_n_0\,
      I1 => \rgb_out[11]_i_112_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(2),
      I3 => \rgb_out[11]_i_113_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(1),
      I5 => \rgb_out[11]_i_114_n_0\,
      O => \rgb_out[11]_i_42__0_n_0\
    );
\rgb_out[11]_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_121_n_0\,
      I1 => \rgb_out_reg[11]_i_15\(2),
      I2 => \^vcount_reg[4]_2\,
      I3 => \rgb_out_reg[11]_i_15\(3),
      I4 => \rgb_out_reg[11]_i_15\(1),
      I5 => \rgb_out[11]_i_122_n_0\,
      O => \rgb_out[11]_i_46__0_n_0\
    );
\rgb_out[11]_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_125_n_0\,
      I1 => \rgb_out[11]_i_126_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(2),
      I3 => \rgb_out[11]_i_127_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(1),
      I5 => \rgb_out[11]_i_114_n_0\,
      O => \rgb_out[11]_i_48__0_n_0\
    );
\rgb_out[11]_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00C0FFC000"
    )
        port map (
      I0 => \rgb_out[11]_i_128_n_0\,
      I1 => \rgb_out[11]_i_129_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \rgb_out_reg[11]_i_15\(2),
      I4 => \rgb_out[11]_i_130_n_0\,
      I5 => \rgb_out_reg[11]_i_15\(1),
      O => \out_reg[3]\
    );
\rgb_out[11]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA00BF40"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \vcount[7]_i_2_n_0\,
      I5 => \vcount[7]_i_3_n_0\,
      O => \vcount_reg[4]_1\(2)
    );
\rgb_out[11]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00110"
    )
        port map (
      I0 => \vcount[7]_i_3_n_0\,
      I1 => \vcount[7]_i_2_n_0\,
      I2 => vcount(1),
      I3 => vcount(0),
      I4 => \vcount[9]_i_3_n_0\,
      O => \vcount_reg[4]_1\(1)
    );
\rgb_out[11]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(0),
      I4 => vcount(1),
      O => \rgb_out[11]_i_63_n_0\
    );
\rgb_out[11]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_33_6\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_33_7\,
      O => \rgb_out[11]_i_64_n_0\
    );
\rgb_out[11]_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rgb_out[11]_i_157_n_0\,
      I1 => \rgb_out[11]_i_158_n_0\,
      I2 => \rgb_out_reg[11]_i_15\(2),
      I3 => \rgb_out[11]_i_159_n_0\,
      I4 => \rgb_out_reg[11]_i_15\(1),
      I5 => \rgb_out[11]_i_160_n_0\,
      O => \rgb_out[11]_i_64__0_n_0\
    );
\rgb_out[11]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_33_4\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_33_5\,
      O => \rgb_out[11]_i_65_n_0\
    );
\rgb_out[11]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_33_2\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_33_3\,
      O => \rgb_out[11]_i_66_n_0\
    );
\rgb_out[11]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_33_0\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_33_1\,
      O => \rgb_out[11]_i_67_n_0\
    );
\rgb_out[11]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_34_0\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_34_1\,
      O => \rgb_out[11]_i_68_n_0\
    );
\rgb_out[11]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_39_6\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_39_7\,
      O => \rgb_out[11]_i_69_n_0\
    );
\rgb_out[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_data(16),
      I1 => line_data(18),
      I2 => \rgb_out[11]_i_3__0_0\(1),
      I3 => \rgb_out[11]_i_3__0\(0),
      I4 => \rgb_out[11]_i_3__0_0\(0),
      I5 => \rgb_out[11]_i_3__0\(1),
      O => \hcount_out_reg[2]_0\
    );
\rgb_out[11]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_39_4\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_39_5\,
      O => \rgb_out[11]_i_70_n_0\
    );
\rgb_out[11]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_39_2\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_39_3\,
      O => \rgb_out[11]_i_71_n_0\
    );
\rgb_out[11]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_39_0\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_39_1\,
      O => \rgb_out[11]_i_72_n_0\
    );
\rgb_out[11]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \rgb_out[11]_i_40_0\,
      I1 => vcount_nxt(6),
      I2 => \out[5]_i_13_n_0\,
      I3 => \hcount_timing__0\(10),
      I4 => \rgb_out[11]_i_40_1\,
      O => \rgb_out[11]_i_73_n_0\
    );
\rgb_out[11]_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B8ADAC888898890"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_73__0_n_0\
    );
\rgb_out[11]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444F440044F4440"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_74_n_0\
    );
\rgb_out[11]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00B000000F80D0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => vcount(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => \^vcount_reg[4]_0\(1),
      O => \rgb_out[11]_i_75_n_0\
    );
\rgb_out[11]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E005081180400E0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_76_n_0\
    );
\rgb_out[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00074505550F0500"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(4),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_83_n_0\
    );
\rgb_out[11]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0337B330"
    )
        port map (
      I0 => vcount(1),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_84_n_0\
    );
\rgb_out[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F2F2FCF0FAF00"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(4),
      I1 => vcount(1),
      I2 => \rgb_out_reg[11]_i_15\(3),
      I3 => \^vcount_reg[4]_0\(2),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(0),
      O => \rgb_out[11]_i_85_n_0\
    );
\rgb_out[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E445CC11CC444E0"
    )
        port map (
      I0 => \rgb_out_reg[11]_i_15\(3),
      I1 => \rgb_out_reg[11]_i_15\(4),
      I2 => \^vcount_reg[4]_0\(2),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(0),
      I5 => vcount(1),
      O => \rgb_out[11]_i_86_n_0\
    );
\rgb_out[11]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \rgb_out[11]_i_202_n_0\,
      I1 => \rgb_out_reg[11]_i_15\(1),
      I2 => \rgb_out[11]_i_203_n_0\,
      I3 => \rgb_out_reg[11]_i_15\(4),
      I4 => \rgb_out_reg[11]_i_15\(3),
      I5 => \^vcount_reg[4]_3\,
      O => \rgb_out[11]_i_93_n_0\
    );
\rgb_out[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA00BF40"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \vcount[7]_i_2_n_0\,
      I5 => \vcount[7]_i_3_n_0\,
      O => \vcount_reg[0]_15\
    );
\rgb_out[5]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00110"
    )
        port map (
      I0 => \vcount[7]_i_3_n_0\,
      I1 => \vcount[7]_i_2_n_0\,
      I2 => vcount(1),
      I3 => vcount(0),
      I4 => \vcount[9]_i_3_n_0\,
      O => \vcount_reg[1]_2\
    );
\rgb_out[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA00BF40"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => vcount(1),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \vcount[7]_i_2_n_0\,
      I5 => \vcount[7]_i_3_n_0\,
      O => \vcount_reg[0]_14\
    );
\rgb_out[7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00110"
    )
        port map (
      I0 => \vcount[7]_i_3_n_0\,
      I1 => \vcount[7]_i_2_n_0\,
      I2 => vcount(1),
      I3 => vcount(0),
      I4 => \vcount[9]_i_3_n_0\,
      O => \vcount_reg[1]_3\
    );
\rgb_out_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => line_data(14),
      I1 => line_data(12),
      O => \rgb_out_reg[11]_i_10_n_0\,
      S => \rgb_out[11]_i_3__0_0\(0)
    );
\rgb_out_reg[11]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_214_n_0\,
      I1 => \rgb_out[11]_i_215_n_0\,
      O => \out_reg[1]_1\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_216_n_0\,
      I1 => \rgb_out[11]_i_217_n_0\,
      O => \rgb_out_reg[11]_i_101_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_218_n_0\,
      I1 => \rgb_out[11]_i_219_n_0\,
      O => \rgb_out_reg[11]_i_102_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_220_n_0\,
      I1 => \rgb_out[11]_i_221_n_0\,
      O => \rgb_out_reg[11]_i_103_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_222_n_0\,
      I1 => \rgb_out[11]_i_223_n_0\,
      O => \rgb_out_reg[11]_i_104_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_224_n_0\,
      I1 => \rgb_out[11]_i_225_n_0\,
      O => \rgb_out_reg[11]_i_105_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_226_n_0\,
      I1 => \rgb_out[11]_i_227_n_0\,
      O => \rgb_out_reg[11]_i_106_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_228_n_0\,
      I1 => \rgb_out[11]_i_229_n_0\,
      O => \rgb_out_reg[11]_i_107_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_230_n_0\,
      I1 => \rgb_out[11]_i_231_n_0\,
      O => \rgb_out_reg[11]_i_108_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_232_n_0\,
      I1 => \rgb_out[11]_i_233_n_0\,
      O => \rgb_out_reg[11]_i_109_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => line_data(10),
      I1 => line_data(8),
      O => \rgb_out_reg[11]_i_11_n_0\,
      S => \rgb_out[11]_i_3__0_0\(0)
    );
\rgb_out_reg[11]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_234_n_0\,
      I1 => \rgb_out[11]_i_235_n_0\,
      O => \rgb_out_reg[11]_i_110_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_236_n_0\,
      I1 => \rgb_out[11]_i_237_n_0\,
      O => \rgb_out_reg[11]_i_119_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_33_n_0\,
      I1 => \rgb_out[11]_i_34_n_0\,
      O => \vcount_reg[9]_1\,
      S => \^block_addr\(3)
    );
\rgb_out_reg[11]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_238_n_0\,
      I1 => \rgb_out[11]_i_239_n_0\,
      O => \rgb_out_reg[11]_i_120_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_240_n_0\,
      I1 => \rgb_out[11]_i_241_n_0\,
      O => \rgb_out_reg[11]_i_121_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_242_n_0\,
      I1 => \rgb_out[11]_i_243_n_0\,
      O => \rgb_out_reg[11]_i_123_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_244_n_0\,
      I1 => \rgb_out[11]_i_245_n_0\,
      O => \rgb_out_reg[11]_i_124_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_249_n_0\,
      I1 => \rgb_out[11]_i_250_n_0\,
      O => \rgb_out_reg[11]_i_135_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_251_n_0\,
      I1 => \rgb_out[11]_i_252_n_0\,
      O => \rgb_out_reg[11]_i_136_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_253_n_0\,
      I1 => \rgb_out[11]_i_254_n_0\,
      O => \rgb_out_reg[11]_i_137_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_255_n_0\,
      I1 => \rgb_out[11]_i_256_n_0\,
      O => \rgb_out_reg[11]_i_138_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_257_n_0\,
      I1 => \rgb_out[11]_i_258_n_0\,
      O => \rgb_out_reg[11]_i_139_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_39_n_0\,
      I1 => \rgb_out[11]_i_40_n_0\,
      O => \vcount_reg[9]_0\,
      S => \^block_addr\(3)
    );
\rgb_out_reg[11]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_259_n_0\,
      I1 => \rgb_out[11]_i_260_n_0\,
      O => \rgb_out_reg[11]_i_140_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_261_n_0\,
      I1 => \rgb_out[11]_i_262_n_0\,
      O => \rgb_out_reg[11]_i_141_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_263_n_0\,
      I1 => \rgb_out[11]_i_264_n_0\,
      O => \rgb_out_reg[11]_i_142_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_265_n_0\,
      I1 => \rgb_out[11]_i_266_n_0\,
      O => \rgb_out_reg[11]_i_143_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_267_n_0\,
      I1 => \rgb_out[11]_i_268_n_0\,
      O => \rgb_out_reg[11]_i_144_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_269_n_0\,
      I1 => \rgb_out[11]_i_270_n_0\,
      O => \rgb_out_reg[11]_i_145_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_271_n_0\,
      I1 => \rgb_out[11]_i_272_n_0\,
      O => \rgb_out_reg[11]_i_146_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_273_n_0\,
      I1 => \rgb_out[11]_i_274_n_0\,
      O => \rgb_out_reg[11]_i_147_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_275_n_0\,
      I1 => \rgb_out[11]_i_276_n_0\,
      O => \rgb_out_reg[11]_i_148_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_277_n_0\,
      I1 => \rgb_out[11]_i_278_n_0\,
      O => \rgb_out_reg[11]_i_149_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_279_n_0\,
      I1 => \rgb_out[11]_i_280_n_0\,
      O => \rgb_out_reg[11]_i_150_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_281_n_0\,
      I1 => \rgb_out[11]_i_282_n_0\,
      O => \rgb_out_reg[11]_i_151_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_283_n_0\,
      I1 => \rgb_out[11]_i_284_n_0\,
      O => \rgb_out_reg[11]_i_152_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_285_n_0\,
      I1 => \rgb_out[11]_i_286_n_0\,
      O => \rgb_out_reg[11]_i_153_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_287_n_0\,
      I1 => \rgb_out[11]_i_288_n_0\,
      O => \rgb_out_reg[11]_i_154_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_289_n_0\,
      I1 => \rgb_out[11]_i_290_n_0\,
      O => \rgb_out_reg[11]_i_155_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_291_n_0\,
      I1 => \rgb_out[11]_i_292_n_0\,
      O => \rgb_out_reg[11]_i_156_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_293_n_0\,
      I1 => \rgb_out[11]_i_294_n_0\,
      O => \rgb_out_reg[11]_i_161_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_295_n_0\,
      I1 => \rgb_out[11]_i_296_n_0\,
      O => \rgb_out_reg[11]_i_162_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_297_n_0\,
      I1 => \rgb_out[11]_i_298_n_0\,
      O => \rgb_out_reg[11]_i_163_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_299_n_0\,
      I1 => \rgb_out[11]_i_300_n_0\,
      O => \rgb_out_reg[11]_i_164_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_301_n_0\,
      I1 => \rgb_out[11]_i_302_n_0\,
      O => \rgb_out_reg[11]_i_165_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_303_n_0\,
      I1 => \rgb_out[11]_i_304_n_0\,
      O => \rgb_out_reg[11]_i_166_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_305_n_0\,
      I1 => \rgb_out[11]_i_306_n_0\,
      O => \rgb_out_reg[11]_i_167_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_307_n_0\,
      I1 => \rgb_out[11]_i_308_n_0\,
      O => \rgb_out_reg[11]_i_168_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_69_n_0\,
      I1 => \rgb_out_reg[11]_i_70_n_0\,
      O => \rgb_out_reg[11]_i_27_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_71_n_0\,
      I1 => \rgb_out_reg[11]_i_72_n_0\,
      O => \rgb_out_reg[11]_i_28_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_77_n_0\,
      I1 => \rgb_out_reg[11]_i_78_n_0\,
      O => \rgb_out_reg[11]_i_30_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_79_n_0\,
      I1 => \rgb_out_reg[11]_i_80_n_0\,
      O => \rgb_out_reg[11]_i_31_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_81_n_0\,
      I1 => \rgb_out_reg[11]_i_82_n_0\,
      O => \rgb_out_reg[11]_i_32_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_87_n_0\,
      I1 => \rgb_out_reg[11]_i_88_n_0\,
      O => \rgb_out_reg[11]_i_34_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_105_n_0\,
      I1 => \rgb_out_reg[11]_i_106_n_0\,
      O => \rgb_out_reg[11]_i_39_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_107_n_0\,
      I1 => \rgb_out_reg[11]_i_108_n_0\,
      O => \rgb_out_reg[11]_i_40_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_109_n_0\,
      I1 => \rgb_out_reg[11]_i_110_n_0\,
      O => \rgb_out_reg[11]_i_41_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_119_n_0\,
      I1 => \rgb_out_reg[11]_i_120_n_0\,
      O => \rgb_out_reg[11]_i_45_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_123_n_0\,
      I1 => \rgb_out_reg[11]_i_124_n_0\,
      O => \rgb_out_reg[11]_i_47_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_10_n_0\,
      I1 => \rgb_out_reg[11]_i_11_n_0\,
      O => \hcount_out_reg[2]\,
      S => \rgb_out[11]_i_3__0_0\(1)
    );
\rgb_out_reg[11]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_132_n_0\,
      I1 => \rgb_out[11]_i_133_n_0\,
      O => \out_reg[2]\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_135_n_0\,
      I1 => \rgb_out_reg[11]_i_136_n_0\,
      O => \rgb_out_reg[11]_i_53_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_137_n_0\,
      I1 => \rgb_out_reg[11]_i_138_n_0\,
      O => \rgb_out_reg[11]_i_54_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_139_n_0\,
      I1 => \rgb_out_reg[11]_i_140_n_0\,
      O => \rgb_out_reg[11]_i_55_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_141_n_0\,
      I1 => \rgb_out_reg[11]_i_142_n_0\,
      O => \rgb_out_reg[11]_i_56_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_143_n_0\,
      I1 => \rgb_out_reg[11]_i_144_n_0\,
      O => \rgb_out_reg[11]_i_57_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_145_n_0\,
      I1 => \rgb_out_reg[11]_i_146_n_0\,
      O => \rgb_out_reg[11]_i_58_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_147_n_0\,
      I1 => \rgb_out_reg[11]_i_148_n_0\,
      O => \rgb_out_reg[11]_i_59_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_149_n_0\,
      I1 => \rgb_out_reg[11]_i_150_n_0\,
      O => \rgb_out_reg[11]_i_60_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_151_n_0\,
      I1 => \rgb_out_reg[11]_i_152_n_0\,
      O => \rgb_out_reg[11]_i_61_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_153_n_0\,
      I1 => \rgb_out_reg[11]_i_154_n_0\,
      O => \rgb_out_reg[11]_i_62_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_155_n_0\,
      I1 => \rgb_out_reg[11]_i_156_n_0\,
      O => \rgb_out_reg[11]_i_63_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_161_n_0\,
      I1 => \rgb_out_reg[11]_i_162_n_0\,
      O => \rgb_out_reg[11]_i_65_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_163_n_0\,
      I1 => \rgb_out_reg[11]_i_164_n_0\,
      O => \rgb_out_reg[11]_i_66_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_165_n_0\,
      I1 => \rgb_out_reg[11]_i_166_n_0\,
      O => \rgb_out_reg[11]_i_67_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_out_reg[11]_i_167_n_0\,
      I1 => \rgb_out_reg[11]_i_168_n_0\,
      O => \rgb_out_reg[11]_i_68_n_0\,
      S => \rgb_out_reg[11]_i_15\(2)
    );
\rgb_out_reg[11]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_169_n_0\,
      I1 => \rgb_out[11]_i_170_n_0\,
      O => \rgb_out_reg[11]_i_69_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_171_n_0\,
      I1 => \rgb_out[11]_i_172_n_0\,
      O => \rgb_out_reg[11]_i_70_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_173_n_0\,
      I1 => \rgb_out[11]_i_174_n_0\,
      O => \rgb_out_reg[11]_i_71_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_175_n_0\,
      I1 => \rgb_out[11]_i_176_n_0\,
      O => \rgb_out_reg[11]_i_72_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_177_n_0\,
      I1 => \rgb_out[11]_i_178_n_0\,
      O => \rgb_out_reg[11]_i_77_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_179_n_0\,
      I1 => \rgb_out[11]_i_180_n_0\,
      O => \rgb_out_reg[11]_i_78_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_181_n_0\,
      I1 => \rgb_out[11]_i_182_n_0\,
      O => \rgb_out_reg[11]_i_79_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_183_n_0\,
      I1 => \rgb_out[11]_i_184_n_0\,
      O => \rgb_out_reg[11]_i_80_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_185_n_0\,
      I1 => \rgb_out[11]_i_186_n_0\,
      O => \rgb_out_reg[11]_i_81_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_187_n_0\,
      I1 => \rgb_out[11]_i_188_n_0\,
      O => \rgb_out_reg[11]_i_82_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_189_n_0\,
      I1 => \rgb_out[11]_i_190_n_0\,
      O => \rgb_out_reg[11]_i_87_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_191_n_0\,
      I1 => \rgb_out[11]_i_192_n_0\,
      O => \rgb_out_reg[11]_i_88_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_196_n_0\,
      I1 => \rgb_out[11]_i_197_n_0\,
      O => \out_reg[1]\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_198_n_0\,
      I1 => \rgb_out[11]_i_199_n_0\,
      O => \out_reg[1]_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_200_n_0\,
      I1 => \rgb_out[11]_i_201_n_0\,
      O => \out_reg[1]_3\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_204_n_0\,
      I1 => \rgb_out[11]_i_205_n_0\,
      O => \rgb_out_reg[11]_i_94_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_206_n_0\,
      I1 => \rgb_out[11]_i_207_n_0\,
      O => \rgb_out_reg[11]_i_95_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_208_n_0\,
      I1 => \rgb_out[11]_i_209_n_0\,
      O => \rgb_out_reg[11]_i_96_n_0\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_210_n_0\,
      I1 => \rgb_out[11]_i_211_n_0\,
      O => \out_reg[1]_4\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
\rgb_out_reg[11]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_out[11]_i_212_n_0\,
      I1 => \rgb_out[11]_i_213_n_0\,
      O => \out_reg[1]_2\,
      S => \rgb_out_reg[11]_i_15\(1)
    );
texture_data_reg_0_63_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => ADDRC(4)
    );
texture_data_reg_0_63_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_2\(4)
    );
texture_data_reg_0_63_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_0\(4)
    );
texture_data_reg_0_63_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \^vcount_reg[0]_9\(3)
    );
texture_data_reg_2048_2111_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[4]_1\(0)
    );
texture_data_reg_2048_2111_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_11\(2)
    );
texture_data_reg_2048_2111_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \^vcount_reg[0]_10\(2)
    );
texture_data_reg_2048_2111_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \^vcount_reg[0]_8\(4)
    );
texture_data_reg_4096_4159_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_5\(4)
    );
texture_data_reg_4096_4159_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_4\(4)
    );
texture_data_reg_4096_4159_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_13\(0)
    );
texture_data_reg_4096_4159_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_7\(4)
    );
texture_data_reg_6144_6207_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_12\(0)
    );
texture_data_reg_6144_6207_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_3\(4)
    );
texture_data_reg_6144_6207_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_1\(3)
    );
texture_data_reg_6144_6207_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(0),
      I2 => \vcount[9]_i_2_n_0\,
      O => \vcount_reg[0]_6\(3)
    );
vblank_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => vcount(9),
      I1 => vcount(8),
      I2 => \vcount[9]_i_2_n_0\,
      O => vblank_nxt
    );
vblank_out_reg: unisim.vcomponents.FDRE
     port map (
      C => vga_clk,
      CE => '1',
      D => vblank_nxt,
      Q => \^vblank_timing\,
      R => '0'
    );
\vcount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vcount(0),
      O => \vcount[0]_i_1_n_0\
    );
\vcount[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222A2A2A2A2A"
    )
        port map (
      I0 => vcount(10),
      I1 => \hcount_timing__0\(10),
      I2 => \^q\(9),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => vcount_nxt(10)
    );
\vcount[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00110"
    )
        port map (
      I0 => \vcount[7]_i_3_n_0\,
      I1 => \vcount[7]_i_2_n_0\,
      I2 => vcount(1),
      I3 => vcount(0),
      I4 => \vcount[9]_i_3_n_0\,
      O => \^d\(0)
    );
\vcount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(0),
      I1 => vcount(1),
      I2 => vcount(0),
      O => \vcount[2]_i_1_n_0\
    );
\vcount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(1),
      I1 => \^vcount_reg[4]_0\(0),
      I2 => vcount(0),
      I3 => vcount(1),
      O => \vcount[3]_i_1_n_0\
    );
\vcount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA888000000000"
    )
        port map (
      I0 => \vcount[9]_i_2_n_0\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => \hcount_timing__0\(10),
      O => \vcount[4]_i_1_n_0\
    );
\vcount[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88888"
    )
        port map (
      I0 => \hcount_timing__0\(10),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => clear
    );
\vcount[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vcount(1),
      I1 => vcount(0),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => \^vcount_reg[4]_0\(1),
      I4 => \^vcount_reg[4]_0\(2),
      O => \vcount[4]_i_3_n_0\
    );
\vcount[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \vcount[5]_i_2_n_0\,
      I1 => \vcount[9]_i_2_n_0\,
      I2 => \vcount[9]_i_3_n_0\,
      I3 => vcount(5),
      O => vcount_nxt(5)
    );
\vcount[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vcount(5),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \vcount[5]_i_2_n_0\
    );
\vcount[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0A0B4"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => \vcount[8]_i_2_n_0\,
      I2 => vcount(6),
      I3 => \vcount[7]_i_2_n_0\,
      I4 => \vcount[7]_i_3_n_0\,
      O => vcount_nxt(6)
    );
\vcount[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA00BF40"
    )
        port map (
      I0 => \vcount[9]_i_3_n_0\,
      I1 => vcount(6),
      I2 => \vcount[8]_i_2_n_0\,
      I3 => vcount(7),
      I4 => \vcount[7]_i_2_n_0\,
      I5 => \vcount[7]_i_3_n_0\,
      O => vcount_nxt(7)
    );
\vcount[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vcount(10),
      I1 => vcount(8),
      I2 => vcount(6),
      I3 => \vcount[8]_i_2_n_0\,
      I4 => vcount(7),
      I5 => vcount(9),
      O => \vcount[7]_i_2_n_0\
    );
\vcount[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4888888808888880"
    )
        port map (
      I0 => vcount(8),
      I1 => vcount(9),
      I2 => vcount(7),
      I3 => vcount(6),
      I4 => \vcount[8]_i_2_n_0\,
      I5 => \vcount[7]_i_4_n_0\,
      O => \vcount[7]_i_3_n_0\
    );
\vcount[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAA800"
    )
        port map (
      I0 => vcount(5),
      I1 => vcount(1),
      I2 => vcount(0),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \vcount[7]_i_4_n_0\
    );
\vcount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000015554000"
    )
        port map (
      I0 => \vcount[9]_i_2_n_0\,
      I1 => vcount(7),
      I2 => \vcount[8]_i_2_n_0\,
      I3 => vcount(6),
      I4 => vcount(8),
      I5 => \vcount[9]_i_3_n_0\,
      O => vcount_nxt(8)
    );
\vcount[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => vcount(5),
      I1 => \^vcount_reg[4]_0\(1),
      I2 => \^vcount_reg[4]_0\(0),
      I3 => vcount(0),
      I4 => vcount(1),
      I5 => \^vcount_reg[4]_0\(2),
      O => \vcount[8]_i_2_n_0\
    );
\vcount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00100000"
    )
        port map (
      I0 => \vcount[9]_i_2_n_0\,
      I1 => \vcount[9]_i_3_n_0\,
      I2 => vcount(7),
      I3 => \vcount[9]_i_4_n_0\,
      I4 => vcount(8),
      I5 => vcount(9),
      O => vcount_nxt(9)
    );
\vcount[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => \vcount[7]_i_3_n_0\,
      I1 => vcount(9),
      I2 => vcount(7),
      I3 => \vcount[9]_i_4_n_0\,
      I4 => vcount(8),
      I5 => vcount(10),
      O => \vcount[9]_i_2_n_0\
    );
\vcount[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0057FFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(9),
      I4 => \hcount_timing__0\(10),
      O => \vcount[9]_i_3_n_0\
    );
\vcount[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => vcount(6),
      I1 => \^vcount_reg[4]_0\(2),
      I2 => \vcount[9]_i_5_n_0\,
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      I5 => vcount(5),
      O => \vcount[9]_i_4_n_0\
    );
\vcount[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => vcount(0),
      I1 => vcount(1),
      O => \vcount[9]_i_5_n_0\
    );
\vcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => clear,
      D => \vcount[0]_i_1_n_0\,
      Q => vcount(0),
      R => \vcount[4]_i_1_n_0\
    );
\vcount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => vcount_nxt(10),
      Q => vcount(10),
      R => '0'
    );
\vcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => \^d\(0),
      Q => vcount(1),
      R => '0'
    );
\vcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => clear,
      D => \vcount[2]_i_1_n_0\,
      Q => \^vcount_reg[4]_0\(0),
      R => \vcount[4]_i_1_n_0\
    );
\vcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => clear,
      D => \vcount[3]_i_1_n_0\,
      Q => \^vcount_reg[4]_0\(1),
      R => \vcount[4]_i_1_n_0\
    );
\vcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => clear,
      D => \vcount[4]_i_3_n_0\,
      Q => \^vcount_reg[4]_0\(2),
      R => \vcount[4]_i_1_n_0\
    );
\vcount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => vcount_nxt(5),
      Q => vcount(5),
      R => '0'
    );
\vcount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => vcount_nxt(6),
      Q => vcount(6),
      R => '0'
    );
\vcount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => vcount_nxt(7),
      Q => vcount(7),
      R => '0'
    );
\vcount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => vcount_nxt(8),
      Q => vcount(8),
      R => '0'
    );
\vcount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vga_clk,
      CE => '1',
      D => vcount_nxt(9),
      Q => vcount(9),
      R => '0'
    );
vsync_out_reg_srl2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015540"
    )
        port map (
      I0 => vsync_out_reg_srl2_i_2_n_0,
      I1 => vcount(1),
      I2 => vcount(0),
      I3 => \^vcount_reg[4]_0\(0),
      I4 => \^vcount_reg[4]_0\(1),
      O => vs_nxt
    );
vsync_out_reg_srl2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^vcount_reg[4]_0\(2),
      I1 => vcount(6),
      I2 => vcount(10),
      I3 => vcount(5),
      I4 => vcount(7),
      I5 => vsync_out_reg_srl2_i_3_n_0,
      O => vsync_out_reg_srl2_i_2_n_0
    );
vsync_out_reg_srl2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vcount(8),
      I1 => vcount(9),
      O => vsync_out_reg_srl2_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0 is
  port (
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    axi_lite_wready : out STD_LOGIC;
    axi_lite_awready : out STD_LOGIC;
    axi_lite_arready : out STD_LOGIC;
    axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_lite_rvalid : out STD_LOGIC;
    axi_lite_bvalid : out STD_LOGIC;
    vga_clk : in STD_LOGIC;
    axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_lite_aclk : in STD_LOGIC;
    axi_lite_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_lite_arvalid : in STD_LOGIC;
    axi_lite_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_lite_wvalid : in STD_LOGIC;
    axi_lite_awvalid : in STD_LOGIC;
    axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_lite_aresetn : in STD_LOGIC;
    axi_lite_bready : in STD_LOGIC;
    axi_lite_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0 is
  signal GPU_DC_v1_0_AXI_LITE_inst_n_10 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_11 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_12 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_13 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_14 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_15 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_16 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_17 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_18 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_19 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_20 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_21 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_22 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_23 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_24 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_25 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_26 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_29 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_3 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_30 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_31 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_32 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_33 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_34 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_4 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_5 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_6 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_7 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_8 : STD_LOGIC;
  signal GPU_DC_v1_0_AXI_LITE_inst_n_9 : STD_LOGIC;
  signal block_addr : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal block_generator_n_0 : STD_LOGIC;
  signal block_generator_n_1 : STD_LOGIC;
  signal block_generator_n_2 : STD_LOGIC;
  signal block_generator_n_7 : STD_LOGIC;
  signal hblank_timing : STD_LOGIC;
  signal hcount : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal hcount_timing : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal hs_nxt : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal line_data : STD_LOGIC_VECTOR ( 24 downto 4 );
  signal number_clocker_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rgb : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal timing_generator_n_100 : STD_LOGIC;
  signal timing_generator_n_101 : STD_LOGIC;
  signal timing_generator_n_102 : STD_LOGIC;
  signal timing_generator_n_103 : STD_LOGIC;
  signal timing_generator_n_104 : STD_LOGIC;
  signal timing_generator_n_105 : STD_LOGIC;
  signal timing_generator_n_106 : STD_LOGIC;
  signal timing_generator_n_107 : STD_LOGIC;
  signal timing_generator_n_108 : STD_LOGIC;
  signal timing_generator_n_109 : STD_LOGIC;
  signal timing_generator_n_110 : STD_LOGIC;
  signal timing_generator_n_111 : STD_LOGIC;
  signal timing_generator_n_112 : STD_LOGIC;
  signal timing_generator_n_113 : STD_LOGIC;
  signal timing_generator_n_114 : STD_LOGIC;
  signal timing_generator_n_115 : STD_LOGIC;
  signal timing_generator_n_116 : STD_LOGIC;
  signal timing_generator_n_117 : STD_LOGIC;
  signal timing_generator_n_118 : STD_LOGIC;
  signal timing_generator_n_119 : STD_LOGIC;
  signal timing_generator_n_120 : STD_LOGIC;
  signal timing_generator_n_123 : STD_LOGIC;
  signal timing_generator_n_124 : STD_LOGIC;
  signal timing_generator_n_125 : STD_LOGIC;
  signal timing_generator_n_126 : STD_LOGIC;
  signal timing_generator_n_127 : STD_LOGIC;
  signal timing_generator_n_128 : STD_LOGIC;
  signal timing_generator_n_16 : STD_LOGIC;
  signal timing_generator_n_17 : STD_LOGIC;
  signal timing_generator_n_21 : STD_LOGIC;
  signal timing_generator_n_22 : STD_LOGIC;
  signal timing_generator_n_23 : STD_LOGIC;
  signal timing_generator_n_24 : STD_LOGIC;
  signal timing_generator_n_32 : STD_LOGIC;
  signal timing_generator_n_33 : STD_LOGIC;
  signal timing_generator_n_34 : STD_LOGIC;
  signal timing_generator_n_35 : STD_LOGIC;
  signal timing_generator_n_36 : STD_LOGIC;
  signal timing_generator_n_37 : STD_LOGIC;
  signal timing_generator_n_38 : STD_LOGIC;
  signal timing_generator_n_39 : STD_LOGIC;
  signal timing_generator_n_40 : STD_LOGIC;
  signal timing_generator_n_41 : STD_LOGIC;
  signal timing_generator_n_42 : STD_LOGIC;
  signal timing_generator_n_43 : STD_LOGIC;
  signal timing_generator_n_44 : STD_LOGIC;
  signal timing_generator_n_45 : STD_LOGIC;
  signal timing_generator_n_46 : STD_LOGIC;
  signal timing_generator_n_47 : STD_LOGIC;
  signal timing_generator_n_48 : STD_LOGIC;
  signal timing_generator_n_49 : STD_LOGIC;
  signal timing_generator_n_50 : STD_LOGIC;
  signal timing_generator_n_51 : STD_LOGIC;
  signal timing_generator_n_52 : STD_LOGIC;
  signal timing_generator_n_53 : STD_LOGIC;
  signal timing_generator_n_54 : STD_LOGIC;
  signal timing_generator_n_55 : STD_LOGIC;
  signal timing_generator_n_56 : STD_LOGIC;
  signal timing_generator_n_57 : STD_LOGIC;
  signal timing_generator_n_58 : STD_LOGIC;
  signal timing_generator_n_59 : STD_LOGIC;
  signal timing_generator_n_60 : STD_LOGIC;
  signal timing_generator_n_61 : STD_LOGIC;
  signal timing_generator_n_62 : STD_LOGIC;
  signal timing_generator_n_63 : STD_LOGIC;
  signal timing_generator_n_64 : STD_LOGIC;
  signal timing_generator_n_65 : STD_LOGIC;
  signal timing_generator_n_66 : STD_LOGIC;
  signal timing_generator_n_67 : STD_LOGIC;
  signal timing_generator_n_68 : STD_LOGIC;
  signal timing_generator_n_69 : STD_LOGIC;
  signal timing_generator_n_70 : STD_LOGIC;
  signal timing_generator_n_71 : STD_LOGIC;
  signal timing_generator_n_72 : STD_LOGIC;
  signal timing_generator_n_73 : STD_LOGIC;
  signal timing_generator_n_74 : STD_LOGIC;
  signal timing_generator_n_75 : STD_LOGIC;
  signal timing_generator_n_76 : STD_LOGIC;
  signal timing_generator_n_77 : STD_LOGIC;
  signal timing_generator_n_78 : STD_LOGIC;
  signal timing_generator_n_79 : STD_LOGIC;
  signal timing_generator_n_80 : STD_LOGIC;
  signal timing_generator_n_81 : STD_LOGIC;
  signal timing_generator_n_82 : STD_LOGIC;
  signal timing_generator_n_83 : STD_LOGIC;
  signal timing_generator_n_84 : STD_LOGIC;
  signal timing_generator_n_85 : STD_LOGIC;
  signal timing_generator_n_86 : STD_LOGIC;
  signal timing_generator_n_87 : STD_LOGIC;
  signal timing_generator_n_88 : STD_LOGIC;
  signal timing_generator_n_89 : STD_LOGIC;
  signal timing_generator_n_90 : STD_LOGIC;
  signal timing_generator_n_91 : STD_LOGIC;
  signal timing_generator_n_92 : STD_LOGIC;
  signal timing_generator_n_93 : STD_LOGIC;
  signal timing_generator_n_94 : STD_LOGIC;
  signal timing_generator_n_95 : STD_LOGIC;
  signal timing_generator_n_96 : STD_LOGIC;
  signal timing_generator_n_97 : STD_LOGIC;
  signal timing_generator_n_98 : STD_LOGIC;
  signal timing_generator_n_99 : STD_LOGIC;
  signal vblank_timing : STD_LOGIC;
  signal vcount : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal vcount_nxt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal vs_nxt : STD_LOGIC;
begin
GPU_DC_v1_0_AXI_LITE_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0_AXI_LITE
     port map (
      ADDRA(5) => timing_generator_n_21,
      ADDRA(4 downto 1) => hcount_timing(9 downto 6),
      ADDRA(0) => timing_generator_n_22,
      ADDRB(1) => timing_generator_n_16,
      ADDRB(0) => timing_generator_n_17,
      ADDRC(4) => timing_generator_n_84,
      ADDRC(3) => timing_generator_n_85,
      ADDRC(2) => timing_generator_n_86,
      ADDRC(1) => timing_generator_n_87,
      ADDRC(0) => timing_generator_n_88,
      D(5) => GPU_DC_v1_0_AXI_LITE_inst_n_29,
      D(4) => GPU_DC_v1_0_AXI_LITE_inst_n_30,
      D(3) => GPU_DC_v1_0_AXI_LITE_inst_n_31,
      D(2) => GPU_DC_v1_0_AXI_LITE_inst_n_32,
      D(1) => GPU_DC_v1_0_AXI_LITE_inst_n_33,
      D(0) => GPU_DC_v1_0_AXI_LITE_inst_n_34,
      axi_arready_reg_0 => axi_lite_arready,
      axi_awready_reg_0 => axi_lite_awready,
      axi_lite_aclk => axi_lite_aclk,
      axi_lite_araddr(1 downto 0) => axi_lite_araddr(1 downto 0),
      axi_lite_aresetn => axi_lite_aresetn,
      axi_lite_arvalid => axi_lite_arvalid,
      axi_lite_awaddr(1 downto 0) => axi_lite_awaddr(1 downto 0),
      axi_lite_awvalid => axi_lite_awvalid,
      axi_lite_bready => axi_lite_bready,
      axi_lite_bvalid => axi_lite_bvalid,
      axi_lite_rdata(31 downto 0) => axi_lite_rdata(31 downto 0),
      axi_lite_rready => axi_lite_rready,
      axi_lite_rvalid => axi_lite_rvalid,
      axi_lite_wdata(31 downto 0) => axi_lite_wdata(31 downto 0),
      axi_lite_wstrb(3 downto 0) => axi_lite_wstrb(3 downto 0),
      axi_lite_wvalid => axi_lite_wvalid,
      axi_wready_reg_0 => axi_lite_wready,
      block_addr(3 downto 0) => block_addr(9 downto 6),
      \out\(5 downto 0) => hcount_timing(5 downto 0),
      \rgb_out[0]_i_8_0\ => timing_generator_n_126,
      \rgb_out[11]_i_32_0\(4) => timing_generator_n_103,
      \rgb_out[11]_i_32_0\(3) => timing_generator_n_104,
      \rgb_out[11]_i_32_0\(2) => timing_generator_n_105,
      \rgb_out[11]_i_32_0\(1) => timing_generator_n_106,
      \rgb_out[11]_i_32_0\(0) => timing_generator_n_107,
      \rgb_out[11]_i_44_0\(3) => timing_generator_n_108,
      \rgb_out[11]_i_44_0\(2) => timing_generator_n_109,
      \rgb_out[11]_i_44_0\(1) => timing_generator_n_110,
      \rgb_out[11]_i_44_0\(0) => timing_generator_n_111,
      \rgb_out[11]_i_52_0\(3) => timing_generator_n_94,
      \rgb_out[11]_i_52_0\(2) => timing_generator_n_95,
      \rgb_out[11]_i_52_0\(1) => timing_generator_n_96,
      \rgb_out[11]_i_52_0\(0) => timing_generator_n_97,
      \rgb_out[11]_i_60_0\(4) => timing_generator_n_98,
      \rgb_out[11]_i_60_0\(3) => timing_generator_n_99,
      \rgb_out[11]_i_60_0\(2) => timing_generator_n_100,
      \rgb_out[11]_i_60_0\(1) => timing_generator_n_101,
      \rgb_out[11]_i_60_0\(0) => timing_generator_n_102,
      \rgb_out[11]_i_6_0\(11 downto 0) => p_1_in(11 downto 0),
      \rgb_out[2]_i_26_0\(1) => timing_generator_n_82,
      \rgb_out[2]_i_26_0\(0) => timing_generator_n_83,
      \rgb_out[2]_i_27_0\(0) => timing_generator_n_115,
      \rgb_out[2]_i_27_1\(0) => timing_generator_n_119,
      \rgb_out[2]_i_35_0\(0) => timing_generator_n_123,
      \rgb_out[2]_i_43_0\(4) => timing_generator_n_89,
      \rgb_out[2]_i_43_0\(3) => timing_generator_n_90,
      \rgb_out[2]_i_43_0\(2) => timing_generator_n_91,
      \rgb_out[2]_i_43_0\(1) => timing_generator_n_92,
      \rgb_out[2]_i_43_0\(0) => timing_generator_n_93,
      \rgb_out[2]_i_7_0\ => timing_generator_n_55,
      \rgb_out[4]_i_8_0\ => timing_generator_n_125,
      \rgb_out[5]_i_18_0\(1) => timing_generator_n_65,
      \rgb_out[5]_i_18_0\(0) => timing_generator_n_66,
      \rgb_out[5]_i_19_0\(2) => timing_generator_n_116,
      \rgb_out[5]_i_19_0\(1) => timing_generator_n_117,
      \rgb_out[5]_i_19_0\(0) => timing_generator_n_118,
      \rgb_out[5]_i_27_0\(4) => timing_generator_n_67,
      \rgb_out[5]_i_27_0\(3) => timing_generator_n_68,
      \rgb_out[5]_i_27_0\(2) => timing_generator_n_69,
      \rgb_out[5]_i_27_0\(1) => timing_generator_n_70,
      \rgb_out[5]_i_27_0\(0) => timing_generator_n_71,
      \rgb_out[5]_i_35_0\(4) => timing_generator_n_72,
      \rgb_out[5]_i_35_0\(3) => timing_generator_n_73,
      \rgb_out[5]_i_35_0\(2) => timing_generator_n_74,
      \rgb_out[5]_i_35_0\(1) => timing_generator_n_75,
      \rgb_out[5]_i_35_0\(0) => timing_generator_n_76,
      \rgb_out[5]_i_43_0\(4) => timing_generator_n_77,
      \rgb_out[5]_i_43_0\(3) => timing_generator_n_78,
      \rgb_out[5]_i_43_0\(2) => timing_generator_n_79,
      \rgb_out[5]_i_43_0\(1) => timing_generator_n_80,
      \rgb_out[5]_i_43_0\(0) => timing_generator_n_81,
      \rgb_out[5]_i_9_0\ => timing_generator_n_127,
      \rgb_out[7]_i_4_0\ => timing_generator_n_128,
      \rgb_out[8]_i_12_0\ => timing_generator_n_120,
      \rgb_out[8]_i_19_0\(2) => timing_generator_n_112,
      \rgb_out[8]_i_19_0\(1) => timing_generator_n_113,
      \rgb_out[8]_i_19_0\(0) => timing_generator_n_114,
      \rgb_out[8]_i_27_0\(4) => timing_generator_n_56,
      \rgb_out[8]_i_27_0\(3) => timing_generator_n_57,
      \rgb_out[8]_i_27_0\(2) => timing_generator_n_58,
      \rgb_out[8]_i_27_0\(1) => timing_generator_n_59,
      \rgb_out[8]_i_27_0\(0) => timing_generator_n_60,
      \rgb_out[8]_i_35_0\(3) => timing_generator_n_61,
      \rgb_out[8]_i_35_0\(2) => timing_generator_n_62,
      \rgb_out[8]_i_35_0\(1) => timing_generator_n_63,
      \rgb_out[8]_i_35_0\(0) => timing_generator_n_64,
      \rgb_out[8]_i_43_0\(0) => timing_generator_n_124,
      \rgb_out_reg[0]\ => timing_generator_n_24,
      \rgb_out_reg[0]_0\ => timing_generator_n_23,
      vcount_nxt(4 downto 0) => vcount_nxt(4 downto 0),
      \vcount_reg[9]\(2 downto 0) => \in\(2 downto 0),
      vga_clk => vga_clk,
      vga_clk_0 => GPU_DC_v1_0_AXI_LITE_inst_n_3,
      vga_clk_1 => GPU_DC_v1_0_AXI_LITE_inst_n_4,
      vga_clk_10 => GPU_DC_v1_0_AXI_LITE_inst_n_13,
      vga_clk_11 => GPU_DC_v1_0_AXI_LITE_inst_n_14,
      vga_clk_12 => GPU_DC_v1_0_AXI_LITE_inst_n_15,
      vga_clk_13 => GPU_DC_v1_0_AXI_LITE_inst_n_16,
      vga_clk_14 => GPU_DC_v1_0_AXI_LITE_inst_n_17,
      vga_clk_15 => GPU_DC_v1_0_AXI_LITE_inst_n_18,
      vga_clk_16 => GPU_DC_v1_0_AXI_LITE_inst_n_19,
      vga_clk_17 => GPU_DC_v1_0_AXI_LITE_inst_n_20,
      vga_clk_18 => GPU_DC_v1_0_AXI_LITE_inst_n_21,
      vga_clk_19 => GPU_DC_v1_0_AXI_LITE_inst_n_22,
      vga_clk_2 => GPU_DC_v1_0_AXI_LITE_inst_n_5,
      vga_clk_20 => GPU_DC_v1_0_AXI_LITE_inst_n_23,
      vga_clk_21 => GPU_DC_v1_0_AXI_LITE_inst_n_24,
      vga_clk_22 => GPU_DC_v1_0_AXI_LITE_inst_n_25,
      vga_clk_23 => GPU_DC_v1_0_AXI_LITE_inst_n_26,
      vga_clk_3 => GPU_DC_v1_0_AXI_LITE_inst_n_6,
      vga_clk_4 => GPU_DC_v1_0_AXI_LITE_inst_n_7,
      vga_clk_5 => GPU_DC_v1_0_AXI_LITE_inst_n_8,
      vga_clk_6 => GPU_DC_v1_0_AXI_LITE_inst_n_9,
      vga_clk_7 => GPU_DC_v1_0_AXI_LITE_inst_n_10,
      vga_clk_8 => GPU_DC_v1_0_AXI_LITE_inst_n_11,
      vga_clk_9 => GPU_DC_v1_0_AXI_LITE_inst_n_12
    );
block_generator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BLOCK_GEN
     port map (
      D(3) => timing_generator_n_109,
      D(2) => timing_generator_n_110,
      D(1 downto 0) => hcount_timing(2 downto 1),
      Q(3 downto 0) => hcount(4 downto 1),
      SR(0) => block_generator_n_7,
      hblank_timing => hblank_timing,
      \hcount_out_reg[1]_0\ => block_generator_n_2,
      hs_nxt => hs_nxt,
      line_data(1) => line_data(6),
      line_data(0) => line_data(4),
      \rgb_out_reg[0]_0\(0) => timing_generator_n_54,
      \rgb_out_reg[11]_0\(11 downto 0) => rgb(11 downto 0),
      \rgb_out_reg[11]_1\(11 downto 0) => p_1_in(11 downto 0),
      vblank_timing => vblank_timing,
      vga_clk => vga_clk,
      vga_clk_0 => block_generator_n_0,
      vga_clk_1 => block_generator_n_1,
      vs_nxt => vs_nxt
    );
color_clocker: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER__parameterized0\
     port map (
      D(11 downto 0) => \p_1_in__0\(11 downto 0),
      \out_reg[2]_0\(2 downto 0) => \in\(2 downto 0),
      \rgb_out_reg[0]\ => number_clocker_n_9,
      \rgb_out_reg[11]\(11 downto 0) => rgb(11 downto 0),
      vga_clk => vga_clk
    );
number_clocker: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CLOCKER
     port map (
      D(5) => GPU_DC_v1_0_AXI_LITE_inst_n_29,
      D(4) => GPU_DC_v1_0_AXI_LITE_inst_n_30,
      D(3) => GPU_DC_v1_0_AXI_LITE_inst_n_31,
      D(2) => GPU_DC_v1_0_AXI_LITE_inst_n_32,
      D(1) => GPU_DC_v1_0_AXI_LITE_inst_n_33,
      D(0) => GPU_DC_v1_0_AXI_LITE_inst_n_34,
      Q(5 downto 0) => sel(10 downto 5),
      \hcount_out_reg[4]\ => number_clocker_n_9,
      \out_reg[0]_0\(2) => line_data(22),
      \out_reg[0]_0\(1) => line_data(20),
      \out_reg[0]_0\(0) => line_data(4),
      \rgb_out[11]_i_22__0_0\ => timing_generator_n_51,
      \rgb_out[11]_i_22__0_1\ => timing_generator_n_49,
      \rgb_out[11]_i_35__0_0\ => timing_generator_n_46,
      \rgb_out[11]_i_35__0_1\ => timing_generator_n_44,
      \rgb_out[11]_i_35__0_2\ => timing_generator_n_42,
      \rgb_out[11]_i_3__0_0\(0) => line_data(24),
      \rgb_out[11]_i_3__0_1\ => block_generator_n_2,
      \rgb_out[11]_i_4__0_0\ => timing_generator_n_43,
      \rgb_out[11]_i_6__0\ => timing_generator_n_32,
      \rgb_out[11]_i_6__0_0\ => timing_generator_n_40,
      \rgb_out[11]_i_7__0_0\ => timing_generator_n_34,
      \rgb_out_reg[0]\ => timing_generator_n_52,
      \rgb_out_reg[0]_0\(3 downto 0) => hcount(4 downto 1),
      \rgb_out_reg[0]_1\ => timing_generator_n_53,
      \rgb_out_reg[11]_i_14__0_0\ => timing_generator_n_33,
      \rgb_out_reg[11]_i_14__0_1\ => timing_generator_n_35,
      \rgb_out_reg[11]_i_14__0_2\ => timing_generator_n_38,
      \rgb_out_reg[11]_i_15_0\ => timing_generator_n_39,
      \rgb_out_reg[11]_i_15_1\ => timing_generator_n_37,
      \rgb_out_reg[11]_i_15_2\ => timing_generator_n_36,
      \rgb_out_reg[11]_i_17_0\ => timing_generator_n_45,
      \rgb_out_reg[11]_i_17_1\ => timing_generator_n_50,
      \rgb_out_reg[11]_i_17_2\ => timing_generator_n_48,
      \rgb_out_reg[11]_i_9\ => timing_generator_n_47,
      \rgb_out_reg[11]_i_9_0\ => timing_generator_n_41,
      vcount(2 downto 0) => vcount(4 downto 2),
      vga_clk => vga_clk
    );
text_generator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TEXT_GEN
     port map (
      D(11 downto 0) => \p_1_in__0\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => block_generator_n_7,
      hs => hs,
      hsync_out_reg_0 => block_generator_n_0,
      vga_clk => vga_clk,
      vs => vs,
      vsync_out_reg_0 => block_generator_n_1
    );
timing_generator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TIMING_GEN
     port map (
      ADDRA(1) => timing_generator_n_21,
      ADDRA(0) => timing_generator_n_22,
      ADDRB(1) => timing_generator_n_16,
      ADDRB(0) => timing_generator_n_17,
      ADDRC(4) => timing_generator_n_84,
      ADDRC(3) => timing_generator_n_85,
      ADDRC(2) => timing_generator_n_86,
      ADDRC(1) => timing_generator_n_87,
      ADDRC(0) => timing_generator_n_88,
      D(0) => timing_generator_n_55,
      Q(9 downto 0) => hcount_timing(9 downto 0),
      block_addr(3 downto 0) => block_addr(9 downto 6),
      hblank_out_reg_0(0) => timing_generator_n_54,
      hblank_timing => hblank_timing,
      \hcount_out_reg[2]\ => timing_generator_n_52,
      \hcount_out_reg[2]_0\ => timing_generator_n_53,
      \hcount_reg[0]_rep__0_0\(0) => timing_generator_n_119,
      \hcount_reg[0]_rep__11_0\ => timing_generator_n_120,
      \hcount_reg[1]_rep__4_0\(0) => timing_generator_n_115,
      \hcount_reg[4]_rep__1_0\(1) => timing_generator_n_65,
      \hcount_reg[4]_rep__1_0\(0) => timing_generator_n_66,
      \hcount_reg[4]_rep__5_0\(1) => timing_generator_n_82,
      \hcount_reg[4]_rep__5_0\(0) => timing_generator_n_83,
      hs_nxt => hs_nxt,
      \out_reg[0]\(1) => line_data(24),
      \out_reg[0]\(0) => line_data(6),
      \out_reg[1]\ => timing_generator_n_33,
      \out_reg[1]_0\ => timing_generator_n_35,
      \out_reg[1]_1\ => timing_generator_n_36,
      \out_reg[1]_2\ => timing_generator_n_37,
      \out_reg[1]_3\ => timing_generator_n_38,
      \out_reg[1]_4\ => timing_generator_n_39,
      \out_reg[2]\ => timing_generator_n_41,
      \out_reg[3]\ => timing_generator_n_47,
      \out_reg[3]_0\ => timing_generator_n_51,
      \out_reg[4]\ => timing_generator_n_45,
      \out_reg[4]_0\ => timing_generator_n_50,
      \out_reg[5]\ => timing_generator_n_32,
      \out_reg[5]_0\ => timing_generator_n_40,
      \rgb_out[11]_i_33_0\ => GPU_DC_v1_0_AXI_LITE_inst_n_6,
      \rgb_out[11]_i_33_1\ => GPU_DC_v1_0_AXI_LITE_inst_n_4,
      \rgb_out[11]_i_33_2\ => GPU_DC_v1_0_AXI_LITE_inst_n_10,
      \rgb_out[11]_i_33_3\ => GPU_DC_v1_0_AXI_LITE_inst_n_8,
      \rgb_out[11]_i_33_4\ => GPU_DC_v1_0_AXI_LITE_inst_n_14,
      \rgb_out[11]_i_33_5\ => GPU_DC_v1_0_AXI_LITE_inst_n_12,
      \rgb_out[11]_i_33_6\ => GPU_DC_v1_0_AXI_LITE_inst_n_18,
      \rgb_out[11]_i_33_7\ => GPU_DC_v1_0_AXI_LITE_inst_n_16,
      \rgb_out[11]_i_34_0\ => GPU_DC_v1_0_AXI_LITE_inst_n_22,
      \rgb_out[11]_i_34_1\ => GPU_DC_v1_0_AXI_LITE_inst_n_20,
      \rgb_out[11]_i_39_0\ => GPU_DC_v1_0_AXI_LITE_inst_n_5,
      \rgb_out[11]_i_39_1\ => GPU_DC_v1_0_AXI_LITE_inst_n_3,
      \rgb_out[11]_i_39_2\ => GPU_DC_v1_0_AXI_LITE_inst_n_9,
      \rgb_out[11]_i_39_3\ => GPU_DC_v1_0_AXI_LITE_inst_n_7,
      \rgb_out[11]_i_39_4\ => GPU_DC_v1_0_AXI_LITE_inst_n_13,
      \rgb_out[11]_i_39_5\ => GPU_DC_v1_0_AXI_LITE_inst_n_11,
      \rgb_out[11]_i_39_6\ => GPU_DC_v1_0_AXI_LITE_inst_n_17,
      \rgb_out[11]_i_39_7\ => GPU_DC_v1_0_AXI_LITE_inst_n_15,
      \rgb_out[11]_i_3__0\(1) => line_data(22),
      \rgb_out[11]_i_3__0\(0) => line_data(20),
      \rgb_out[11]_i_3__0_0\(1 downto 0) => hcount(2 downto 1),
      \rgb_out[11]_i_40_0\ => GPU_DC_v1_0_AXI_LITE_inst_n_21,
      \rgb_out[11]_i_40_1\ => GPU_DC_v1_0_AXI_LITE_inst_n_19,
      \rgb_out_reg[11]_i_12_0\ => GPU_DC_v1_0_AXI_LITE_inst_n_24,
      \rgb_out_reg[11]_i_12_1\ => GPU_DC_v1_0_AXI_LITE_inst_n_26,
      \rgb_out_reg[11]_i_14_0\ => GPU_DC_v1_0_AXI_LITE_inst_n_23,
      \rgb_out_reg[11]_i_14_1\ => GPU_DC_v1_0_AXI_LITE_inst_n_25,
      \rgb_out_reg[11]_i_15\(5 downto 0) => sel(10 downto 5),
      vblank_timing => vblank_timing,
      \vcount_reg[0]_0\(4) => timing_generator_n_56,
      \vcount_reg[0]_0\(3) => timing_generator_n_57,
      \vcount_reg[0]_0\(2) => timing_generator_n_58,
      \vcount_reg[0]_0\(1) => timing_generator_n_59,
      \vcount_reg[0]_0\(0) => timing_generator_n_60,
      \vcount_reg[0]_1\(3) => timing_generator_n_61,
      \vcount_reg[0]_1\(2) => timing_generator_n_62,
      \vcount_reg[0]_1\(1) => timing_generator_n_63,
      \vcount_reg[0]_1\(0) => timing_generator_n_64,
      \vcount_reg[0]_10\(2) => timing_generator_n_112,
      \vcount_reg[0]_10\(1) => timing_generator_n_113,
      \vcount_reg[0]_10\(0) => timing_generator_n_114,
      \vcount_reg[0]_11\(2) => timing_generator_n_116,
      \vcount_reg[0]_11\(1) => timing_generator_n_117,
      \vcount_reg[0]_11\(0) => timing_generator_n_118,
      \vcount_reg[0]_12\(0) => timing_generator_n_123,
      \vcount_reg[0]_13\(0) => timing_generator_n_124,
      \vcount_reg[0]_14\ => timing_generator_n_125,
      \vcount_reg[0]_15\ => timing_generator_n_126,
      \vcount_reg[0]_2\(4) => timing_generator_n_67,
      \vcount_reg[0]_2\(3) => timing_generator_n_68,
      \vcount_reg[0]_2\(2) => timing_generator_n_69,
      \vcount_reg[0]_2\(1) => timing_generator_n_70,
      \vcount_reg[0]_2\(0) => timing_generator_n_71,
      \vcount_reg[0]_3\(4) => timing_generator_n_72,
      \vcount_reg[0]_3\(3) => timing_generator_n_73,
      \vcount_reg[0]_3\(2) => timing_generator_n_74,
      \vcount_reg[0]_3\(1) => timing_generator_n_75,
      \vcount_reg[0]_3\(0) => timing_generator_n_76,
      \vcount_reg[0]_4\(4) => timing_generator_n_77,
      \vcount_reg[0]_4\(3) => timing_generator_n_78,
      \vcount_reg[0]_4\(2) => timing_generator_n_79,
      \vcount_reg[0]_4\(1) => timing_generator_n_80,
      \vcount_reg[0]_4\(0) => timing_generator_n_81,
      \vcount_reg[0]_5\(4) => timing_generator_n_89,
      \vcount_reg[0]_5\(3) => timing_generator_n_90,
      \vcount_reg[0]_5\(2) => timing_generator_n_91,
      \vcount_reg[0]_5\(1) => timing_generator_n_92,
      \vcount_reg[0]_5\(0) => timing_generator_n_93,
      \vcount_reg[0]_6\(3) => timing_generator_n_94,
      \vcount_reg[0]_6\(2) => timing_generator_n_95,
      \vcount_reg[0]_6\(1) => timing_generator_n_96,
      \vcount_reg[0]_6\(0) => timing_generator_n_97,
      \vcount_reg[0]_7\(4) => timing_generator_n_98,
      \vcount_reg[0]_7\(3) => timing_generator_n_99,
      \vcount_reg[0]_7\(2) => timing_generator_n_100,
      \vcount_reg[0]_7\(1) => timing_generator_n_101,
      \vcount_reg[0]_7\(0) => timing_generator_n_102,
      \vcount_reg[0]_8\(4) => timing_generator_n_103,
      \vcount_reg[0]_8\(3) => timing_generator_n_104,
      \vcount_reg[0]_8\(2) => timing_generator_n_105,
      \vcount_reg[0]_8\(1) => timing_generator_n_106,
      \vcount_reg[0]_8\(0) => timing_generator_n_107,
      \vcount_reg[0]_9\(3) => timing_generator_n_108,
      \vcount_reg[0]_9\(2) => timing_generator_n_109,
      \vcount_reg[0]_9\(1) => timing_generator_n_110,
      \vcount_reg[0]_9\(0) => timing_generator_n_111,
      \vcount_reg[1]_0\ => timing_generator_n_46,
      \vcount_reg[1]_1\ => timing_generator_n_48,
      \vcount_reg[1]_2\ => timing_generator_n_127,
      \vcount_reg[1]_3\ => timing_generator_n_128,
      \vcount_reg[2]_0\ => timing_generator_n_43,
      \vcount_reg[4]_0\(2 downto 0) => vcount(4 downto 2),
      \vcount_reg[4]_1\(4 downto 0) => vcount_nxt(4 downto 0),
      \vcount_reg[4]_2\ => timing_generator_n_34,
      \vcount_reg[4]_3\ => timing_generator_n_42,
      \vcount_reg[4]_4\ => timing_generator_n_44,
      \vcount_reg[4]_5\ => timing_generator_n_49,
      \vcount_reg[9]_0\ => timing_generator_n_23,
      \vcount_reg[9]_1\ => timing_generator_n_24,
      vga_clk => vga_clk,
      vs_nxt => vs_nxt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    vga_clk : in STD_LOGIC;
    r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    b : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    axi_lite_aclk : in STD_LOGIC;
    axi_lite_aresetn : in STD_LOGIC;
    axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_lite_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_lite_awvalid : in STD_LOGIC;
    axi_lite_awready : out STD_LOGIC;
    axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_lite_wvalid : in STD_LOGIC;
    axi_lite_wready : out STD_LOGIC;
    axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_lite_bvalid : out STD_LOGIC;
    axi_lite_bready : in STD_LOGIC;
    axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_lite_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_lite_arvalid : in STD_LOGIC;
    axi_lite_arready : out STD_LOGIC;
    axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_lite_rvalid : out STD_LOGIC;
    axi_lite_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_GPU_DC_0_0,GPU_DC_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "GPU_DC_v1_0,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 AXI_LITE_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_lite_aclk : signal is "XIL_INTERFACENAME AXI_LITE_CLK, ASSOCIATED_BUSIF AXI_LITE, ASSOCIATED_RESET axi_lite_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_lite_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_LITE_RST RST";
  attribute X_INTERFACE_PARAMETER of axi_lite_aresetn : signal is "XIL_INTERFACENAME AXI_LITE_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE ARREADY";
  attribute X_INTERFACE_INFO of axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE ARVALID";
  attribute X_INTERFACE_INFO of axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE AWREADY";
  attribute X_INTERFACE_INFO of axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE AWVALID";
  attribute X_INTERFACE_INFO of axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE BREADY";
  attribute X_INTERFACE_INFO of axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE BVALID";
  attribute X_INTERFACE_INFO of axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE RREADY";
  attribute X_INTERFACE_PARAMETER of axi_lite_rready : signal is "XIL_INTERFACENAME AXI_LITE, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE RVALID";
  attribute X_INTERFACE_INFO of axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE WREADY";
  attribute X_INTERFACE_INFO of axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE WVALID";
  attribute X_INTERFACE_INFO of axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE ARADDR";
  attribute X_INTERFACE_INFO of axi_lite_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE ARPROT";
  attribute X_INTERFACE_INFO of axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE AWADDR";
  attribute X_INTERFACE_INFO of axi_lite_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE AWPROT";
  attribute X_INTERFACE_INFO of axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE BRESP";
  attribute X_INTERFACE_INFO of axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE RRESP";
  attribute X_INTERFACE_INFO of axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE WDATA";
  attribute X_INTERFACE_INFO of axi_lite_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE WSTRB";
begin
  axi_lite_bresp(1) <= \<const0>\;
  axi_lite_bresp(0) <= \<const0>\;
  axi_lite_rresp(1) <= \<const0>\;
  axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GPU_DC_v1_0
     port map (
      Q(11 downto 8) => r(3 downto 0),
      Q(7 downto 4) => g(3 downto 0),
      Q(3 downto 0) => b(3 downto 0),
      axi_lite_aclk => axi_lite_aclk,
      axi_lite_araddr(1 downto 0) => axi_lite_araddr(3 downto 2),
      axi_lite_aresetn => axi_lite_aresetn,
      axi_lite_arready => axi_lite_arready,
      axi_lite_arvalid => axi_lite_arvalid,
      axi_lite_awaddr(1 downto 0) => axi_lite_awaddr(3 downto 2),
      axi_lite_awready => axi_lite_awready,
      axi_lite_awvalid => axi_lite_awvalid,
      axi_lite_bready => axi_lite_bready,
      axi_lite_bvalid => axi_lite_bvalid,
      axi_lite_rdata(31 downto 0) => axi_lite_rdata(31 downto 0),
      axi_lite_rready => axi_lite_rready,
      axi_lite_rvalid => axi_lite_rvalid,
      axi_lite_wdata(31 downto 0) => axi_lite_wdata(31 downto 0),
      axi_lite_wready => axi_lite_wready,
      axi_lite_wstrb(3 downto 0) => axi_lite_wstrb(3 downto 0),
      axi_lite_wvalid => axi_lite_wvalid,
      hs => hs,
      vga_clk => vga_clk,
      vs => vs
    );
end STRUCTURE;
