Coverage Report by instance with details

=================================================================================
=== Instance: /hvl_top
=== Design Unit: work.hvl_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /hvl_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/testbench/hvl_top.sv
    26              1                          4     
    27              1                          4     

=================================================================================
=== Instance: /hdl_top/fetch_env_fetch_in_agent_bus
=== Design Unit: work.fetch_in_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         42        41         1    97.61%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/fetch_env_fetch_in_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             reset           4           0                               50.00 

Total Node Count     =         21 
Toggled Node Count   =         20 
Untoggled Node Count =          1 

Toggle Coverage      =      97.61% (41 of 42 bins)

=================================================================================
=== Instance: /hdl_top/fetch_env_fetch_out_agent_bus
=== Design Unit: work.fetch_out_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         70        69         1    98.57%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/fetch_env_fetch_out_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             reset           4           0                               50.00 

Total Node Count     =         35 
Toggled Node Count   =         34 
Untoggled Node Count =          1 

Toggle Coverage      =      98.57% (69 of 70 bins)

=================================================================================
=== Instance: /hdl_top/decode_env_decode_in_agent_bus
=== Design Unit: work.decode_in_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        69         7    90.78%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/decode_env_decode_in_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          psr[0-2]           0           0                                0.00 
                                             reset           4           0                               50.00 

Total Node Count     =         38 
Toggled Node Count   =         34 
Untoggled Node Count =          4 

Toggle Coverage      =      90.78% (69 of 76 bins)

=================================================================================
=== Instance: /hdl_top/decode_env_decode_out_agent_bus
=== Design Unit: work.decode_out_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        83         3    96.51%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/decode_env_decode_out_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      E_Control[5]           0           1                               50.00 
                                            IR[12]           0           2                               50.00 
                                             reset           4           0                               50.00 

Total Node Count     =         43 
Toggled Node Count   =         40 
Untoggled Node Count =          3 

Toggle Coverage      =      96.51% (83 of 86 bins)

=================================================================================
=== Instance: /hdl_top/writeback_env_writeback_in_agent_bus
=== Design Unit: work.writeback_in_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        156       139        17    89.10%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/writeback_env_writeback_in_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      memout[0-15]           2           0                               50.00 
                                               rst           4           0                               50.00 

Total Node Count     =         78 
Toggled Node Count   =         61 
Untoggled Node Count =         17 

Toggle Coverage      =      89.10% (139 of 156 bins)

=================================================================================
=== Instance: /hdl_top/writeback_env_writeback_out_agent_bus
=== Design Unit: work.writeback_out_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        75         1    98.68%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/writeback_env_writeback_out_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               rst           4           0                               50.00 

Total Node Count     =         38 
Toggled Node Count   =         37 
Untoggled Node Count =          1 

Toggle Coverage      =      98.68% (75 of 76 bins)

=================================================================================
=== Instance: /hdl_top/memaccess_env_memaccess_in_agent_bus
=== Design Unit: work.memaccess_in_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106        89        17    83.96%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/memaccess_env_memaccess_in_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   DMem_dout[0-15]           2           0                               50.00 
                                             reset           4           0                               50.00 

Total Node Count     =         53 
Toggled Node Count   =         36 
Untoggled Node Count =         17 

Toggle Coverage      =      83.96% (89 of 106 bins)

=================================================================================
=== Instance: /hdl_top/memaccess_env_memaccess_out_agent_bus
=== Design Unit: work.memaccess_out_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        102        75        27    73.52%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/memaccess_env_memaccess_out_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       DMem_din[0]           2           0                               50.00 
                                    DMem_din[5-11]           2           0                               50.00 
                                   DMem_din[14-15]           2           0                               50.00 
                                      memout[0-15]           2           0                               50.00 
                                             reset           4           0                               50.00 

Total Node Count     =         51 
Toggled Node Count   =         24 
Untoggled Node Count =         27 

Toggle Coverage      =      73.52% (75 of 102 bins)

=================================================================================
=== Instance: /hdl_top/control_env_control_in_agent_bus
=== Design Unit: work.control_in_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        116       112         4    96.55%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/control_env_control_in_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            IR[12]           0           2                               50.00 
                                       IR_Exec[12]           0           2                               50.00 
                                    complete_instr           0           4                               50.00 
                                             reset           4           0                               50.00 

Total Node Count     =         58 
Toggled Node Count   =         54 
Untoggled Node Count =          4 

Toggle Coverage      =      96.55% (112 of 116 bins)

=================================================================================
=== Instance: /hdl_top/control_env_control_out_agent_bus
=== Design Unit: work.control_out_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         28        25         3    89.28%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/control_env_control_out_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      bypass_mem_2           0           0                                0.00 
                                             reset           4           0                               50.00 

Total Node Count     =         14 
Toggled Node Count   =         12 
Untoggled Node Count =          2 

Toggle Coverage      =      89.28% (25 of 28 bins)

=================================================================================
=== Instance: /hdl_top/execute_env_execute_in_agent_bus
=== Design Unit: work.execute_in_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        192       171        21    89.06%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/execute_env_execute_in_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      E_Control[5]           0           1                               50.00 
                                            IR[12]           0           2                               50.00 
                              Mem_Bypass_Val[0-15]           2           0                               50.00 
                                      bypass_mem_2           0           0                                0.00 
                                             reset           4           0                               50.00 

Total Node Count     =         96 
Toggled Node Count   =         76 
Untoggled Node Count =         20 

Toggle Coverage      =      89.06% (171 of 192 bins)

=================================================================================
=== Instance: /hdl_top/execute_env_execute_out_agent_bus
=== Design Unit: work.execute_out_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        164       162         2    98.78%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/execute_env_execute_out_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       IR_Exec[12]           0           2                               50.00 
                                             reset           4           0                               50.00 

Total Node Count     =         82 
Toggled Node Count   =         80 
Untoggled Node Count =          2 

Toggle Coverage      =      98.78% (162 of 164 bins)

=================================================================================
=== Instance: /hdl_top/inst_mem_agent_bus
=== Design Unit: work.inst_mem_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        70         2    97.22%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/inst_mem_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    complete_instr           0           4                               50.00 
                                             reset           4           0                               50.00 

Total Node Count     =         36 
Toggled Node Count   =         34 
Untoggled Node Count =          2 

Toggle Coverage      =      97.22% (70 of 72 bins)

=================================================================================
=== Instance: /hdl_top/data_mem_agent_bus
=== Design Unit: work.data_mem_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        104        77        27    74.03%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/data_mem_agent_bus --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       Data_din[0]           2           0                               50.00 
                                    Data_din[5-11]           2           0                               50.00 
                                   Data_din[14-15]           2           0                               50.00 
                                   Data_dout[0-15]           2           0                               50.00 
                                             reset           4           0                               50.00 

Total Node Count     =         52 
Toggled Node Count   =         25 
Untoggled Node Count =         27 

Toggle Coverage      =      74.03% (77 of 104 bins)

=================================================================================
=== Instance: /hdl_top/fetch_env_fetch_in_agent_mon_bfm
=== Design Unit: work.fetch_in_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/fetch_env_fetch_in_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      26        25         1    96.15%

================================Statement Details================================

Statement Coverage for instance /hdl_top/fetch_env_fetch_in_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor_bfm.sv
    50              1                    ***0***     
    76              1                     169276     
    77              1                         16     
    78              1                       4131     
    79              1                      41293     
    80              1                      58021     
    81              1                      53898     
    120             1                          4     
    121             1                          4     
    122             1                      84592     
    123             1                      84592     
    126             1                      84588     
    92              1                          8     
    93              1                          8     
    99              1                          8     
    100             1                          8     
    107             1                          3     
    109             1                      70189     
    109             2                      70189     
    115             1                          4     
    140             1                          4     
    174             1                      84592     
    175             1                      84592     
    176             1                      84592     
    177             1                      84592     
    178             1                      84592     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         82        80         2    97.56%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/fetch_env_fetch_in_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =         42 
Toggled Node Count   =         40 
Untoggled Node Count =          2 

Toggle Coverage      =      97.56% (80 of 82 bins)

=================================================================================
=== Instance: /hdl_top/fetch_env_fetch_out_agent_mon_bfm
=== Design Unit: work.fetch_out_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/fetch_env_fetch_out_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        23         1    95.83%

================================Statement Details================================

Statement Coverage for instance /hdl_top/fetch_env_fetch_out_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor_bfm.sv
    50              1                    ***0***     
    75              1                     169276     
    76              1                         16     
    77              1                      53898     
    78              1                      45545     
    79              1                      45545     
    118             1                          4     
    119             1                          4     
    120             1                      84592     
    121             1                      84592     
    124             1                      84588     
    90              1                          8     
    91              1                          8     
    97              1                          8     
    98              1                          8     
    105             1                          3     
    107             1                      70189     
    107             2                      70189     
    113             1                          4     
    138             1                          4     
    170             1                      84592     
    171             1                      84592     
    172             1                      84588     
    173             1                      84588     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        138       136         2    98.55%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/fetch_env_fetch_out_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =         70 
Toggled Node Count   =         68 
Untoggled Node Count =          2 

Toggle Coverage      =      98.55% (136 of 138 bins)

=================================================================================
=== Instance: /hdl_top/decode_env_decode_in_agent_mon_bfm
=== Design Unit: work.decode_in_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%

================================Branch Details================================

Branch Coverage for instance /hdl_top/decode_env_decode_in_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    151                                    84592     Count coming in to IF
    151             1                      43489     
                                           41103     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    166                                    43489     Count coming in to CASE
    167             1                       2560     
    167             2                       2567     
    180             1                         64     
    185             1                       4095     
    185             2                       4096     
    185             3                      11353     
    190             1                       4096     
    196             1                       4096     
    202             1                       4096     
    202             2                       2868     
    207             1                       3590     
    214             1                          8     
    218             1                    ***0***     
Branch totals: 12 hits of 13 branches = 92.30%

------------------------------------IF Branch------------------------------------
    171                                     5127     Count coming in to IF
    171             1                       1024     
    174             1                       4103     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      54        52         2    96.29%

================================Statement Details================================

Statement Coverage for instance /hdl_top/decode_env_decode_in_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor_bfm.sv
    50              1                    ***0***     
    76              1                     169276     
    77              1                         16     
    78              1                      53898     
    79              1                      36264     
    80              1                      45545     
    81              1                          4     
    120             1                          4     
    121             1                          4     
    122             1                      84592     
    124             1                      84592     
    125             1                      84588     
    92              1                          8     
    93              1                          8     
    99              1                          8     
    100             1                          8     
    107             1                          3     
    109             1                      70189     
    109             2                      70189     
    115             1                          4     
    140             1                          4     
    150             1                      84592     
    150             2                    ***0***     
    154             1                      43489     
    155             1                      43489     
    158             1                      43489     
    161             1                      43489     
    162             1                      43489     
    163             1                      43489     
    168             1                       5127     
    169             1                       5127     
    170             1                       5127     
    172             1                       1024     
    173             1                       1024     
    175             1                       4103     
    176             1                       4103     
    181             1                         64     
    182             1                         64     
    186             1                      19544     
    187             1                      19544     
    191             1                       4096     
    192             1                       4096     
    193             1                       4096     
    197             1                       4096     
    198             1                       4096     
    199             1                       4096     
    203             1                       6964     
    204             1                       6964     
    208             1                       3590     
    209             1                       3590     
    210             1                       3590     
    211             1                       3590     
    215             1                          8     
    225             1                      84592     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        226       217         9    96.01%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/decode_env_decode_in_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
          decode_in_monitor_struct.instruction[12]           0           2                               50.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                        psr_i[0-2]           0           0                                0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        120 
Toggled Node Count   =        114 
Untoggled Node Count =          6 

Toggle Coverage      =      96.01% (217 of 226 bins)

=================================================================================
=== Instance: /hdl_top/decode_env_decode_out_agent_mon_bfm
=== Design Unit: work.decode_out_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/decode_env_decode_out_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        28         2    93.33%

================================Statement Details================================

Statement Coverage for instance /hdl_top/decode_env_decode_out_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor_bfm.sv
    50              1                    ***0***     
    77              1                     169276     
    78              1                         16     
    79              1                         11     
    80              1                         23     
    81              1                         14     
    82              1                      36258     
    83              1                      43493     
    122             1                          4     
    123             1                          4     
    124             1                      84592     
    125             1                      84592     
    128             1                      84588     
    94              1                          8     
    95              1                          8     
    101             1                          8     
    102             1                          8     
    109             1                          3     
    111             1                      70189     
    111             2                      70189     
    117             1                          4     
    142             1                          4     
    190             1                      84592     
    190             2                    ***0***     
    191             1                      84592     
    192             1                      84588     
    193             1                      84588     
    194             1                      84588     
    195             1                      84588     
    196             1                      84588     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        254       165        89    64.96%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/decode_env_decode_out_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    E_Control_i[5]           0           1                               50.00 
                                          IR_i[12]           0           2                               50.00 
            decode_out_monitor_struct.E_Control[5]           0           1                               50.00 
              decode_out_monitor_struct.baser[0-2]           0           0                                0.00 
                 decode_out_monitor_struct.dr[0-2]           0           0                                0.00 
               decode_out_monitor_struct.imm5[0-4]           0           0                                0.00 
         decode_out_monitor_struct.instruction[12]           0           2                               50.00 
                    decode_out_monitor_struct.mode           0           0                                0.00 
                       decode_out_monitor_struct.n           0           0                                0.00 
                  decode_out_monitor_struct.opcode               ENUM type       Value       Count 
                                                                       ADD           0        0.00 
                                                                       AND           0        0.00 
                                                                       NOT           0        0.00 
                                                                        LD           0        0.00 
                                                                       LDR           0        0.00 
                                                                       LDI           0        0.00 
                                                                       LEA           0        0.00 
                                                                        ST           0        0.00 
                                                                       STR           0        0.00 
                                                                       STI           0        0.00 
                                                                       JMP           0        0.00 
                       decode_out_monitor_struct.p           0           0                                0.00 
          decode_out_monitor_struct.pcoffset6[0-5]           0           0                                0.00 
          decode_out_monitor_struct.pcoffset9[0-8]           0           0                                0.00 
                decode_out_monitor_struct.sr1[0-2]           0           0                                0.00 
                decode_out_monitor_struct.sr2[0-2]           0           0                                0.00 
                       decode_out_monitor_struct.z           0           0                                0.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        134 
Toggled Node Count   =         81 
Untoggled Node Count =         53 

Toggle Coverage      =      64.96% (165 of 254 bins)

=================================================================================
=== Instance: /hdl_top/writeback_env_writeback_in_agent_mon_bfm
=== Design Unit: work.writeback_in_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/writeback_env_writeback_in_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        36         1    97.29%

================================Statement Details================================

Statement Coverage for instance /hdl_top/writeback_env_writeback_in_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor_bfm.sv
    50              1                    ***0***     
    81              1                     169276     
    82              1                         16     
    83              1                      43493     
    84              1                      41293     
    85              1                      41293     
    86              1                         10     
    87              1                         14     
    88              1                      53896     
    89              1                        826     
    90              1                       5148     
    91              1                        102     
    130             1                          4     
    132             1                          4     
    133             1                      84600     
    135             1                      84596     
    136             1                      84596     
    102             1                          4     
    103             1                          4     
    109             1                          4     
    110             1                          4     
    117             1                          3     
    119             1                      70189     
    119             2                      70189     
    125             1                          4     
    150             1                          4     
    194             1                      84636     
    194             2                         40     
    197             1                      84596     
    198             1                      84596     
    199             1                      84596     
    200             1                      84596     
    201             1                      84596     
    202             1                      84596     
    203             1                      84596     
    204             1                      84596     
    205             1                      84596     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        310       260        50    83.87%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/writeback_env_writeback_in_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                    memout_i[0-15]           2           0                               50.00 
                                             rst_i           4           0                               50.00 
          writeback_in_monitor_struct.memout[0-15]           0           0                                0.00 

Total Node Count     =        156 
Toggled Node Count   =        122 
Untoggled Node Count =         34 

Toggle Coverage      =      83.87% (260 of 310 bins)

=================================================================================
=== Instance: /hdl_top/writeback_env_writeback_out_agent_mon_bfm
=== Design Unit: work.writeback_out_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/writeback_env_writeback_out_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        26         1    96.29%

================================Statement Details================================

Statement Coverage for instance /hdl_top/writeback_env_writeback_out_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor_bfm.sv
    50              1                    ***0***     
    76              1                     169276     
    77              1                         16     
    78              1                       8369     
    79              1                       2192     
    80              1                        392     
    81              1                      53896     
    120             1                          4     
    123             1                          4     
    124             1                      84596     
    126             1                      84596     
    127             1                      84592     
    92              1                          4     
    93              1                          4     
    99              1                          4     
    100             1                          4     
    107             1                          3     
    109             1                      70189     
    109             2                      70189     
    115             1                          4     
    141             1                          4     
    173             1                      84636     
    173             2                         40     
    175             1                      84596     
    176             1                      84596     
    178             1                      84596     
    179             1                      84592     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        148       145         3    97.97%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/writeback_env_writeback_out_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                                             rst_i           4           0                               50.00 

Total Node Count     =         75 
Toggled Node Count   =         72 
Untoggled Node Count =          3 

Toggle Coverage      =      97.97% (145 of 148 bins)

=================================================================================
=== Instance: /hdl_top/memaccess_env_memaccess_in_agent_mon_bfm
=== Design Unit: work.memaccess_in_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/memaccess_env_memaccess_in_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        28         1    96.55%

================================Statement Details================================

Statement Coverage for instance /hdl_top/memaccess_env_memaccess_in_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor_bfm.sv
    50              1                    ***0***     
    77              1                     169276     
    78              1                         16     
    79              1                      41293     
    80              1                       1816     
    81              1                         11     
    82              1                      53661     
    83              1                         10     
    122             1                          4     
    123             1                          4     
    124             1                      84600     
    125             1                      84596     
    128             1                      84596     
    94              1                          4     
    95              1                          4     
    101             1                          4     
    102             1                          4     
    109             1                          3     
    111             1                      70189     
    111             2                      70189     
    117             1                          4     
    142             1                          4     
    178             1                      84636     
    178             2                         40     
    179             1                      84596     
    180             1                      84596     
    181             1                      84596     
    182             1                      84596     
    183             1                      84596     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        210       159        51    75.71%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/memaccess_env_memaccess_in_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 DMem_dout_i[0-15]           2           0                               50.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
       memaccess_in_monitor_struct.DMem_dout[0-15]           0           0                                0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        106 
Toggled Node Count   =         71 
Untoggled Node Count =         35 

Toggle Coverage      =      75.71% (159 of 210 bins)

=================================================================================
=== Instance: /hdl_top/memaccess_env_memaccess_out_agent_mon_bfm
=== Design Unit: work.memaccess_out_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/memaccess_env_memaccess_out_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        26         1    96.29%

================================Statement Details================================

Statement Coverage for instance /hdl_top/memaccess_env_memaccess_out_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor_bfm.sv
    50              1                    ***0***     
    76              1                     169276     
    77              1                         16     
    78              1                      53660     
    79              1                      49564     
    80              1                      49564     
    81              1                         10     
    120             1                          4     
    121             1                          4     
    122             1                      84600     
    123             1                      84596     
    126             1                      84596     
    92              1                          4     
    93              1                          4     
    99              1                          4     
    100             1                          4     
    107             1                          3     
    109             1                      70189     
    109             2                      70189     
    115             1                          4     
    140             1                          4     
    174             1                      84636     
    174             2                         40     
    175             1                      84596     
    176             1                      84596     
    177             1                      84596     
    178             1                      84596     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       121        81    59.90%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/memaccess_env_memaccess_out_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     DMem_din_i[0]           2           0                               50.00 
                                  DMem_din_i[5-11]           2           0                               50.00 
                                 DMem_din_i[14-15]           2           0                               50.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
          memaccess_out_monitor_struct.DMem_din[0]           0           0                                0.00 
       memaccess_out_monitor_struct.DMem_din[5-11]           0           0                                0.00 
      memaccess_out_monitor_struct.DMem_din[14-15]           0           0                                0.00 
         memaccess_out_monitor_struct.memout[0-15]           0           0                                0.00 
                                    memout_i[0-15]           2           0                               50.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        102 
Toggled Node Count   =         47 
Untoggled Node Count =         55 

Toggle Coverage      =      59.90% (121 of 202 bins)

=================================================================================
=== Instance: /hdl_top/control_env_control_in_agent_mon_bfm
=== Design Unit: work.control_in_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/control_env_control_in_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      33        32         1    96.96%

================================Statement Details================================

Statement Coverage for instance /hdl_top/control_env_control_in_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_monitor_bfm.sv
    50              1                    ***0***     
    79              1                     169276     
    80              1                         16     
    81              1                      60626     
    82              1                         12     
    83              1                      36258     
    84              1                        392     
    85              1                      36256     
    86              1                      36264     
    87              1                       7203     
    126             1                          4     
    127             1                          4     
    128             1                      84600     
    129             1                      84596     
    132             1                      84596     
    98              1                          4     
    99              1                          4     
    105             1                          4     
    106             1                          4     
    113             1                          3     
    115             1                      70189     
    115             2                      70189     
    121             1                          4     
    146             1                          4     
    186             1                      84636     
    186             2                         40     
    187             1                      84596     
    188             1                      84596     
    189             1                      84596     
    190             1                      84596     
    191             1                      84596     
    192             1                      84596     
    193             1                      84596     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        230       220        10    95.65%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/control_env_control_in_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     IR_Exec_i[12]           0           2                               50.00 
                                          IR_i[12]           0           2                               50.00 
                                  complete_instr_i           0           4                               50.00 
           control_in_monitor_struct.IMem_dout[12]           0           2                               50.00 
                  control_in_monitor_struct.IR[12]           0           2                               50.00 
             control_in_monitor_struct.IR_Exec[12]           0           2                               50.00 
          control_in_monitor_struct.complete_instr           0           4                               50.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        116 
Toggled Node Count   =        106 
Untoggled Node Count =         10 

Toggle Coverage      =      95.65% (220 of 230 bins)

=================================================================================
=== Instance: /hdl_top/control_env_control_out_agent_mon_bfm
=== Design Unit: work.control_out_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/control_env_control_out_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        40         1    97.56%

================================Statement Details================================

Statement Coverage for instance /hdl_top/control_env_control_out_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_monitor_bfm.sv
    50              1                    ***0***     
    83              1                     169276     
    84              1                         16     
    85              1                      58021     
    86              1                      53898     
    87              1                      53898     
    88              1                      53898     
    89              1                      53896     
    90              1                         93     
    91              1                        260     
    92              1                         26     
    93              1                          8     
    94              1                      53661     
    95              1                       4131     
    134             1                          4     
    135             1                          4     
    136             1                      84600     
    137             1                      84596     
    140             1                      84596     
    106             1                          4     
    107             1                          4     
    113             1                          4     
    114             1                          4     
    121             1                          3     
    123             1                      70189     
    123             2                      70189     
    129             1                          4     
    154             1                          4     
    203             1                      84636     
    203             2                         40     
    204             1                      84596     
    205             1                      84596     
    206             1                      84596     
    207             1                      84596     
    208             1                      84596     
    209             1                      84596     
    210             1                      84596     
    211             1                      84596     
    212             1                      84596     
    213             1                      84596     
    214             1                      84596     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         54        47         7    87.03%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/control_env_control_out_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    bypass_mem_2_i           0           0                                0.00 
           control_out_monitor_struct.bypass_mem_2           0           0                                0.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =         28 
Toggled Node Count   =         23 
Untoggled Node Count =          5 

Toggle Coverage      =      87.03% (47 of 54 bins)

=================================================================================
=== Instance: /hdl_top/execute_env_execute_in_agent_mon_bfm
=== Design Unit: work.execute_in_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/execute_env_execute_in_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    211                                    84592     Count coming in to IF
    211             1                      43486     
                                           41106     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        43         2    95.55%

================================Statement Details================================

Statement Coverage for instance /hdl_top/execute_env_execute_in_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor_bfm.sv
    50              1                    ***0***     
    85              1                     169276     
    86              1                         16     
    87              1                         23     
    88              1                      36258     
    89              1                      43493     
    90              1                         93     
    91              1                        260     
    92              1                         26     
    93              1                          8     
    94              1                       8369     
    95              1                       2192     
    96              1                         14     
    97              1                         11     
    98              1                      53898     
    99              1                         10     
    138             1                          4     
    139             1                          4     
    140             1                      84596     
    141             1                      84592     
    144             1                      84592     
    110             1                          8     
    111             1                          8     
    117             1                          8     
    118             1                          8     
    125             1                          4     
    127             1                      84588     
    127             2                      84588     
    133             1                          4     
    158             1                          4     
    210             1                      84592     
    210             2                    ***0***     
    213             1                      43486     
    214             1                      43486     
    215             1                      43486     
    216             1                      43486     
    217             1                      43486     
    218             1                      43486     
    219             1                      43486     
    220             1                      43486     
    221             1                      43486     
    222             1                      43486     
    223             1                      43486     
    224             1                      43486     
    225             1                      43486     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        382       322        60    84.29%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/execute_env_execute_in_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    E_Control_i[5]           0           1                               50.00 
                                          IR_i[12]           0           2                               50.00 
                            Mem_Bypass_Val_i[0-15]           2           0                               50.00 
                                    bypass_mem_2_i           0           0                                0.00 
            execute_in_monitor_struct.E_Control[5]           0           1                               50.00 
                  execute_in_monitor_struct.IR[12]           0           2                               50.00 
    execute_in_monitor_struct.Mem_Bypass_Val[0-15]           0           0                                0.00 
            execute_in_monitor_struct.bypass_mem_2           0           0                                0.00 
          execute_in_monitor_struct.enable_execute           0           4                               50.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        192 
Toggled Node Count   =        150 
Untoggled Node Count =         42 

Toggle Coverage      =      84.29% (322 of 382 bins)

=================================================================================
=== Instance: /hdl_top/execute_env_execute_out_agent_mon_bfm
=== Design Unit: work.execute_out_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         6         2    75.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/execute_env_execute_out_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    102                                     6188     Count coming in to IF
    102             1                       6180     
    106             1                          8     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    220                                    84592     Count coming in to IF
    220             1                      43486     
                                           41106     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    235                                    84588     Count coming in to IF
    235             1                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        45         2    95.74%

================================Statement Details================================

Statement Coverage for instance /hdl_top/execute_env_execute_out_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor_bfm.sv
    50              1                    ***0***     
    83              1                     169276     
    84              1                         16     
    85              1                         14     
    86              1                         11     
    87              1                      41293     
    88              1                      41293     
    89              1                        102     
    90              1                        826     
    91              1                       5148     
    92              1                      36256     
    93              1                       7203     
    94              1                       1816     
    95              1                      53898     
    101             1                       6188     
    104             1                       6180     
    105             1                       6180     
    107             1                          8     
    108             1                          8     
    150             1                          4     
    151             1                          4     
    152             1                      84592     
    153             1                      84592     
    156             1                      84588     
    122             1                          8     
    123             1                          8     
    129             1                          8     
    130             1                          8     
    137             1                          3     
    139             1                      70189     
    139             2                      70189     
    145             1                          4     
    170             1                          4     
    218             1                      84592     
    218             2                    ***0***     
    221             1                      43486     
    222             1                      43486     
    223             1                      43486     
    224             1                      43482     
    225             1                      43482     
    226             1                      43482     
    227             1                      43482     
    228             1                      43482     
    231             1                      43482     
    232             1                      43482     
    233             1                      43482     
    235             1                      84588     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        340       331         9    97.35%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/execute_env_execute_out_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     IR_Exec_i[12]           0           2                               50.00 
                            enable_execute_delayed           0           0                                0.00 
            execute_out_monitor_struct.IR_Exec[12]           0           2                               50.00 
     execute_out_monitor_struct.enable_execute_out           0           0                                0.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        171 
Toggled Node Count   =        164 
Untoggled Node Count =          7 

Toggle Coverage      =      97.35% (331 of 340 bins)

=================================================================================
=== Instance: /hdl_top/inst_mem_agent_mon_bfm
=== Design Unit: work.inst_mem_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/inst_mem_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        24         1    96.00%

================================Statement Details================================

Statement Coverage for instance /hdl_top/inst_mem_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_monitor_bfm.sv
    50              1                    ***0***     
    76              1                     169276     
    77              1                         16     
    78              1                      45545     
    79              1                      53898     
    80              1                      36264     
    81              1                         12     
    120             1                          4     
    121             1                          4     
    122             1                      16930     
    123             1                      16930     
    126             1                      16926     
    92              1                          4     
    93              1                          4     
    99              1                          4     
    100             1                          4     
    107             1                          3     
    109             1                      70189     
    109             2                      70189     
    115             1                          4     
    140             1                          4     
    184             1                      16930     
    185             1                      16927     
    186             1                      16927     
    187             1                      16926     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        226        70       156    30.97%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/inst_mem_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                  complete_instr_i           0           4                               50.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                  inst_mem_monitor_struct.PC[0-15]           0           0                                0.00 
                inst_mem_monitor_struct.baser[0-2]           0           0                                0.00 
            inst_mem_monitor_struct.complete_instr           0           0                                0.00 
                   inst_mem_monitor_struct.dr[0-2]           0           0                                0.00 
                 inst_mem_monitor_struct.imm5[0-4]           0           0                                0.00 
          inst_mem_monitor_struct.instr_dout[0-15]           0           0                                0.00 
               inst_mem_monitor_struct.instrmem_rd           0           0                                0.00 
                      inst_mem_monitor_struct.mode           0           0                                0.00 
                  inst_mem_monitor_struct.nzp[0-2]           0           0                                0.00 
                    inst_mem_monitor_struct.opcode               ENUM type       Value       Count 
                                                                        BR           0        0.00 
                                                                       ADD           0        0.00 
                                                                        LD           0        0.00 
                                                                        ST           0        0.00 
                                                                       AND           0        0.00 
                                                                       LDR           0        0.00 
                                                                       STR           0        0.00 
                                                                       LEA           0        0.00 
                                                                       JMP           0        0.00 
                                                                       NOT           0        0.00 
                                                                       LDI           0        0.00 
                                                                       STI           0        0.00 
            inst_mem_monitor_struct.pcoffset6[0-5]           0           0                                0.00 
            inst_mem_monitor_struct.pcoffset9[0-8]           0           0                                0.00 
                  inst_mem_monitor_struct.sr1[0-2]           0           0                                0.00 
                  inst_mem_monitor_struct.sr2[0-2]           0           0                                0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        120 
Toggled Node Count   =         34 
Untoggled Node Count =         86 

Toggle Coverage      =      30.97% (70 of 226 bins)

=================================================================================
=== Instance: /hdl_top/data_mem_agent_mon_bfm
=== Design Unit: work.data_mem_monitor_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/data_mem_agent_mon_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_monitor_bfm.sv
------------------------------------IF Branch------------------------------------
    50                                         4     Count coming in to IF
    50              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      26        25         1    96.15%

================================Statement Details================================

Statement Coverage for instance /hdl_top/data_mem_agent_mon_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_monitor_bfm.sv
    50              1                    ***0***     
    77              1                     169276     
    78              1                         16     
    79              1                      60626     
    80              1                         10     
    81              1                      49564     
    82              1                      49564     
    83              1                      53660     
    122             1                          4     
    123             1                          4     
    124             1                      16930     
    125             1                      16930     
    128             1                      16926     
    94              1                          4     
    95              1                          4     
    101             1                          4     
    102             1                          4     
    109             1                          3     
    111             1                      70189     
    111             2                      70189     
    117             1                          4     
    142             1                          4     
    178             1                      16930     
    179             1                      16927     
    180             1                      16927     
    181             1                      16926     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        206        77       129    37.37%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/data_mem_agent_mon_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     Data_din_i[0]           2           0                               50.00 
                                  Data_din_i[5-11]           2           0                               50.00 
                                 Data_din_i[14-15]           2           0                               50.00 
                                 Data_dout_i[0-15]           2           0                               50.00 
           data_mem_monitor_struct.Data_addr[0-15]           0           0                                0.00 
            data_mem_monitor_struct.Data_din[0-15]           0           0                                0.00 
           data_mem_monitor_struct.Data_dout[0-15]           0           0                                0.00 
                   data_mem_monitor_struct.Data_rd           0           0                                0.00 
             data_mem_monitor_struct.complete_data           0           0                                0.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                                           reset_i           4           0                               50.00 

Total Node Count     =        104 
Toggled Node Count   =         25 
Untoggled Node Count =         79 

Toggle Coverage      =      37.37% (77 of 206 bins)

=================================================================================
=== Instance: /hdl_top/inst_mem_agent_drv_bfm
=== Design Unit: work.inst_mem_driver_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         5         5    50.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/inst_mem_agent_drv_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_driver_bfm.sv
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    113                                    36260     Count coming in to IF
    113             1                      36260     
    113             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                        8     Count coming in to IF
    115             1                          8     
    115             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    120                                        4     Count coming in to IF
    120             1                    ***0***     
    120             2                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122             1                    ***0***     
    122             2                          4     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /hdl_top/inst_mem_agent_drv_bfm --

  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_driver_bfm.sv
----------------Focused Condition View-------------------
Line       113 Item    1  (initiator_responder == RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == RESPONDER)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (initiator_responder == RESPONDER)_0  -                             
  Row   2:          4  (initiator_responder == RESPONDER)_1  -                             

----------------Focused Condition View-------------------
Line       115 Item    1  (initiator_responder == RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == RESPONDER)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (initiator_responder == RESPONDER)_0  -                             
  Row   2:          4  (initiator_responder == RESPONDER)_1  -                             

----------------Focused Condition View-------------------
Line       120 Item    1  (initiator_responder == INITIATOR)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == INITIATOR)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          4  (initiator_responder == INITIATOR)_0  -                             
  Row   2:    ***0***  (initiator_responder == INITIATOR)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (initiator_responder == INITIATOR)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == INITIATOR)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          4  (initiator_responder == INITIATOR)_0  -                             
  Row   2:    ***0***  (initiator_responder == INITIATOR)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        21         7    75.00%

================================Statement Details================================

Statement Coverage for instance /hdl_top/inst_mem_agent_drv_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_driver_bfm.sv
    74              1                    ***0***     
    107             1                     169276     
    108             1                         12     
    112             1                      36264     
    113             1                      36260     
    114             1                         12     
    115             1                          8     
    120             1                          4     
    121             1                      45545     
    122             1                          4     
    123             1                      53898     
    151             1                          4     
    154             1                          4     
    155             1                          4     
    157             1                          4     
    158             1                          4     
    177             1                          4     
    227             1                    ***0***     
    247             1                    ***0***     
    248             1                    ***0***     
    251             1                    ***0***     
    252             1                    ***0***     
    253             1                    ***0***     
    323             1                      77362     
    323             2                      41100     
    325             1                      36262     
    326             1                      36262     
    328             1                      36262     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        446       103       343    23.09%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/inst_mem_agent_drv_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        PC_o[0-15]           0           0                                0.00 
                                  complete_instr_i           0           4                               50.00 
                                  complete_instr_o           0           4                               50.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                         initiator_struct.PC[0-15]           0           0                                0.00 
                       initiator_struct.baser[0-2]           0           0                                0.00 
                   initiator_struct.complete_instr           0           0                                0.00 
                          initiator_struct.dr[0-2]           0           0                                0.00 
                        initiator_struct.imm5[0-4]           0           0                                0.00 
                 initiator_struct.instr_dout[0-15]           0           0                                0.00 
                      initiator_struct.instrmem_rd           0           0                                0.00 
                             initiator_struct.mode           0           0                                0.00 
                         initiator_struct.nzp[0-2]           0           0                                0.00 
                           initiator_struct.opcode               ENUM type       Value       Count 
                                                                        BR           0        0.00 
                                                                       ADD           0        0.00 
                                                                        LD           0        0.00 
                                                                        ST           0        0.00 
                                                                       AND           0        0.00 
                                                                       LDR           0        0.00 
                                                                       STR           0        0.00 
                                                                       LEA           0        0.00 
                                                                       JMP           0        0.00 
                                                                       NOT           0        0.00 
                                                                       LDI           0        0.00 
                                                                       STI           0        0.00 
                   initiator_struct.pcoffset6[0-5]           0           0                                0.00 
                   initiator_struct.pcoffset9[0-8]           0           0                                0.00 
                         initiator_struct.sr1[0-2]           0           0                                0.00 
                         initiator_struct.sr2[0-2]           0           0                                0.00 
                                     instrmem_rd_o           0           0                                0.00 
                                           reset_i           4           0                               50.00 
                         responder_struct.PC[0-15]           0           0                                0.00 
                       responder_struct.baser[0-2]           0           0                                0.00 
                   responder_struct.complete_instr           0           0                                0.00 
                          responder_struct.dr[0-2]           0           0                                0.00 
                        responder_struct.imm5[0-4]           0           0                                0.00 
                 responder_struct.instr_dout[0-15]           0           0                                0.00 
                      responder_struct.instrmem_rd           0           0                                0.00 
                             responder_struct.mode           0           0                                0.00 
                         responder_struct.nzp[0-2]           0           0                                0.00 
                           responder_struct.opcode               ENUM type       Value       Count 
                                                                        BR           0        0.00 
                                                                       ADD           0        0.00 
                                                                        LD           0        0.00 
                                                                        ST           0        0.00 
                                                                       AND           0        0.00 
                                                                       LDR           0        0.00 
                                                                       STR           0        0.00 
                                                                       LEA           0        0.00 
                                                                       JMP           0        0.00 
                                                                       NOT           0        0.00 
                                                                       LDI           0        0.00 
                                                                       STI           0        0.00 
                   responder_struct.pcoffset6[0-5]           0           0                                0.00 
                   responder_struct.pcoffset9[0-8]           0           0                                0.00 
                         responder_struct.sr1[0-2]           0           0                                0.00 
                         responder_struct.sr2[0-2]           0           0                                0.00 

Total Node Count     =        236 
Toggled Node Count   =         50 
Untoggled Node Count =        186 

Toggle Coverage      =      23.09% (103 of 446 bins)

=================================================================================
=== Instance: /hdl_top/data_mem_agent_drv_bfm
=== Design Unit: work.data_mem_driver_bfm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        15         9         6    60.00%

================================Branch Details================================

Branch Coverage for instance /hdl_top/data_mem_agent_drv_bfm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_driver_bfm.sv
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                    60622     Count coming in to IF
    115             1                      60622     
    115             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                        6     Count coming in to IF
    117             1                          6     
    117             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122             1                    ***0***     
    122             2                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    124                                        4     Count coming in to IF
    124             1                    ***0***     
    124             2                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    126                                        4     Count coming in to IF
    126             1                    ***0***     
    126             2                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    305                                    84596     Count coming in to IF
    305             1                      19249     
    309             1                      11058     
                                           54289     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /hdl_top/data_mem_agent_drv_bfm --

  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_driver_bfm.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (initiator_responder == RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == RESPONDER)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (initiator_responder == RESPONDER)_0  -                             
  Row   2:          4  (initiator_responder == RESPONDER)_1  -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (initiator_responder == RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == RESPONDER)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (initiator_responder == RESPONDER)_0  -                             
  Row   2:          4  (initiator_responder == RESPONDER)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (initiator_responder == INITIATOR)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == INITIATOR)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          4  (initiator_responder == INITIATOR)_0  -                             
  Row   2:    ***0***  (initiator_responder == INITIATOR)_1  -                             

----------------Focused Condition View-------------------
Line       124 Item    1  (initiator_responder == INITIATOR)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == INITIATOR)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          4  (initiator_responder == INITIATOR)_0  -                             
  Row   2:    ***0***  (initiator_responder == INITIATOR)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (initiator_responder == INITIATOR)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (initiator_responder == INITIATOR)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          4  (initiator_responder == INITIATOR)_0  -                             
  Row   2:    ***0***  (initiator_responder == INITIATOR)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        24         7    77.41%

================================Statement Details================================

Statement Coverage for instance /hdl_top/data_mem_agent_drv_bfm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_driver_bfm.sv
    74              1                    ***0***     
    109             1                     169276     
    110             1                         12     
    114             1                      60626     
    115             1                      60622     
    116             1                         10     
    117             1                          6     
    122             1                          4     
    123             1                      49564     
    124             1                          4     
    125             1                      49564     
    126             1                          4     
    127             1                      53660     
    155             1                          4     
    158             1                          4     
    159             1                          4     
    161             1                          4     
    162             1                          4     
    163             1                          4     
    182             1                          4     
    214             1                    ***0***     
    235             1                    ***0***     
    236             1                    ***0***     
    239             1                    ***0***     
    240             1                    ***0***     
    241             1                    ***0***     
    306             1                      19249     
    307             1                      19249     
    310             1                      11058     
    317             1                      84596     
    318             1                      84592     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        406        95       311    23.39%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/data_mem_agent_drv_bfm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                 Data_addr_o[0-15]           0           0                                0.00 
                                     Data_din_i[0]           2           0                               50.00 
                                  Data_din_i[5-11]           2           0                               50.00 
                                 Data_din_i[14-15]           2           0                               50.00 
                                  Data_din_o[0-15]           0           0                                0.00 
                                 Data_dout_i[0-15]           2           0                               50.00 
                                 Data_dout_o[0-15]           2           0                               50.00 
                                         Data_rd_o           0           0                                0.00 
                               initiator_responder               ENUM type       Value       Count 
                                                                 RESPONDER           0        0.00 
                                                                 INITIATOR           0        0.00 
                  initiator_struct.Data_addr[0-15]           0           0                                0.00 
                   initiator_struct.Data_din[0-15]           0           0                                0.00 
                  initiator_struct.Data_dout[0-15]           0           0                                0.00 
                          initiator_struct.Data_rd           0           0                                0.00 
                    initiator_struct.complete_data           0           0                                0.00 
                                           reset_i           4           0                               50.00 
                  responder_struct.Data_addr[0-15]           0           0                                0.00 
                   responder_struct.Data_din[0-15]           0           0                                0.00 
                  responder_struct.Data_dout[0-15]           0           0                                0.00 
                          responder_struct.Data_rd           0           0                                0.00 
                    responder_struct.complete_data           0           0                                0.00 

Total Node Count     =        204 
Toggled Node Count   =         26 
Untoggled Node Count =        178 

Toggle Coverage      =      23.39% (95 of 406 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/Fetch
=== Design Unit: work.Fetch
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/Fetch --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         32 
Toggled Node Count   =         32 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/Dec
=== Design Unit: work.Decode
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /hdl_top/dut_verilog/Dec --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../rtl/verilog/Decode_Pipelined.v
    31              1                         26     
    36              1                         23     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         94        91         3    96.80%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/Dec --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            IR[12]           0           2                               50.00 
                                    alu_control[1]           0           1                               50.00 
                                      inst_type[0]           0           1                               50.00 

Total Node Count     =         47 
Toggled Node Count   =         44 
Untoggled Node Count =          3 

Toggle Coverage      =      96.80% (91 of 94 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/Ex/alu
=== Design Unit: work.ALU
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        34         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/Ex/alu --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         17 
Toggled Node Count   =         17 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (34 of 34 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/Ex
=== Design Unit: work.Execute
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        530       526         4    99.24%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/Ex --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       IR_Exec[12]           0           2                               50.00 
                                    alu_control[1]           0           1                               50.00 
                               alu_control_temp[1]           0           1                               50.00 
                                         alu_or_pc           0           1                               50.00 

Total Node Count     =        265 
Toggled Node Count   =        261 
Untoggled Node Count =          4 

Toggle Coverage      =      99.24% (526 of 530 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/MemAccess
=== Design Unit: work.MemAccess
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        56        10    84.84%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/MemAccess --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       Data_din[0]           2           0                               50.00 
                                    Data_din[5-11]           2           0                               50.00 
                                   Data_din[14-15]           2           0                               50.00 

Total Node Count     =         33 
Toggled Node Count   =         23 
Untoggled Node Count =         10 

Toggle Coverage      =      84.84% (56 of 66 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/WB/RF
=== Design Unit: work.RegFile
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /hdl_top/dut_verilog/WB/RF --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../rtl/verilog/WriteBack.v
    123             1                      14381     
    124             1                      14381     
    125             1                      14381     
    126             1                      14381     
    127             1                      14381     
    128             1                      14381     
    129             1                      14381     
    130             1                      14381     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        256       256         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/WB/RF --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =        128 
Toggled Node Count   =        128 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (256 of 256 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/WB
=== Design Unit: work.Writeback
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         38        38         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/WB --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =         19 
Toggled Node Count   =         19 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (38 of 38 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog/Ctrl
=== Design Unit: work.Controller_Pipeline
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        118        98        20    83.05%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog/Ctrl --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   bubble_count[2]           0           0                                0.00 
                                      bypass_mem_2           0           0                                0.00 
                                control_instr_dout           0           1                               50.00 
                                     next_state[1]           0           4                               50.00 
                                   next_state[2-4]           0           0                                0.00 
                                       prev_IR[12]           0           2                               50.00 
                                          state[1]           0           4                               50.00 
                                        state[2-4]           0           0                                0.00 

Total Node Count     =         59 
Toggled Node Count   =         47 
Untoggled Node Count =         12 

Toggle Coverage      =      83.05% (98 of 118 bins)

=================================================================================
=== Instance: /hdl_top/dut_verilog
=== Design Unit: work.LC3
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        604       521        83    86.25%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top/dut_verilog --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       Data_din[0]           2           0                               50.00 
                                    Data_din[5-11]           2           0                               50.00 
                                   Data_din[14-15]           2           0                               50.00 
                                   Data_dout[0-15]           2           0                               50.00 
                                      E_Control[5]           0           1                               50.00 
                                            IR[12]           0           2                               50.00 
                                       IR_Exec[12]           0           2                               50.00 
                                         M_Control           0           0                                0.00 
                                      bypass_mem_2           0           0                                0.00 
                                    complete_instr           0           4                               50.00 
                                      memout[0-15]           2           0                               50.00 
                                             reset           4           0                               50.00 
                                       taddr[0-15]           0           0                                0.00 

Total Node Count     =        302 
Toggled Node Count   =        237 
Untoggled Node Count =         65 

Toggle Coverage      =      86.25% (521 of 604 bins)

=================================================================================
=== Instance: /hdl_top
=== Design Unit: work.hdl_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     103       103         0   100.00%

================================Statement Details================================

Statement Coverage for instance /hdl_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/testbench/hdl_top.sv
    35              1                          4     
    36              1                          4     
    37              1                          4     
    38              1                     169268     
    39              1                     169268     
    49              1                          4     
    50              1                          4     
    51              1                          4     
    158             1                      53898     
    159             1                      36264     
    160             1                      45545     
    162             1                         11     
    163             1                         23     
    164             1                         14     
    165             1                      36258     
    166             1                      43493     
    169             1                      60626     
    170             1                         12     
    171             1                      36258     
    172             1                        392     
    173             1                      36256     
    174             1                      36264     
    175             1                       7203     
    176             1                      58021     
    177             1                      53898     
    178             1                      53898     
    179             1                      53898     
    180             1                      53896     
    181             1                         93     
    182             1                        260     
    183             1                         26     
    184             1                          8     
    185             1                      53661     
    186             1                       4131     
    189             1                      53661     
    190             1                         11     
    191             1                       1816     
    192             1                      41293     
    193             1                         10     
    194             1                      53660     
    195             1                      49564     
    196             1                      49564     
    197             1                         10     
    199             1                         23     
    200             1                      36258     
    201             1                      43493     
    202             1                         93     
    203             1                        260     
    204             1                         26     
    205             1                          8     
    206             1                       8369     
    207             1                       2192     
    208             1                         14     
    209             1                         11     
    210             1                      53898     
    211             1                         10     
    212             1                         14     
    213             1                         11     
    214             1                      41293     
    215             1                      41293     
    216             1                        102     
    217             1                        826     
    218             1                       5148     
    219             1                      36256     
    220             1                       7203     
    221             1                       1816     
    222             1                      53898     
    225             1                      58021     
    226             1                      53898     
    227             1                      41293     
    228             1                       4131     
    229             1                      45545     
    230             1                      45545     
    231             1                      53898     
    234             1                      53896     
    237             1                         14     
    240             1                      41293     
    243             1                         10     
    246             1                      41293     
    249             1                      43493     
    252             1                        826     
    255             1                       5148     
    258             1                        102     
    263             1                       8369     
    266             1                       2192     
    269             1                        392     
    271             1                      53896     
    280             1                          4     
    281             1                          4     
    282             1                          4     
    283             1                          4     
    284             1                          4     
    285             1                          4     
    286             1                          4     
    287             1                          4     
    288             1                          4     
    289             1                          4     
    290             1                          4     
    291             1                          4     
    292             1                          4     
    293             1                          4     
    294             1                          4     
    295             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /hdl_top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /uvmf_base_pkg
=== Design Unit: work.uvmf_base_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                      1118       326       792    29.15%

================================Branch Details================================

Branch Coverage for instance /uvmf_base_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_transaction_base.svh
------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36     1 (CP=(uvm_sequence_item))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                    507548     Count coming in to IF
    36     2 (CP=(uvm_sequence_item))                    ***0***     
                                          507548     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36     3 (CP=(uvm_sequence_item))                    ***0***     
    36     4 (CP=(uvm_sequence_item))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                    507548     Count coming in to IF
    36     5 (CP=(uvm_sequence_item))                     507548     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                    507548     Count coming in to IF
    36     6 (CP=(uvm_sequence_item))                    ***0***     
                                          507548     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                  ***0***     Count coming in to IF
    144    1 (CP=(uvm_sequence_item))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_scoreboard_base.svh
------------------------------------IF Branch------------------------------------
    100                                        4     Count coming in to IF
    100    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                        4     Count coming in to IF
    100    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                        4     Count coming in to IF
    100    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                        4     Count coming in to IF
    100    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                        4     Count coming in to IF
    100    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                        4     Count coming in to IF
    100    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                        4     Count coming in to IF
    101    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                        4     Count coming in to IF
    104    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                        4     Count coming in to IF
    104    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                        4     Count coming in to IF
    104    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                        4     Count coming in to IF
    104    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                        4     Count coming in to IF
    104    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                        4     Count coming in to IF
    104    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    220                                    84588     Count coming in to IF
    220    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    222    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                      84588     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                    84596     Count coming in to IF
    220    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    222    1 (CP=(control_out_transaction, uvm_scoreboard, ))                      84596     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                    84596     Count coming in to IF
    220    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    222    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                      84596     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                    84592     Count coming in to IF
    220    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    222    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                      84592     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                    84588     Count coming in to IF
    220    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    222    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                      84588     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                    84588     Count coming in to IF
    220    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    222    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                      84588     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    230                                        4     Count coming in to IF
    230    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    230                                        4     Count coming in to IF
    230    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    230                                        4     Count coming in to IF
    230    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    230                                        4     Count coming in to IF
    230    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    230                                        4     Count coming in to IF
    230    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    230                                        4     Count coming in to IF
    230    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230    2 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230    2 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230    2 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230    2 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230    2 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230    2 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    251                                        4     Count coming in to IF
    251    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    251                                        4     Count coming in to IF
    251    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    251                                        4     Count coming in to IF
    251    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    251                                        4     Count coming in to IF
    251    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    251                                        4     Count coming in to IF
    251    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    251                                        4     Count coming in to IF
    251    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    265                                       52     Count coming in to IF
    265    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
                                              48     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    265                                       52     Count coming in to IF
    265    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
                                              48     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    265                                       52     Count coming in to IF
    265    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
                                              48     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    265                                       52     Count coming in to IF
    265    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
                                              48     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    265                                       52     Count coming in to IF
    265    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
                                              48     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    265                                       52     Count coming in to IF
    265    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
                                              48     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    267                                        4     Count coming in to IF
    267    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    267                                        4     Count coming in to IF
    267    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    267                                        4     Count coming in to IF
    267    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    267                                        4     Count coming in to IF
    267    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    267                                        4     Count coming in to IF
    267    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    267                                        4     Count coming in to IF
    267    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh
------------------------------------IF Branch------------------------------------
    81                                     84596     Count coming in to IF
    81     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    81                                     84588     Count coming in to IF
    81     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    93                                     84592     Count coming in to IF
    93     1 (CP=(null))                      84592     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    93                                     84588     Count coming in to IF
    93     1 (CP=(null))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    96                                     84592     Count coming in to IF
    96     1 (CP=(null))                    ***0***     
    100    1 (CP=(null))                      84592     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    96                                     84588     Count coming in to IF
    96     1 (CP=(null))                    ***0***     
    100    1 (CP=(null))                      84588     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98     1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98     1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                    84592     Count coming in to IF
    104    1 (CP=(null))                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                    84588     Count coming in to IF
    104    1 (CP=(null))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                    84592     Count coming in to IF
    111    1 (CP=(null))                      84592     
    117    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                    84588     Count coming in to IF
    111    1 (CP=(null))                      84588     
    117    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                    84592     Count coming in to IF
    115    1 (CP=(null))                      84592     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                    84588     Count coming in to IF
    115    1 (CP=(null))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    121                                  ***0***     Count coming in to IF
    121    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    121                                  ***0***     Count coming in to IF
    121    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    148                                  ***0***     Count coming in to IF
    148    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    148                                  ***0***     Count coming in to IF
    148    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    150                                  ***0***     Count coming in to IF
    150    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    150                                  ***0***     Count coming in to IF
    150    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_in_order_race_scoreboard.svh
------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    83     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    87     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    83     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    87     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    83     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    87     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    83     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    87     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    89                                   ***0***     Count coming in to IF
    89     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    89                                   ***0***     Count coming in to IF
    89     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    89                                   ***0***     Count coming in to IF
    89     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    89                                   ***0***     Count coming in to IF
    89     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                    84592     Count coming in to IF
    101    1 (CP=(null))                      84592     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                    84596     Count coming in to IF
    101    1 (CP=(null))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                    84596     Count coming in to IF
    101    1 (CP=(null))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                    84588     Count coming in to IF
    101    1 (CP=(null))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    106                                    84592     Count coming in to IF
    106    1 (CP=(null))                      84592     
    110    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    106                                    84596     Count coming in to IF
    106    1 (CP=(null))                      84596     
    110    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    106                                    84596     Count coming in to IF
    106    1 (CP=(null))                      84596     
    110    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    106                                    84588     Count coming in to IF
    106    1 (CP=(null))                      84588     
    110    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    130                                    84588     Count coming in to IF
    130    1 (CP=(null))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    130                                    84596     Count coming in to IF
    130    1 (CP=(null))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    130                                    84596     Count coming in to IF
    130    1 (CP=(null))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    130                                    84588     Count coming in to IF
    130    1 (CP=(null))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    135                                    84588     Count coming in to IF
    135    1 (CP=(null))                    ***0***     
    139    1 (CP=(null))                      84588     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    135                                    84596     Count coming in to IF
    135    1 (CP=(null))                    ***0***     
    139    1 (CP=(null))                      84596     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    135                                    84596     Count coming in to IF
    135    1 (CP=(null))                    ***0***     
    139    1 (CP=(null))                      84596     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    135                                    84588     Count coming in to IF
    135    1 (CP=(null))                    ***0***     
    139    1 (CP=(null))                      84588     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                    84588     Count coming in to IF
    143    1 (CP=(null))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                    84596     Count coming in to IF
    143    1 (CP=(null))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                    84596     Count coming in to IF
    143    1 (CP=(null))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                    84588     Count coming in to IF
    143    1 (CP=(null))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                  ***0***     Count coming in to IF
    144    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    144                                  ***0***     Count coming in to IF
    144    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    144                                  ***0***     Count coming in to IF
    144    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    144                                  ***0***     Count coming in to IF
    144    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    159                                    84588     Count coming in to IF
    159    1 (CP=(null))                      84588     
    165    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    159                                    84596     Count coming in to IF
    159    1 (CP=(null))                      84596     
    165    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    159                                    84596     Count coming in to IF
    159    1 (CP=(null))                      84596     
    165    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    159                                    84588     Count coming in to IF
    159    1 (CP=(null))                      84588     
    165    1 (CP=(null))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84588     Count coming in to IF
    162    1 (CP=(null))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84596     Count coming in to IF
    162    1 (CP=(null))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84596     Count coming in to IF
    162    1 (CP=(null))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84588     Count coming in to IF
    162    1 (CP=(null))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    189                                        4     Count coming in to IF
    189    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    189                                        4     Count coming in to IF
    189    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    189                                        4     Count coming in to IF
    189    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    189                                        4     Count coming in to IF
    189    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    194                                  ***0***     Count coming in to IF
    194    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    194                                  ***0***     Count coming in to IF
    194    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    194                                  ***0***     Count coming in to IF
    194    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    194                                  ***0***     Count coming in to IF
    194    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    196                                  ***0***     Count coming in to IF
    196    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    196                                  ***0***     Count coming in to IF
    196    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    196                                  ***0***     Count coming in to IF
    196    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    196                                  ***0***     Count coming in to IF
    196    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    199                                        4     Count coming in to IF
    199    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    199                                        4     Count coming in to IF
    199    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    199                                        4     Count coming in to IF
    199    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    199                                        4     Count coming in to IF
    199    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    205                                  ***0***     Count coming in to IF
    205    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    205                                  ***0***     Count coming in to IF
    205    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    205                                  ***0***     Count coming in to IF
    205    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    205                                  ***0***     Count coming in to IF
    205    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    207                                  ***0***     Count coming in to IF
    207    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    207                                  ***0***     Count coming in to IF
    207    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    207                                  ***0***     Count coming in to IF
    207    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    207                                  ***0***     Count coming in to IF
    207    1 (CP=(null))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_parameterized_agent_configuration_base.svh
------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        4     Count coming in to IF
    133    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                        4     Count coming in to IF
    139    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        4     Count coming in to IF
    144    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    145                                        4     Count coming in to IF
    145    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    145                                        4     Count coming in to IF
    145    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_driver_base.svh
------------------------------------IF Branch------------------------------------
    94                                         4     Count coming in to IF
    94     1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    94                                         4     Count coming in to IF
    94     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                    84592     Count coming in to IF
    160    1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
    162    1 (CP=(data_mem_transaction, data_mem_transaction), ))                      84592     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    160                                    36260     Count coming in to IF
    160    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
    162    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                      36260     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    162    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    162    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    162    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    162    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    162    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    162    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    162    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    162    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    162    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    162    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    162    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    162    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_monitor_base.svh
------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                        4     Count coming in to IF
    109    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                        4     Count coming in to IF
    125    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    16926     Count coming in to IF
    158    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
                                           16926     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    16926     Count coming in to IF
    158    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
                                           16926     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84588     Count coming in to IF
    158    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84592     Count coming in to IF
    158    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84596     Count coming in to IF
    158    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84596     Count coming in to IF
    158    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84596     Count coming in to IF
    158    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84596     Count coming in to IF
    158    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84592     Count coming in to IF
    158    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84596     Count coming in to IF
    158    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84588     Count coming in to IF
    158    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84588     Count coming in to IF
    158    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84588     Count coming in to IF
    158    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                    84588     Count coming in to IF
    158    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    16926     Count coming in to IF
    162    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
                                           16926     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    16926     Count coming in to IF
    162    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
                                           16926     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84588     Count coming in to IF
    162    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84592     Count coming in to IF
    162    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84596     Count coming in to IF
    162    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84596     Count coming in to IF
    162    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84596     Count coming in to IF
    162    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84596     Count coming in to IF
    162    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84592     Count coming in to IF
    162    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84596     Count coming in to IF
    162    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84588     Count coming in to IF
    162    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84588     Count coming in to IF
    162    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84588     Count coming in to IF
    162    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                    84588     Count coming in to IF
    162    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_parameterized_agent.svh
------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        4     Count coming in to IF
    122    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                  ***0***     Count coming in to IF
    125    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                        4     Count coming in to IF
    131    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    132                                        4     Count coming in to IF
    132    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        4     Count coming in to IF
    137    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        4     Count coming in to IF
    143    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        4     Count coming in to IF
    149    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    155                                        4     Count coming in to IF
    155    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    155                                        4     Count coming in to IF
    155    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                        4     Count coming in to IF
    168    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        4     Count coming in to IF
    172    1 (CP=(null))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_environment_configuration_base.svh
------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36     1 (CP=(uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36     2 (CP=(uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36     3 (CP=(uvm_object))                    ***0***     
    36     4 (CP=(uvm_object))                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36     5 (CP=(uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36     6 (CP=(uvm_object))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                        28     Count coming in to IF
    61     1 (CP=(uvm_object))                    ***0***     
                                              28     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    66                                       104     Count coming in to IF
    66     1 (CP=(uvm_object))                    ***0***     
                                             104     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_test_base.svh
------------------------------------IF Branch------------------------------------
    83                                         4     Count coming in to IF
    83     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                         4     Count coming in to IF
    91     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91     2 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    105                                        4     Count coming in to IF
    105    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    123                                        4     Count coming in to IF
    123    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                     198         6       192     3.03%

================================Condition Details================================

Condition Coverage for instance /uvmf_base_pkg --

  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_transaction_base.svh
----------------Focused Condition View-------------------
Line       36 Item    1 (CP=(uvm_sequence_item)) (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       36 Item    2 (CP=(uvm_sequence_item)) (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          4  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(uvm_sequence_item)) (this.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (this.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (this.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.transaction_view_h == 0)_1  -                             



----------------Focused Condition View-------------------
Line       230 Item    1 (CP=(execute_out_transaction, uvm_scoreboard, )) (this.end_of_test_activity_check && (this.transaction_count == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  this.end_of_test_activity_check         N  No hits                  Hit '_0' and '_1'
    (this.transaction_count == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  this.end_of_test_activity_check_0  -                             
  Row   2:    ***0***  this.end_of_test_activity_check_1  (this.transaction_count == 0) 
  Row   3:          4  (this.transaction_count == 0)_0    this.end_of_test_activity_check
  Row   4:    ***0***  (this.transaction_count == 0)_1    this.end_of_test_activity_check

----------------Focused Condition View-------------------
Line       230 Item    1 (CP=(control_out_transaction, uvm_scoreboard, )) (this.end_of_test_activity_check && (this.transaction_count == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  this.end_of_test_activity_check         N  No hits                  Hit '_0' and '_1'
    (this.transaction_count == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  this.end_of_test_activity_check_0  -                             
  Row   2:    ***0***  this.end_of_test_activity_check_1  (this.transaction_count == 0) 
  Row   3:          4  (this.transaction_count == 0)_0    this.end_of_test_activity_check
  Row   4:    ***0***  (this.transaction_count == 0)_1    this.end_of_test_activity_check

----------------Focused Condition View-------------------
Line       230 Item    1 (CP=(memaccess_out_transaction, uvm_scoreboard, )) (this.end_of_test_activity_check && (this.transaction_count == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  this.end_of_test_activity_check         N  No hits                  Hit '_0' and '_1'
    (this.transaction_count == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  this.end_of_test_activity_check_0  -                             
  Row   2:    ***0***  this.end_of_test_activity_check_1  (this.transaction_count == 0) 
  Row   3:          4  (this.transaction_count == 0)_0    this.end_of_test_activity_check
  Row   4:    ***0***  (this.transaction_count == 0)_1    this.end_of_test_activity_check

----------------Focused Condition View-------------------
Line       230 Item    1 (CP=(writeback_out_transaction, uvm_scoreboard, )) (this.end_of_test_activity_check && (this.transaction_count == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  this.end_of_test_activity_check         N  No hits                  Hit '_0' and '_1'
    (this.transaction_count == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  this.end_of_test_activity_check_0  -                             
  Row   2:    ***0***  this.end_of_test_activity_check_1  (this.transaction_count == 0) 
  Row   3:          4  (this.transaction_count == 0)_0    this.end_of_test_activity_check
  Row   4:    ***0***  (this.transaction_count == 0)_1    this.end_of_test_activity_check

----------------Focused Condition View-------------------
Line       230 Item    1 (CP=(decode_out_transaction, uvm_scoreboard, )) (this.end_of_test_activity_check && (this.transaction_count == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  this.end_of_test_activity_check         N  No hits                  Hit '_0' and '_1'
    (this.transaction_count == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  this.end_of_test_activity_check_0  -                             
  Row   2:    ***0***  this.end_of_test_activity_check_1  (this.transaction_count == 0) 
  Row   3:          4  (this.transaction_count == 0)_0    this.end_of_test_activity_check
  Row   4:    ***0***  (this.transaction_count == 0)_1    this.end_of_test_activity_check

----------------Focused Condition View-------------------
Line       230 Item    1 (CP=(fetch_out_transaction, uvm_scoreboard, )) (this.end_of_test_activity_check && (this.transaction_count == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  this.end_of_test_activity_check         N  No hits                  Hit '_0' and '_1'
    (this.transaction_count == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  this.end_of_test_activity_check_0  -                             
  Row   2:    ***0***  this.end_of_test_activity_check_1  (this.transaction_count == 0) 
  Row   3:          4  (this.transaction_count == 0)_0    this.end_of_test_activity_check
  Row   4:    ***0***  (this.transaction_count == 0)_1    this.end_of_test_activity_check

----------------Focused Condition View-------------------
Line       265 Item    1 (CP=(execute_out_transaction, uvm_scoreboard, )) (get_name(phase) == 7501166)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       265 Item    1 (CP=(control_out_transaction, uvm_scoreboard, )) (get_name(phase) == 7501166)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       265 Item    1 (CP=(memaccess_out_transaction, uvm_scoreboard, )) (get_name(phase) == 7501166)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       265 Item    1 (CP=(writeback_out_transaction, uvm_scoreboard, )) (get_name(phase) == 7501166)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       265 Item    1 (CP=(decode_out_transaction, uvm_scoreboard, )) (get_name(phase) == 7501166)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       265 Item    1 (CP=(fetch_out_transaction, uvm_scoreboard, )) (get_name(phase) == 7501166)
Condition totals: 1 of 1 input term covered = 100.00%


----------------Focused Condition View-------------------
Line       96 Item    1 (CP=(null)) (size(this.expected_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          4  (size(this.expected_results_q) == 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    1 (CP=(null)) (size(this.expected_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          4  (size(this.expected_results_q) == 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(null)) (size(this.expected_results_q) != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(null)) (size(this.expected_results_q) != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1  -                             

----------------Focused Condition View-------------------
Line       145 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                       (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0                       -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1                       (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.expected_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       145 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                       (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0                       -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1                       (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.expected_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.expected_results_q) != 0)


----------------Focused Condition View-------------------
Line       79 Item    1 (CP=(execute_out_transaction, uvm_scoreboard), )) (key == 0)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 0)_0          -                             
  Row   2:    ***0***  (key == 0)_1          -                             

----------------Focused Condition View-------------------
Line       79 Item    1 (CP=(control_out_transaction, uvm_scoreboard), )) (key == 0)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 0)_0          -                             
  Row   2:    ***0***  (key == 0)_1          -                             

----------------Focused Condition View-------------------
Line       79 Item    1 (CP=(memaccess_out_transaction, uvm_scoreboard), )) (key == 0)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 0)_0          -                             
  Row   2:    ***0***  (key == 0)_1          -                             

----------------Focused Condition View-------------------
Line       79 Item    1 (CP=(decode_out_transaction, uvm_scoreboard), )) (key == 0)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 0)_0          -                             
  Row   2:    ***0***  (key == 0)_1          -                             

----------------Focused Condition View-------------------
Line       83 Item    1 (CP=(execute_out_transaction, uvm_scoreboard), )) (key == 1)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 1)_0          -                             
  Row   2:    ***0***  (key == 1)_1          -                             

----------------Focused Condition View-------------------
Line       83 Item    1 (CP=(control_out_transaction, uvm_scoreboard), )) (key == 1)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 1)_0          -                             
  Row   2:    ***0***  (key == 1)_1          -                             

----------------Focused Condition View-------------------
Line       83 Item    1 (CP=(memaccess_out_transaction, uvm_scoreboard), )) (key == 1)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 1)_0          -                             
  Row   2:    ***0***  (key == 1)_1          -                             

----------------Focused Condition View-------------------
Line       83 Item    1 (CP=(decode_out_transaction, uvm_scoreboard), )) (key == 1)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (key == 1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (key == 1)_0          -                             
  Row   2:    ***0***  (key == 1)_1          -                             

----------------Focused Condition View-------------------
Line       106 Item    1 (CP=(null)) (size(this.actual_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (size(this.actual_results_q) == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) == 0)_0  -                             
  Row   2:          4  (size(this.actual_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       106 Item    1 (CP=(null)) (size(this.actual_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (size(this.actual_results_q) == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) == 0)_0  -                             
  Row   2:          4  (size(this.actual_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       106 Item    1 (CP=(null)) (size(this.actual_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (size(this.actual_results_q) == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) == 0)_0  -                             
  Row   2:          4  (size(this.actual_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       106 Item    1 (CP=(null)) (size(this.actual_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (size(this.actual_results_q) == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) == 0)_0  -                             
  Row   2:          4  (size(this.actual_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1 (CP=(null)) (size(this.expected_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          4  (size(this.expected_results_q) == 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1 (CP=(null)) (size(this.expected_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          4  (size(this.expected_results_q) == 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1 (CP=(null)) (size(this.expected_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          4  (size(this.expected_results_q) == 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1 (CP=(null)) (size(this.expected_results_q) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          4  (size(this.expected_results_q) == 0)_0  -                             
  Row   2:    ***0***  (size(this.expected_results_q) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       176 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) || (size(this.actual_results_q) != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
    (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0  ~(size(this.actual_results_q) != 0)
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1  -                             
  Row   3:    ***0***  (size(this.actual_results_q) != 0)_0    ~(size(this.expected_results_q) != 0)
  Row   4:    ***0***  (size(this.actual_results_q) != 0)_1    ~(size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       176 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) || (size(this.actual_results_q) != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
    (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0  ~(size(this.actual_results_q) != 0)
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1  -                             
  Row   3:    ***0***  (size(this.actual_results_q) != 0)_0    ~(size(this.expected_results_q) != 0)
  Row   4:    ***0***  (size(this.actual_results_q) != 0)_1    ~(size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       176 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) || (size(this.actual_results_q) != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
    (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0  ~(size(this.actual_results_q) != 0)
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1  -                             
  Row   3:    ***0***  (size(this.actual_results_q) != 0)_0    ~(size(this.expected_results_q) != 0)
  Row   4:    ***0***  (size(this.actual_results_q) != 0)_1    ~(size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       176 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) || (size(this.actual_results_q) != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
    (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0  ~(size(this.actual_results_q) != 0)
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1  -                             
  Row   3:    ***0***  (size(this.actual_results_q) != 0)_0    ~(size(this.expected_results_q) != 0)
  Row   4:    ***0***  (size(this.actual_results_q) != 0)_1    ~(size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       191 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                       (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0                       -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1                       (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.expected_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       191 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                       (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0                       -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1                       (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.expected_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       191 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                       (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0                       -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1                       (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.expected_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       191 Item    1 (CP=(null)) ((size(this.expected_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                       (size(this.expected_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.expected_results_q) != 0)_0                       -                             
  Row   2:    ***0***  (size(this.expected_results_q) != 0)_1                       (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.expected_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.expected_results_q) != 0)

----------------Focused Condition View-------------------
Line       202 Item    1 (CP=(null)) ((size(this.actual_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                         (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) != 0)_0                         -                             
  Row   2:    ***0***  (size(this.actual_results_q) != 0)_1                         (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.actual_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.actual_results_q) != 0)

----------------Focused Condition View-------------------
Line       202 Item    1 (CP=(null)) ((size(this.actual_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                         (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) != 0)_0                         -                             
  Row   2:    ***0***  (size(this.actual_results_q) != 0)_1                         (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.actual_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.actual_results_q) != 0)

----------------Focused Condition View-------------------
Line       202 Item    1 (CP=(null)) ((size(this.actual_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                         (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) != 0)_0                         -                             
  Row   2:    ***0***  (size(this.actual_results_q) != 0)_1                         (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.actual_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.actual_results_q) != 0)

----------------Focused Condition View-------------------
Line       202 Item    1 (CP=(null)) ((size(this.actual_results_q) != 0) && (fifo_entry < this.super.max_remaining_transaction_print))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
                         (size(this.actual_results_q) != 0)         N  No hits                  Hit '_0' and '_1'
  (fifo_entry < this.super.max_remaining_transaction_print)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:    ***0***  (size(this.actual_results_q) != 0)_0                         -                             
  Row   2:    ***0***  (size(this.actual_results_q) != 0)_1                         (fifo_entry < this.super.max_remaining_transaction_print)
  Row   3:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_0  (size(this.actual_results_q) != 0)
  Row   4:    ***0***  (fifo_entry < this.super.max_remaining_transaction_print)_1  (size(this.actual_results_q) != 0)


----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (activity == this.super.ACTIVE)_0  -                             
  Row   2:          4  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (activity == this.super.ACTIVE)_0  -                             
  Row   2:          4  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object)) (activity == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (activity == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          4  (activity == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (activity == this.super.ACTIVE)_1  -                             


----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(data_mem_transaction, data_mem_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(inst_mem_transaction, inst_mem_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(execute_out_transaction, execute_out_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(execute_in_transaction, execute_in_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(control_out_transaction, control_out_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(control_in_transaction, control_in_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(writeback_out_transaction, writeback_out_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(writeback_in_transaction, writeback_in_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(decode_out_transaction, decode_out_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(decode_in_transaction, decode_in_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(fetch_out_transaction, fetch_out_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1 (CP=(fetch_in_transaction, fetch_in_transaction), )) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             


----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor)) (this.bfm == null)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.bfm == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  (this.bfm == null)_0  -                             
  Row   2:    ***0***  (this.bfm == null)_1  -                             


----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       122 Item    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, )) (this.configuration == null)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.configuration == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          4  (this.configuration == null)_0  -                             
  Row   2:    ***0***  (this.configuration == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, )) (this.monitor == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.monitor == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.monitor == null)_0  -                             
  Row   2:          4  (this.monitor == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, )) (this.monitored_ap == null)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.monitored_ap == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.monitored_ap == null)_0  -                             
  Row   2:          4  (this.monitored_ap == null)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:          4  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:          4  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, )) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:          4  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:          4  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, )) (this.driver == null)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.driver == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.driver == null)_0  -                             
  Row   2:    ***0***  (this.driver == null)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:          4  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:          4  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             

----------------Focused Condition View-------------------
Line       172 Item    1 (CP=(null)) (this.configuration.active_passive == this.super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.super.ACTIVE)_1  -                             



----------------Focused Condition View-------------------
Line       36 Item    1 (CP=(uvm_object)) (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       36 Item    2 (CP=(uvm_object)) (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



----------------Focused Condition View-------------------
Line       105 Item    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test)) (this.this.get_report_verbosity_level() >= this.super.UVM_HIGH)
Condition totals: 0 of 1 input term covered = 0.00%

                                                       Input Term   Covered  Reason for no coverage   Hint
                                                      -----------  --------  -----------------------  --------------
  (this.this.get_report_verbosity_level() >= this.super.UVM_HIGH)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                         Non-masking condition(s)      
 ---------  ---------  --------------------                                               -------------------------     
  Row   1:          4  (this.this.get_report_verbosity_level() >= this.super.UVM_HIGH)_0  -                             
  Row   2:    ***0***  (this.this.get_report_verbosity_level() >= this.super.UVM_HIGH)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                    1655       667       988    40.30%

================================Statement Details================================

Statement Coverage for instance /uvmf_base_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_version.svh
    40              1                          4     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_transaction_base.svh
    36     1 (CP=(uvm_sequence_item))                    ***0***     
    36     2 (CP=(uvm_sequence_item))                    ***0***     
    36     3 (CP=(uvm_sequence_item))                    ***0***     
    36     4 (CP=(uvm_sequence_item))                    ***0***     
    36     5 (CP=(uvm_sequence_item))                    ***0***     
    36     6 (CP=(uvm_sequence_item))                    ***0***     
    36     7 (CP=(uvm_sequence_item))                    ***0***     
    36     8 (CP=(uvm_sequence_item))                     507548     
    36     9 (CP=(uvm_sequence_item))                    ***0***     
    90     1 (CP=(uvm_sequence_item))                    1556536     
    91     1 (CP=(uvm_sequence_item))                    1556536     
    92     1 (CP=(uvm_sequence_item))                    1556536     
    100    1 (CP=(uvm_sequence_item))                    ***0***     
    101    1 (CP=(uvm_sequence_item))                    ***0***     
    102    1 (CP=(uvm_sequence_item))                    ***0***     
    103    1 (CP=(uvm_sequence_item))                    ***0***     
    104    1 (CP=(uvm_sequence_item))                    ***0***     
    105    1 (CP=(uvm_sequence_item))                    ***0***     
    106    1 (CP=(uvm_sequence_item))                    ***0***     
    107    1 (CP=(uvm_sequence_item))                    ***0***     
    108    1 (CP=(uvm_sequence_item))                    ***0***     
    119    1 (CP=(uvm_sequence_item))                    ***0***     
    131    1 (CP=(uvm_sequence_item))                    ***0***     
    145    1 (CP=(uvm_sequence_item))                    ***0***     
    146    1 (CP=(uvm_sequence_item))                    ***0***     
    153    1 (CP=(uvm_sequence_item))                    ***0***     
    159    1 (CP=(uvm_sequence_item))                    ***0***     
    165    1 (CP=(uvm_sequence_item))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_sequence_base.svh
    36     1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    36     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    36     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    36     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    36     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    36     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    36     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    36     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    36     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    36     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    36     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    36     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    36     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    36     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    36     1 (CP=(uvm_sequence_item, uvm_sequence_item), ))                          4     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_scoreboard_base.svh
    46     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     2 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     2 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     2 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     2 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     2 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    46     2 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    58     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    58     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    58     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    58     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    58     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    58     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    61     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    61     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    61     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    61     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    61     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    61     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    62     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    62     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    62     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    62     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    62     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    62     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    63     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    63     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    63     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    63     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    63     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    63     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    71     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    71     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    71     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    71     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    71     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    71     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    74     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    74     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    74     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    74     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    74     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    74     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    79     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    79     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    79     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    79     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    79     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    79     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    87     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    87     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    87     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    87     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    87     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    87     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    88     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    88     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    88     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    88     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    88     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    88     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    89     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    89     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    89     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    89     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    89     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    89     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    95     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    95     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    95     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    95     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    95     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    95     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    99     1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    99     1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    99     1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    99     1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    99     1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    99     1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    101    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    101    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    101    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    101    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    101    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    101    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    103    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    103    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    103    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    103    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    103    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    103    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    105    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    105    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    105    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    105    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    105    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    105    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    112    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    112    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    112    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    112    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    112    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    112    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    118    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    118    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    118    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    118    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    118    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    118    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    124    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    124    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    124    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    124    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    124    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    124    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    130    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    130    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    130    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    130    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    130    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    130    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    136    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    136    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    136    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    136    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    136    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    136    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    142    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    142    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    142    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    142    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    142    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    142    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    148    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    148    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    148    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    148    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    148    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    148    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    154    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    154    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    154    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    154    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    154    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    154    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    160    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    160    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    160    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    160    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    160    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    160    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    166    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    166    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    166    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    166    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    166    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    166    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    173    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    173    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    173    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    173    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    173    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    173    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    179    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    179    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    179    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    179    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    179    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    179    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    185    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    185    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    185    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    185    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    185    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    185    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    201    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                      84592     
    201    1 (CP=(control_out_transaction, uvm_scoreboard, ))                      84596     
    201    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                      84596     
    201    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                      84596     
    201    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                      84588     
    201    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                      84588     
    202    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                      84592     
    202    1 (CP=(control_out_transaction, uvm_scoreboard, ))                      84596     
    202    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                      84596     
    202    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                      84596     
    202    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                      84588     
    202    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                      84588     
    208    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                      84588     
    208    1 (CP=(control_out_transaction, uvm_scoreboard, ))                      84596     
    208    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                      84596     
    208    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                      84592     
    208    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                      84588     
    208    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                      84588     
    221    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    221    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    221    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    221    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    221    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    221    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    223    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                      84588     
    223    1 (CP=(control_out_transaction, uvm_scoreboard, ))                      84596     
    223    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                      84596     
    223    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                      84592     
    223    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                      84588     
    223    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                      84588     
    229    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    229    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    229    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    229    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    229    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    229    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    230    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    230    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    230    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    230    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    230    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    230    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    236    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    236    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    236    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    236    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    236    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    236    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    237    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    237    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    237    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    237    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    237    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    237    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    244    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    244    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    244    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    244    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    244    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    244    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    250    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    250    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    250    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    250    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    250    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    250    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    251    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                          4     
    251    1 (CP=(control_out_transaction, uvm_scoreboard, ))                          4     
    251    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                          4     
    251    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                          4     
    251    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                          4     
    251    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                          4     
    269    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    269    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    269    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    269    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    269    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    269    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    272    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    272    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    272    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    272    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    272    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    272    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
    273    1 (CP=(execute_out_transaction, uvm_scoreboard, ))                    ***0***     
    273    1 (CP=(control_out_transaction, uvm_scoreboard, ))                    ***0***     
    273    1 (CP=(memaccess_out_transaction, uvm_scoreboard, ))                    ***0***     
    273    1 (CP=(writeback_out_transaction, uvm_scoreboard, ))                    ***0***     
    273    1 (CP=(decode_out_transaction, uvm_scoreboard, ))                    ***0***     
    273    1 (CP=(fetch_out_transaction, uvm_scoreboard, ))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh
    42     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     2 (CP=(writeback_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     2 (CP=(fetch_out_transaction, uvm_scoreboard), ))                    ***0***     
    53     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                          4     
    53     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                          4     
    59     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                          4     
    59     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                          4     
    65     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                    ***0***     
    65     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                    ***0***     
    74     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                    ***0***     
    74     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                    ***0***     
    82     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                      84596     
    82     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                      84588     
    83     1 (CP=(writeback_out_transaction, uvm_scoreboard), ))                      84596     
    83     1 (CP=(fetch_out_transaction, uvm_scoreboard), ))                      84588     
    94     1 (CP=(null))                      84592     
    94     1 (CP=(null))                      84588     
    97     1 (CP=(null))                    ***0***     
    97     1 (CP=(null))                    ***0***     
    98     1 (CP=(null))                    ***0***     
    98     1 (CP=(null))                    ***0***     
    102    1 (CP=(null))                      84592     
    102    1 (CP=(null))                      84588     
    105    1 (CP=(null))                    ***0***     
    105    1 (CP=(null))                    ***0***     
    106    1 (CP=(null))                    ***0***     
    106    1 (CP=(null))                    ***0***     
    109    1 (CP=(null))                      84592     
    109    1 (CP=(null))                      84588     
    110    1 (CP=(null))                      84592     
    110    1 (CP=(null))                      84588     
    113    1 (CP=(null))                      84592     
    113    1 (CP=(null))                      84588     
    114    1 (CP=(null))                      84592     
    114    1 (CP=(null))                      84588     
    115    1 (CP=(null))                      84592     
    115    1 (CP=(null))                      84588     
    119    1 (CP=(null))                    ***0***     
    119    1 (CP=(null))                    ***0***     
    120    1 (CP=(null))                    ***0***     
    120    1 (CP=(null))                    ***0***     
    121    1 (CP=(null))                    ***0***     
    121    1 (CP=(null))                    ***0***     
    131    1 (CP=(null))                    ***0***     
    131    1 (CP=(null))                    ***0***     
    133    1 (CP=(null))                    ***0***     
    133    1 (CP=(null))                    ***0***     
    142    1 (CP=(null))                          4     
    142    1 (CP=(null))                          4     
    145    1 (CP=(null))                    ***0***     
    145    1 (CP=(null))                    ***0***     
    147    1 (CP=(null))                    ***0***     
    147    1 (CP=(null))                    ***0***     
    148    1 (CP=(null))                    ***0***     
    148    1 (CP=(null))                    ***0***     
    150    1 (CP=(null))                    ***0***     
    150    1 (CP=(null))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_in_order_race_scoreboard.svh
    42     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     2 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     2 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     2 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    42     2 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    55     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                          4     
    55     1 (CP=(control_out_transaction, uvm_scoreboard), ))                          4     
    55     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                          4     
    55     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                          4     
    61     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                          4     
    61     1 (CP=(control_out_transaction, uvm_scoreboard), ))                          4     
    61     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                          4     
    61     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                          4     
    67     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    67     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    67     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    67     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    68     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    68     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    68     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    68     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    81     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    81     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    81     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    81     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    85     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    85     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    85     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    85     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    89     1 (CP=(execute_out_transaction, uvm_scoreboard), ))                    ***0***     
    89     1 (CP=(control_out_transaction, uvm_scoreboard), ))                    ***0***     
    89     1 (CP=(memaccess_out_transaction, uvm_scoreboard), ))                    ***0***     
    89     1 (CP=(decode_out_transaction, uvm_scoreboard), ))                    ***0***     
    103    1 (CP=(null))                      84592     
    103    1 (CP=(null))                      84596     
    103    1 (CP=(null))                      84596     
    103    1 (CP=(null))                      84588     
    108    1 (CP=(null))                      84592     
    108    1 (CP=(null))                      84596     
    108    1 (CP=(null))                      84596     
    108    1 (CP=(null))                      84588     
    112    1 (CP=(null))                    ***0***     
    112    1 (CP=(null))                    ***0***     
    112    1 (CP=(null))                    ***0***     
    112    1 (CP=(null))                    ***0***     
    115    1 (CP=(null))                    ***0***     
    115    1 (CP=(null))                    ***0***     
    115    1 (CP=(null))                    ***0***     
    115    1 (CP=(null))                    ***0***     
    116    1 (CP=(null))                    ***0***     
    116    1 (CP=(null))                    ***0***     
    116    1 (CP=(null))                    ***0***     
    116    1 (CP=(null))                    ***0***     
    118    1 (CP=(null))                    ***0***     
    118    1 (CP=(null))                    ***0***     
    118    1 (CP=(null))                    ***0***     
    118    1 (CP=(null))                    ***0***     
    132    1 (CP=(null))                      84588     
    132    1 (CP=(null))                      84596     
    132    1 (CP=(null))                      84596     
    132    1 (CP=(null))                      84588     
    137    1 (CP=(null))                    ***0***     
    137    1 (CP=(null))                    ***0***     
    137    1 (CP=(null))                    ***0***     
    137    1 (CP=(null))                    ***0***     
    141    1 (CP=(null))                      84588     
    141    1 (CP=(null))                      84596     
    141    1 (CP=(null))                      84596     
    141    1 (CP=(null))                      84588     
    144    1 (CP=(null))                    ***0***     
    144    1 (CP=(null))                    ***0***     
    144    1 (CP=(null))                    ***0***     
    144    1 (CP=(null))                    ***0***     
    145    1 (CP=(null))                    ***0***     
    145    1 (CP=(null))                    ***0***     
    145    1 (CP=(null))                    ***0***     
    145    1 (CP=(null))                    ***0***     
    147    1 (CP=(null))                      84588     
    147    1 (CP=(null))                      84596     
    147    1 (CP=(null))                      84596     
    147    1 (CP=(null))                      84588     
    156    1 (CP=(null))                      84588     
    156    1 (CP=(null))                      84596     
    156    1 (CP=(null))                      84596     
    156    1 (CP=(null))                      84588     
    157    1 (CP=(null))                      84588     
    157    1 (CP=(null))                      84596     
    157    1 (CP=(null))                      84596     
    157    1 (CP=(null))                      84588     
    161    1 (CP=(null))                      84588     
    161    1 (CP=(null))                      84596     
    161    1 (CP=(null))                      84596     
    161    1 (CP=(null))                      84588     
    162    1 (CP=(null))                      84588     
    162    1 (CP=(null))                      84596     
    162    1 (CP=(null))                      84596     
    162    1 (CP=(null))                      84588     
    163    1 (CP=(null))                      84588     
    163    1 (CP=(null))                      84596     
    163    1 (CP=(null))                      84596     
    163    1 (CP=(null))                      84588     
    167    1 (CP=(null))                    ***0***     
    167    1 (CP=(null))                    ***0***     
    167    1 (CP=(null))                    ***0***     
    167    1 (CP=(null))                    ***0***     
    168    1 (CP=(null))                    ***0***     
    168    1 (CP=(null))                    ***0***     
    168    1 (CP=(null))                    ***0***     
    168    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    176    1 (CP=(null))                    ***0***     
    176    1 (CP=(null))                    ***0***     
    176    1 (CP=(null))                    ***0***     
    176    1 (CP=(null))                    ***0***     
    178    1 (CP=(null))                    ***0***     
    178    1 (CP=(null))                    ***0***     
    178    1 (CP=(null))                    ***0***     
    178    1 (CP=(null))                    ***0***     
    187    1 (CP=(null))                          4     
    187    1 (CP=(null))                          4     
    187    1 (CP=(null))                          4     
    187    1 (CP=(null))                          4     
    191    1 (CP=(null))                    ***0***     
    191    1 (CP=(null))                    ***0***     
    191    1 (CP=(null))                    ***0***     
    191    1 (CP=(null))                    ***0***     
    193    1 (CP=(null))                    ***0***     
    193    1 (CP=(null))                    ***0***     
    193    1 (CP=(null))                    ***0***     
    193    1 (CP=(null))                    ***0***     
    194    1 (CP=(null))                    ***0***     
    194    1 (CP=(null))                    ***0***     
    194    1 (CP=(null))                    ***0***     
    194    1 (CP=(null))                    ***0***     
    196    1 (CP=(null))                    ***0***     
    196    1 (CP=(null))                    ***0***     
    196    1 (CP=(null))                    ***0***     
    196    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    202    1 (CP=(null))                    ***0***     
    202    1 (CP=(null))                    ***0***     
    202    1 (CP=(null))                    ***0***     
    202    1 (CP=(null))                    ***0***     
    204    1 (CP=(null))                    ***0***     
    204    1 (CP=(null))                    ***0***     
    204    1 (CP=(null))                    ***0***     
    204    1 (CP=(null))                    ***0***     
    205    1 (CP=(null))                    ***0***     
    205    1 (CP=(null))                    ***0***     
    205    1 (CP=(null))                    ***0***     
    205    1 (CP=(null))                    ***0***     
    207    1 (CP=(null))                    ***0***     
    207    1 (CP=(null))                    ***0***     
    207    1 (CP=(null))                    ***0***     
    207    1 (CP=(null))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_parameterized_agent_configuration_base.svh
    113    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                          4     
    113    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                          4     
    114    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                          4     
    130    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                          4     
    131    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                          4     
    133    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    133    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    138    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                          4     
    138    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                          4     
    140    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    140    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    141    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    146    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    147    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    158    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    160    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    189    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    191    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual data_mem_driver_bfm, virtual data_mem_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual inst_mem_driver_bfm, virtual inst_mem_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual execute_out_driver_bfm, virtual execute_out_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual execute_in_driver_bfm, virtual execute_in_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual control_out_driver_bfm, virtual control_out_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual control_in_driver_bfm, virtual control_in_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual memaccess_out_driver_bfm, virtual memaccess_out_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual memaccess_in_driver_bfm, virtual memaccess_in_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual writeback_out_driver_bfm, virtual writeback_out_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual writeback_in_driver_bfm, virtual writeback_in_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual decode_out_driver_bfm, virtual decode_out_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual decode_in_driver_bfm, virtual decode_in_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual fetch_out_driver_bfm, virtual fetch_out_monitor_bfm, uvm_object))                    ***0***     
    196    1 (CP=(virtual fetch_in_driver_bfm, virtual fetch_in_monitor_bfm, uvm_object))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_driver_base.svh
    83     1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    83     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    83     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    83     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    83     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    83     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    83     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    83     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    83     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    83     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    83     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    83     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    83     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    83     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    92     1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    92     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    92     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    92     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    92     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    92     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    92     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    92     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    92     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    92     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    92     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    92     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    92     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    92     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    93     1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    93     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    93     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    93     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    93     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    93     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    93     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    93     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    93     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    93     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    93     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    93     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    93     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    93     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    95     1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
    95     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
    95     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    95     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    95     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    95     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    95     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    95     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    95     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    95     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    95     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    95     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    95     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    95     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    96     1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
    96     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
    96     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    96     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    96     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    96     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    96     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    96     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    96     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    96     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    96     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    96     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    96     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    96     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    99     1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    99     1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    99     1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    99     1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    99     1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    99     1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    99     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    99     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    99     1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    99     1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    99     1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    99     1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    99     1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    99     1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    101    1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    101    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    101    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    101    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    101    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    101    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    101    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    101    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    101    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    101    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    101    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    101    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    101    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    101    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    102    1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    102    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    102    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    102    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    102    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    102    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    102    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    102    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    102    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    102    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    102    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    102    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    102    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    102    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    127    1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
    127    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
    127    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    127    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    127    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    127    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    127    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    127    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    127    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    127    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    127    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    127    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    127    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    127    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    137    1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
    137    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
    137    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    137    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    137    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    137    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    137    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    137    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    137    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    137    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    137    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    137    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    137    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    137    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    156    1 (CP=(data_mem_transaction, data_mem_transaction), ))                          4     
    156    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                          4     
    156    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    156    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    156    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    156    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    156    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    156    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    156    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    156    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    156    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    156    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    156    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    156    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    158    1 (CP=(data_mem_transaction, data_mem_transaction), ))                      84596     
    158    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                      36264     
    158    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    158    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    158    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    158    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    158    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    158    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    158    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    158    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    158    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    158    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    158    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    158    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    159    1 (CP=(data_mem_transaction, data_mem_transaction), ))                      84596     
    159    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                      36263     
    159    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    159    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    159    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    159    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    159    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    159    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    159    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    159    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    159    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    159    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    159    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    159    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    161    1 (CP=(data_mem_transaction, data_mem_transaction), ))                    ***0***     
    161    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                    ***0***     
    161    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    161    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    161    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    161    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    161    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    161    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    161    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    161    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    161    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    161    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    161    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    161    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    163    1 (CP=(data_mem_transaction, data_mem_transaction), ))                      84592     
    163    1 (CP=(inst_mem_transaction, inst_mem_transaction), ))                      36260     
    163    1 (CP=(execute_out_transaction, execute_out_transaction), ))                    ***0***     
    163    1 (CP=(execute_in_transaction, execute_in_transaction), ))                    ***0***     
    163    1 (CP=(control_out_transaction, control_out_transaction), ))                    ***0***     
    163    1 (CP=(control_in_transaction, control_in_transaction), ))                    ***0***     
    163    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), ))                    ***0***     
    163    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), ))                    ***0***     
    163    1 (CP=(writeback_out_transaction, writeback_out_transaction), ))                    ***0***     
    163    1 (CP=(writeback_in_transaction, writeback_in_transaction), ))                    ***0***     
    163    1 (CP=(decode_out_transaction, decode_out_transaction), ))                    ***0***     
    163    1 (CP=(decode_in_transaction, decode_in_transaction), ))                    ***0***     
    163    1 (CP=(fetch_out_transaction, fetch_out_transaction), ))                    ***0***     
    163    1 (CP=(fetch_in_transaction, fetch_in_transaction), ))                    ***0***     
    201    1 (CP=(null))                          4     
    201    1 (CP=(null))                          4     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
    201    1 (CP=(null))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_monitor_base.svh
    79     1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    79     1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    79     1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    79     1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    79     1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    79     1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    79     1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    79     1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    79     1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    79     1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    79     1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    79     1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    79     1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    79     1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    90     1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    90     1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    90     1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    90     1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    90     1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    90     1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    90     1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    90     1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    90     1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    90     1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    90     1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    90     1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    90     1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    90     1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    97     1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    97     1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    97     1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    97     1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    97     1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    97     1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    97     1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    97     1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    97     1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    97     1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    97     1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    97     1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    97     1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    97     1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    98     1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    98     1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    98     1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    98     1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    98     1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    98     1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    98     1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    98     1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    98     1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    98     1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    98     1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    98     1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    98     1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    98     1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    107    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    107    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    107    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    107    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    107    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    107    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    107    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    107    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    107    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    107    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    107    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    107    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    107    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    107    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    108    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    108    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    108    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    108    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    108    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    108    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    108    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    108    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    108    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    108    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    108    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    108    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    108    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    108    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    110    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    110    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    111    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    114    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    114    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    114    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    114    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    114    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    114    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    114    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    114    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    114    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    114    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    114    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    114    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    114    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    114    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    116    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    116    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    116    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    116    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    116    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    116    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    116    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    116    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    116    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    116    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    116    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    116    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    116    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    116    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    117    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    117    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    117    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    117    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    117    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    117    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    117    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    117    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    117    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    117    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    117    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    117    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    117    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    117    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    123    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    123    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    123    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    123    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    123    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    123    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    123    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    123    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    123    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    123    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    123    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    123    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    123    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    123    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
    126    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    126    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    149    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    150    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    151    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    152    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    159    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    160    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                      16926     
    160    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                      16926     
    160    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                      84588     
    160    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                      84592     
    160    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                      84596     
    160    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                      84596     
    160    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                      84596     
    160    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                      84596     
    160    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                      84592     
    160    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                      84596     
    160    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                      84588     
    160    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                      84588     
    160    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                      84588     
    160    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                      84588     
    162    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                    ***0***     
    162    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                    ***0***     
    199    1 (CP=(data_mem_configuration, virtual data_mem_monitor_bfm, data_mem_transaction, uvm_monitor))                          4     
    199    1 (CP=(inst_mem_configuration, virtual inst_mem_monitor_bfm, inst_mem_transaction, uvm_monitor))                          4     
    199    1 (CP=(execute_out_configuration, virtual execute_out_monitor_bfm, execute_out_transaction, uvm_monitor))                          4     
    199    1 (CP=(execute_in_configuration, virtual execute_in_monitor_bfm, execute_in_transaction, uvm_monitor))                          4     
    199    1 (CP=(control_out_configuration, virtual control_out_monitor_bfm, control_out_transaction, uvm_monitor))                          4     
    199    1 (CP=(control_in_configuration, virtual control_in_monitor_bfm, control_in_transaction, uvm_monitor))                          4     
    199    1 (CP=(memaccess_out_configuration, virtual memaccess_out_monitor_bfm, memaccess_out_transaction, uvm_monitor))                          4     
    199    1 (CP=(memaccess_in_configuration, virtual memaccess_in_monitor_bfm, memaccess_in_transaction, uvm_monitor))                          4     
    199    1 (CP=(writeback_out_configuration, virtual writeback_out_monitor_bfm, writeback_out_transaction, uvm_monitor))                          4     
    199    1 (CP=(writeback_in_configuration, virtual writeback_in_monitor_bfm, writeback_in_transaction, uvm_monitor))                          4     
    199    1 (CP=(decode_out_configuration, virtual decode_out_monitor_bfm, decode_out_transaction, uvm_monitor))                          4     
    199    1 (CP=(decode_in_configuration, virtual decode_in_monitor_bfm, decode_in_transaction, uvm_monitor))                          4     
    199    1 (CP=(fetch_out_configuration, virtual fetch_out_monitor_bfm, fetch_out_transaction, uvm_monitor))                          4     
    199    1 (CP=(fetch_in_configuration, virtual fetch_in_monitor_bfm, fetch_in_transaction, uvm_monitor))                          4     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_parameterized_agent.svh
    83     1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    83     1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    83     2 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    103    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    103    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    103    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
    103    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
    103    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
    103    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
    103    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
    103    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
    103    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
    103    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
    103    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
    103    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    103    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
    103    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
    110    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    110    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    110    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
    110    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
    110    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
    110    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
    110    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
    110    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
    110    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
    110    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
    110    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
    110    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    110    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
    110    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
    117    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    117    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    117    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
    117    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
    117    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
    117    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
    117    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
    117    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
    117    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
    117    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
    117    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
    117    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    117    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
    117    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
    118    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    118    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    118    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
    118    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
    118    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
    118    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
    118    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
    118    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
    118    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
    118    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
    118    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
    118    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    118    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
    118    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
    124    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    124    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    125    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    133    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    133    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    133    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
    133    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
    133    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
    133    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
    133    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
    133    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
    133    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
    133    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
    133    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
    133    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    133    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
    133    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
    134    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    134    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    134    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
    134    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
    134    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
    134    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
    134    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
    134    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
    134    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
    134    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
    134    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
    134    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    134    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
    134    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
    138    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    138    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    138    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                          4     
    138    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                          4     
    138    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                          4     
    138    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                          4     
    138    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                          4     
    138    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                          4     
    138    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                          4     
    138    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                          4     
    138    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                          4     
    138    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    138    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                          4     
    138    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                          4     
    144    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                          4     
    144    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    144    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    150    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    150    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    150    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    153    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    153    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    153    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    156    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    156    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    156    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(data_mem_transaction, data_mem_transaction), uvm_agent, ))                          4     
    157    1 (CP=(inst_mem_transaction, inst_mem_transaction), uvm_agent, ))                          4     
    157    1 (CP=(execute_out_transaction, execute_out_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(execute_in_transaction, execute_in_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(control_out_transaction, control_out_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(control_in_transaction, control_in_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(memaccess_out_transaction, memaccess_out_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(memaccess_in_transaction, memaccess_in_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(writeback_out_transaction, writeback_out_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(writeback_in_transaction, writeback_in_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(decode_out_transaction, decode_out_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(decode_in_transaction, decode_in_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(fetch_out_transaction, fetch_out_transaction), uvm_agent, ))                    ***0***     
    157    1 (CP=(fetch_in_transaction, fetch_in_transaction), uvm_agent, ))                    ***0***     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    164    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    166    1 (CP=(null))                          4     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                          4     
    169    1 (CP=(null))                    ***0***     
    169    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                          4     
    173    1 (CP=(null))                          4     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    173    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                          4     
    174    1 (CP=(null))                          4     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
    174    1 (CP=(null))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_virtual_sequencer_base.svh
    42     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     2 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     2 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     2 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     2 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     2 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     2 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    42     2 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    47     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    47     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    47     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    47     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    47     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    47     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    47     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    51     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    51     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    51     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    51     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    51     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    51     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    51     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                    ***0***     
    55     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    55     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    55     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    55     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    55     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    55     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
    55     1 (CP=(uvm_sequence_item, uvm_sequence_item)))                          4     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_environment_configuration_base.svh
    36     1 (CP=(uvm_object))                    ***0***     
    36     2 (CP=(uvm_object))                    ***0***     
    36     3 (CP=(uvm_object))                    ***0***     
    36     4 (CP=(uvm_object))                    ***0***     
    36     5 (CP=(uvm_object))                    ***0***     
    36     6 (CP=(uvm_object))                    ***0***     
    36     7 (CP=(uvm_object))                    ***0***     
    36     8 (CP=(uvm_object))                    ***0***     
    36     9 (CP=(uvm_object))                    ***0***     
    50     1 (CP=(uvm_object))                         28     
    61     1 (CP=(uvm_object))                    ***0***     
    65     1 (CP=(uvm_object))                        132     
    66     1 (CP=(uvm_object))                    ***0***     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_environment_base.svh
    39     1 (CP=(execute_env_configuration, uvm_env, ))                    ***0***     
    39     1 (CP=(control_env_configuration, uvm_env, ))                    ***0***     
    39     1 (CP=(memaccess_env_configuration, uvm_env, ))                    ***0***     
    39     1 (CP=(writeback_env_configuration, uvm_env, ))                    ***0***     
    39     1 (CP=(decode_env_configuration, uvm_env, ))                    ***0***     
    39     1 (CP=(fetch_env_configuration, uvm_env, ))                    ***0***     
    39     1 (CP=(lc3_env_configuration, uvm_env, ))                    ***0***     
    39     2 (CP=(execute_env_configuration, uvm_env, ))                    ***0***     
    39     2 (CP=(control_env_configuration, uvm_env, ))                    ***0***     
    39     2 (CP=(memaccess_env_configuration, uvm_env, ))                    ***0***     
    39     2 (CP=(writeback_env_configuration, uvm_env, ))                    ***0***     
    39     2 (CP=(decode_env_configuration, uvm_env, ))                    ***0***     
    39     2 (CP=(fetch_env_configuration, uvm_env, ))                    ***0***     
    39     2 (CP=(lc3_env_configuration, uvm_env, ))                    ***0***     
    46     1 (CP=(execute_env_configuration, uvm_env, ))                          4     
    46     1 (CP=(control_env_configuration, uvm_env, ))                          4     
    46     1 (CP=(memaccess_env_configuration, uvm_env, ))                          4     
    46     1 (CP=(writeback_env_configuration, uvm_env, ))                          4     
    46     1 (CP=(decode_env_configuration, uvm_env, ))                          4     
    46     1 (CP=(fetch_env_configuration, uvm_env, ))                          4     
    46     1 (CP=(lc3_env_configuration, uvm_env, ))                          4     
    51     1 (CP=(execute_env_configuration, uvm_env, ))                          4     
    51     1 (CP=(control_env_configuration, uvm_env, ))                          4     
    51     1 (CP=(memaccess_env_configuration, uvm_env, ))                          4     
    51     1 (CP=(writeback_env_configuration, uvm_env, ))                          4     
    51     1 (CP=(decode_env_configuration, uvm_env, ))                          4     
    51     1 (CP=(fetch_env_configuration, uvm_env, ))                          4     
    51     1 (CP=(lc3_env_configuration, uvm_env, ))                          4     
  File /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/examples/UVM_Framework/UVMF_2023.4_2/uvmf_base_pkg/src/uvmf_test_base.svh
    53     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    53     2 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    76     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    81     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    84     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    90     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    91     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    92     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    94     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    95     1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    104    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    106    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    107    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    108    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    109    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    115    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    116    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    122    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    123    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                    ***0***     
    124    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     
    125    1 (CP=(lc3_env_configuration, lc3_environment, lc3_bench_sequence_base, uvm_test))                          4     

=================================================================================
=== Instance: /data_mem_pkg
=== Design Unit: work.data_mem_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        96         5        91     5.20%

================================Branch Details================================

Branch Coverage for instance /data_mem_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    137                                  ***0***     Count coming in to IF
    137             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    152                                  ***0***     Count coming in to IF
    152             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                  ***0***     Count coming in to IF
    174             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_driver.svh
------------------------------------IF Branch------------------------------------
    67                                     84596     Count coming in to IF
    67              1                      84596     
    75              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                     84596     Count coming in to IF
    34              1                    ***0***     
    41              1                      84596     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                     84592     Count coming in to IF
    53              1                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /data_mem_pkg --

  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       174 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:          4  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     177        53       124    29.94%

================================Statement Details================================

Statement Coverage for instance /data_mem_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                      84596     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    52              1                    ***0***     
    52              2                    ***0***     
    58              1                      16926     
    71              1                    ***0***     
    71              2                    ***0***     
    77              1                      84592     
    90              1                      84596     
    90              2                      84596     
    96              1                    ***0***     
    102             1                      16938     
    113             1                    ***0***     
    126             1                    ***0***     
    137             1                    ***0***     
    140             1                    ***0***     
    153             1                    ***0***     
    156             1                    ***0***     
    157             1                    ***0***     
    158             1                    ***0***     
    159             1                    ***0***     
    160             1                    ***0***     
    161             1                    ***0***     
    175             1                    ***0***     
    177             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
    189             1                    ***0***     
    191             1                    ***0***     
    192             1                    ***0***     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          8     
    50              2                          8     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                          4     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    45              1                          4     
    53              1                          4     
    61              1                          4     
    69              1                      84596     
    74              1                      84592     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      16926     
    75              1                      16926     
    76              1                      16926     
    77              1                      16926     
    78              1                      16926     
    80              1                      16926     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    45              1                    ***0***     
    46              1                    ***0***     
    47              1                    ***0***     
    55              1                    ***0***     
    65              1                    ***0***     
    66              1                    ***0***     
    67              1                    ***0***     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                          4     
    87              1                          4     
    88              1                          4     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                          4     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                          4     
    30              1                          4     
    31              1                          4     
    32              1                          4     
    33              1                      84596     
    39              1                    ***0***     
    44              1                      84596     
    46              1                      84596     
    53              1                    ***0***     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/data_mem_pkg/src/data_mem_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                          4     

=================================================================================
=== Instance: /inst_mem_pkg
=== Design Unit: work.inst_mem_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       217        30       187    13.82%

================================Branch Details================================

Branch Coverage for instance /inst_mem_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    244                                  ***0***     Count coming in to IF
    244             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    259                                  ***0***     Count coming in to IF
    259             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    260                                  ***0***     Count coming in to IF
    260             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    290                                  ***0***     Count coming in to IF
    290             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_store_transaction.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_load_transaction.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_driver.svh
------------------------------------IF Branch------------------------------------
    67                                     36263     Count coming in to IF
    67              1                      36263     
    75              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    56                                   ***0***     Count coming in to IF
    56              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    74                                   ***0***     Count coming in to IF
    74              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    35                                   ***0***     Count coming in to IF
    35              1                    ***0***     
    54              1                    ***0***     
    67              1                    ***0***     
    92              1                    ***0***     
    105             1                    ***0***     
Branch totals: 0 hits of 5 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                  ***0***     Count coming in to IF
    106             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    107                                  ***0***     Count coming in to IF
    107             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    121                                  ***0***     Count coming in to IF
    121             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_store_sequence.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_load_sequence.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_alu_directed_sanity_seq.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                         1     Count coming in to IF
    69              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    99                                         1     Count coming in to IF
    99              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    129                                        1     Count coming in to IF
    129             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    140                                        1     Count coming in to IF
    140             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    142                                        1     Count coming in to IF
    142             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                        1     Count coming in to IF
    143             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        1     Count coming in to IF
    144             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    145                                        1     Count coming in to IF
    145             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    146                                        1     Count coming in to IF
    146             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                        1     Count coming in to IF
    147             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    148                                        1     Count coming in to IF
    148             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                        1     Count coming in to IF
    149             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    166                                        1     Count coming in to IF
    166             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                     5193     Count coming in to IF
    172             1                       5192     
    183             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    176                                     5192     Count coming in to IF
    176             1                         11     
                                            5181     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    177                                       11     Count coming in to IF
    177             1                         11     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    188                                        1     Count coming in to IF
    188             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    189                                        1     Count coming in to IF
    189             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_br_jmp_seq.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                      3608     Count coming in to IF
    46              1                       3601     
    49              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                      3608     Count coming in to IF
    53              1                       3608     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      36         1        35     2.77%

================================Condition Details================================

Condition Coverage for instance /inst_mem_pkg --

  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       290 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:          4  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       35 Item    1  (instr_count < 8)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (instr_count < 8)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr_count < 8)_0   -                             
  Row   2:    ***0***  (instr_count < 8)_1   -                             

----------------Focused Condition View-------------------
Line       54 Item    1  ((instr_count >= 8) && (instr_count < 16))
Condition totals: 0 of 2 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (instr_count >= 8)         N  No hits                  Hit '_0' and '_1'
  (instr_count < 16)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr_count >= 8)_0  -                             
  Row   2:    ***0***  (instr_count >= 8)_1  (instr_count < 16)            
  Row   3:    ***0***  (instr_count < 16)_0  (instr_count >= 8)            
  Row   4:    ***0***  (instr_count < 16)_1  (instr_count >= 8)            

----------------Focused Condition View-------------------
Line       67 Item    1  ((instr_count >= 16) && (instr_count < 24))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (instr_count >= 16)         N  No hits                  Hit '_0' and '_1'
   (instr_count < 24)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (instr_count >= 16)_0  -                             
  Row   2:    ***0***  (instr_count >= 16)_1  (instr_count < 24)            
  Row   3:    ***0***  (instr_count < 24)_0   (instr_count >= 16)           
  Row   4:    ***0***  (instr_count < 24)_1   (instr_count >= 16)           

----------------Focused Condition View-------------------
Line       92 Item    1  ((instr_count >= 12) && (instr_count < 20))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (instr_count >= 12)         N  No hits                  Hit '_0' and '_1'
   (instr_count < 20)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (instr_count >= 12)_0  -                             
  Row   2:    ***0***  (instr_count >= 12)_1  (instr_count < 20)            
  Row   3:    ***0***  (instr_count < 20)_0   (instr_count >= 12)           
  Row   4:    ***0***  (instr_count < 20)_1   (instr_count >= 12)           


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       176 Item    1  (((curr_addr - 12288) % 500) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       188 Item    1  (curr_addr == (this.last_addr + 1))
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (curr_addr == (this.last_addr + 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (curr_addr == (this.last_addr + 1))_0  -                             
  Row   2:          1  (curr_addr == (this.last_addr + 1))_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     455       251       204    55.16%

================================Statement Details================================

Statement Coverage for instance /inst_mem_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                       8802     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    159             1                    ***0***     
    159             2                    ***0***     
    165             1                      16926     
    178             1                    ***0***     
    178             2                    ***0***     
    184             1                      36260     
    197             1                      36263     
    197             2                      36263     
    203             1                    ***0***     
    209             1                      16938     
    220             1                       3608     
    233             1                    ***0***     
    244             1                    ***0***     
    247             1                    ***0***     
    260             1                    ***0***     
    263             1                    ***0***     
    264             1                    ***0***     
    265             1                    ***0***     
    266             1                    ***0***     
    267             1                    ***0***     
    268             1                    ***0***     
    269             1                    ***0***     
    270             1                    ***0***     
    271             1                    ***0***     
    272             1                    ***0***     
    273             1                    ***0***     
    274             1                    ***0***     
    275             1                    ***0***     
    276             1                    ***0***     
    277             1                    ***0***     
    291             1                    ***0***     
    293             1                    ***0***     
    301             1                    ***0***     
    302             1                    ***0***     
    303             1                    ***0***     
    304             1                    ***0***     
    305             1                    ***0***     
    306             1                    ***0***     
    307             1                    ***0***     
    308             1                    ***0***     
    309             1                    ***0***     
    310             1                    ***0***     
    311             1                    ***0***     
    312             1                    ***0***     
    313             1                    ***0***     
    314             1                    ***0***     
    316             1                    ***0***     
    317             1                    ***0***     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_store_transaction.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                      27461     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    25              1                          2     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_load_transaction.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                    ***0***     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    25              1                    ***0***     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          8     
    50              2                          8     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                          4     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    45              1                          4     
    53              1                          4     
    61              1                          4     
    69              1                      36263     
    74              1                      36260     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      16926     
    75              1                      16926     
    76              1                      16926     
    77              1                      16926     
    78              1                      16926     
    80              1                      16926     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    54              1                    ***0***     
    55              1                    ***0***     
    56              1                    ***0***     
    64              1                    ***0***     
    74              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                          4     
    87              1                          4     
    88              1                          4     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                          4     
    30              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    34              1                    ***0***     
    55              1                    ***0***     
    68              1                    ***0***     
    107             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    121             1                    ***0***     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                          4     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_store_sequence.svh
    2               1                          1     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                          1     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    5               1                          1     
    10              1                      11077     
    11              1                      11077     
    16              1                          1     
    37              1                          1     
    37              2                          8     
    38              1                          8     
    38              2                         16     
    39              1                         16     
    40              1                         16     
    41              1                         16     
    43              1                         16     
    47              1                         16     
    56              1                          1     
    56              2                          8     
    57              1                          8     
    57              2                       4096     
    58              1                       4096     
    59              1                       4096     
    60              1                       4096     
    63              1                       4096     
    67              1                       4096     
    76              1                          1     
    76              2                          8     
    77              1                          8     
    77              2                         64     
    78              1                         64     
    78              2                       4096     
    79              1                       4096     
    80              1                       4096     
    81              1                       4096     
    82              1                       4096     
    84              1                       4096     
    88              1                       4096     
    98              1                          1     
    98              2                          5     
    99              1                          6     
    99              2                       2868     
    100             1                       2869     
    101             1                       2869     
    102             1                       2869     
    104             1                       2869     
    108             1                       2869     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_load_sequence.svh
    2               1                          1     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                          1     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    8               1                          1     
    14              1                      16384     
    15              1                      16384     
    21              1                          1     
    26              1                          1     
    26              2                          8     
    27              1                          8     
    27              2                       4096     
    28              1                       4096     
    29              1                       4096     
    30              1                       4096     
    33              1                       4096     
    39              1                       4096     
    47              1                          1     
    47              2                          8     
    48              1                          8     
    48              2                       4096     
    49              1                       4096     
    50              1                       4096     
    51              1                       4096     
    53              1                       4096     
    58              1                       4096     
    65              1                          1     
    65              2                          8     
    66              1                          8     
    66              2                         64     
    67              1                         64     
    67              2                       4096     
    68              1                       4096     
    69              1                       4096     
    70              1                       4096     
    71              1                       4096     
    73              1                       4096     
    79              1                       4096     
    83              1                          1     
    83              2                          8     
    84              1                          8     
    84              2                       4096     
    85              1                       4096     
    86              1                       4096     
    87              1                       4096     
    89              1                       4096     
    93              1                       4096     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_alu_directed_sanity_seq.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                          1     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    29              1                          1     
    39              1                          1     
    41              1                          1     
    58              1                          1     
    59              1                          1     
    59              2                          8     
    60              1                          8     
    61              1                          8     
    69              1                          1     
    70              1                          1     
    70              2                          8     
    71              1                          8     
    71              2                         64     
    72              1                         64     
    72              2                        512     
    73              1                        512     
    74              1                        512     
    84              1                          1     
    85              1                          1     
    85              2                          8     
    86              1                          8     
    86              2                         64     
    87              1                         64     
    87              2                       2048     
    88              1                       2048     
    89              1                       2048     
    99              1                          1     
    100             1                          1     
    100             2                          8     
    101             1                          8     
    101             2                         64     
    102             1                         64     
    102             2                        512     
    103             1                        512     
    104             1                        512     
    114             1                          1     
    115             1                          1     
    115             2                          8     
    116             1                          8     
    116             2                         64     
    117             1                         64     
    117             2                       2048     
    118             1                       2048     
    119             1                       2048     
    129             1                          1     
    130             1                          1     
    130             2                          8     
    131             1                          8     
    131             2                         64     
    132             1                         64     
    133             1                         64     
    138             1                          1     
    140             1                          1     
    142             1                          1     
    143             1                          1     
    144             1                          1     
    145             1                          1     
    146             1                          1     
    147             1                          1     
    148             1                          1     
    149             1                          1     
    159             1                          1     
    162             1                          1     
    164             1                          1     
    166             1                          1     
    168             1                          1     
    169             1                       5193     
    173             1                       5192     
    177             1                         11     
    181             1                       5192     
    185             1                          1     
    189             1                          1     
    191             1                          1     
    194             1                       5193     
  File ../../../verification_ip/interface_packages/inst_mem_pkg/src/inst_mem_br_jmp_seq.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                          1     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    5               1                          1     
    9               1                          1     
    11              1                          1     
    12              1                          1     
    13              1                          1     
    14              1                          1     
    15              1                          1     
    16              1                          1     
    17              1                          1     
    18              1                          1     
    19              1                          1     
    21              1                          1     
    21              2                          7     
    22              1                          7     
    22              2                       3584     
    23              1                       3584     
    24              1                       3584     
    25              1                       3584     
    26              1                       3584     
    29              1                          1     
    29              2                          8     
    30              1                          8     
    31              1                          8     
    32              1                          8     
    33              1                          8     
    34              1                          8     
    39              1                          1     
    40              1                          1     
    41              1                          1     
    43              1                          1     
    44              1                       3609     
    45              1                       3609     
    47              1                       3601     
    48              1                       3601     
    50              1                          7     
    53              1                       3608     

=================================================================================
=== Instance: /execute_out_pkg
=== Design Unit: work.execute_out_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         6        86     6.52%

================================Branch Details================================

Branch Coverage for instance /execute_out_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              2                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              5                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              6                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    138                                    84588     Count coming in to IF
    138             1                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    164                                  ***0***     Count coming in to IF
    164             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    165                                  ***0***     Count coming in to IF
    165             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /execute_out_pkg --

  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          4  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       192 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     187        35       152    18.71%

================================Statement Details================================

Statement Coverage for instance /execute_out_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                     169176     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                      84588     
    19             10                    ***0***     
    53              1                    ***0***     
    53              2                    ***0***     
    59              1                      84588     
    72              1                    ***0***     
    72              2                    ***0***     
    78              1                    ***0***     
    91              1                    ***0***     
    91              2                    ***0***     
    97              1                    ***0***     
    103             1                     169180     
    114             1                     169176     
    127             1                    ***0***     
    138             1                    ***0***     
    141             1                      84588     
    165             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    193             1                    ***0***     
    195             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
    205             1                    ***0***     
    206             1                    ***0***     
    207             1                    ***0***     
    208             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    213             1                    ***0***     
    215             1                    ***0***     
    216             1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    65              1                          4     
    75              1                      84588     
    76              1                      84588     
    77              1                      84588     
    78              1                      84588     
    79              1                      84588     
    81              1                      84588     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    51              1                    ***0***     
    52              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    71              1                    ***0***     
    72              1                    ***0***     
    73              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /execute_in_pkg
=== Design Unit: work.execute_in_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         2        90     2.17%

================================Branch Details================================

Branch Coverage for instance /execute_in_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    140                                  ***0***     Count coming in to IF
    140             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    198                                  ***0***     Count coming in to IF
    198             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /execute_in_pkg --

  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     191        31       160    16.23%

================================Statement Details================================

Statement Coverage for instance /execute_in_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    55              1                    ***0***     
    55              2                    ***0***     
    61              1                      84592     
    74              1                    ***0***     
    74              2                    ***0***     
    80              1                    ***0***     
    93              1                    ***0***     
    93              2                    ***0***     
    99              1                    ***0***     
    105             1                      84592     
    116             1                    ***0***     
    129             1                    ***0***     
    140             1                    ***0***     
    143             1                    ***0***     
    169             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    199             1                    ***0***     
    201             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    213             1                    ***0***     
    214             1                    ***0***     
    215             1                    ***0***     
    216             1                    ***0***     
    217             1                    ***0***     
    218             1                    ***0***     
    219             1                    ***0***     
    220             1                    ***0***     
    221             1                    ***0***     
    223             1                    ***0***     
    224             1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          4     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    65              1                          4     
    75              1                      84592     
    76              1                      84592     
    77              1                      84592     
    78              1                      84592     
    79              1                      84592     
    81              1                      84592     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    53              1                    ***0***     
    54              1                    ***0***     
    55              1                    ***0***     
    63              1                    ***0***     
    73              1                    ***0***     
    74              1                    ***0***     
    75              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /lc3_prediction_pkg
=== Design Unit: work.lc3_prediction_pkg
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/lc3_prediction_pkg/execute_model/#ublk#31460295#70/immed__116
                     ../../../verification_ip/environment_packages/lc3_prediction_pkg/src/execute_model.svh(116)
                                                        0          4
/lc3_prediction_pkg/execute_model/#ublk#31460295#70/immed__115
                     ../../../verification_ip/environment_packages/lc3_prediction_pkg/src/execute_model.svh(115)
                                                        0          4

=================================================================================
=== Instance: /execute_env_pkg
=== Design Unit: work.execute_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         8        18    30.76%

================================Branch Details================================

Branch Coverage for instance /execute_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_env_configuration.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                         4     Count coming in to IF
    61              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_predictor.svh
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74     1 (CP=(execute_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    116                                    84592     Count coming in to IF
    116    1 (CP=(execute_env_configuration, uvm_component))                      84592     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_coverage.svh
------------------------------------IF Branch------------------------------------
    80                                         4     Count coming in to IF
    80     1 (CP=(execute_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    103                                    84592     Count coming in to IF
    103    1 (CP=(execute_env_configuration, uvm_component))                      84592     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                    84592     Count coming in to IF
    104    1 (CP=(execute_env_configuration, uvm_component))                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    118                                    84588     Count coming in to IF
    118    1 (CP=(execute_env_configuration, uvm_component))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    119                                    84588     Count coming in to IF
    119    1 (CP=(execute_env_configuration, uvm_component))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /execute_env_pkg --

  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_env_configuration.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             





Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      74        55        19    74.32%

================================Statement Details================================

Statement Coverage for instance /execute_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_env_configuration.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    53              1                          4     
    56              1                          4     
    57              1                          4     
    60              1                          4     
    61              1                          4     
    71              1                          4     
    80              1                          4     
    93              1                    ***0***     
    119             1                          4     
    124             1                          4     
    125             1                          4     
    127             1                          4     
    128             1                          4     
  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_predictor.svh
    33     1 (CP=(execute_env_configuration, uvm_component))                    ***0***     
    33     2 (CP=(execute_env_configuration, uvm_component))                    ***0***     
    73     1 (CP=(execute_env_configuration, uvm_component))                          4     
    74     1 (CP=(execute_env_configuration, uvm_component))                          4     
    82     1 (CP=(execute_env_configuration, uvm_component))                          4     
    83     1 (CP=(execute_env_configuration, uvm_component))                          4     
    94     1 (CP=(execute_env_configuration, uvm_component))                      84592     
    98     1 (CP=(execute_env_configuration, uvm_component))                      84592     
    99     1 (CP=(execute_env_configuration, uvm_component))                      84592     
    117    1 (CP=(execute_env_configuration, uvm_component))                      84592     
  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_coverage.svh
    37     1 (CP=(execute_env_configuration, uvm_component))                    ***0***     
    37     2 (CP=(execute_env_configuration, uvm_component))                    ***0***     
    78     1 (CP=(execute_env_configuration, uvm_component))                          4     
    79     1 (CP=(execute_env_configuration, uvm_component))                          4     
    80     1 (CP=(execute_env_configuration, uvm_component))                          4     
    89     1 (CP=(execute_env_configuration, uvm_component))                          4     
    91     1 (CP=(execute_env_configuration, uvm_component))                          4     
    92     1 (CP=(execute_env_configuration, uvm_component))                          4     
    103    1 (CP=(execute_env_configuration, uvm_component))                      84592     
    104    1 (CP=(execute_env_configuration, uvm_component))                    ***0***     
    118    1 (CP=(execute_env_configuration, uvm_component))                      84588     
    119    1 (CP=(execute_env_configuration, uvm_component))                    ***0***     
  File ../../../verification_ip/environment_packages/execute_env_pkg/src/execute_environment.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    63              1                          4     
    73              1                          4     
    74              1                          4     
    75              1                          4     
    76              1                          4     
    77              1                          4     
    78              1                          4     
    79              1                          4     
    80              1                          4     
    81              1                          4     
    82              1                          4     
    83              1                          4     
    84              1                          4     
    86              1                          4     
    87              1                          4     
    88              1                          4     
    103             1                          4     
    104             1                          4     
    105             1                          4     
    106             1                          4     
    107             1                          4     
    108             1                          4     
    109             1                          4     
    110             1                          4     
    111             1                          4     
    128             1                          4     

=================================================================================
=== Instance: /control_out_pkg
=== Design Unit: work.control_out_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         6        86     6.52%

================================Branch Details================================

Branch Coverage for instance /control_out_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84596     Count coming in to IF
    19              2                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84596     Count coming in to IF
    19              5                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     84596     Count coming in to IF
    19              6                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    138                                    84596     Count coming in to IF
    138             1                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    164                                  ***0***     Count coming in to IF
    164             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    165                                  ***0***     Count coming in to IF
    165             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /control_out_pkg --

  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          4  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       192 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     186        34       152    18.27%

================================Statement Details================================

Statement Coverage for instance /control_out_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                     169192     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                      84596     
    19             10                    ***0***     
    53              1                    ***0***     
    53              2                    ***0***     
    59              1                      84596     
    72              1                    ***0***     
    72              2                    ***0***     
    78              1                    ***0***     
    91              1                    ***0***     
    91              2                    ***0***     
    97              1                    ***0***     
    103             1                     169192     
    114             1                     169192     
    127             1                    ***0***     
    138             1                    ***0***     
    141             1                      84596     
    165             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    193             1                    ***0***     
    195             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
    205             1                    ***0***     
    206             1                    ***0***     
    207             1                    ***0***     
    208             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    213             1                    ***0***     
    215             1                    ***0***     
    216             1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      84596     
    75              1                      84596     
    76              1                      84596     
    77              1                      84596     
    78              1                      84596     
    80              1                      84596     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    51              1                    ***0***     
    52              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    71              1                    ***0***     
    72              1                    ***0***     
    73              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_out_pkg/src/control_out_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /control_in_pkg
=== Design Unit: work.control_in_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         2        90     2.17%

================================Branch Details================================

Branch Coverage for instance /control_in_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    134                                  ***0***     Count coming in to IF
    134             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    157                                  ***0***     Count coming in to IF
    157             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    180                                  ***0***     Count coming in to IF
    180             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /control_in_pkg --

  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       180 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     178        30       148    16.85%

================================Statement Details================================

Statement Coverage for instance /control_in_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    49              1                    ***0***     
    49              2                    ***0***     
    55              1                      84596     
    68              1                    ***0***     
    68              2                    ***0***     
    74              1                    ***0***     
    87              1                    ***0***     
    87              2                    ***0***     
    93              1                    ***0***     
    99              1                      84596     
    110             1                    ***0***     
    123             1                    ***0***     
    134             1                    ***0***     
    137             1                    ***0***     
    157             1                    ***0***     
    160             1                    ***0***     
    161             1                    ***0***     
    162             1                    ***0***     
    163             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    166             1                    ***0***     
    167             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    191             1                    ***0***     
    192             1                    ***0***     
    193             1                    ***0***     
    194             1                    ***0***     
    195             1                    ***0***     
    196             1                    ***0***     
    197             1                    ***0***     
    199             1                    ***0***     
    200             1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      84596     
    75              1                      84596     
    76              1                      84596     
    77              1                      84596     
    78              1                      84596     
    80              1                      84596     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    47              1                    ***0***     
    48              1                    ***0***     
    49              1                    ***0***     
    57              1                    ***0***     
    67              1                    ***0***     
    68              1                    ***0***     
    69              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/control_in_pkg/src/control_in_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /control_env_pkg
=== Design Unit: work.control_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         8        18    30.76%

================================Branch Details================================

Branch Coverage for instance /control_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_env_configuration.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                         4     Count coming in to IF
    61              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_predictor.svh
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74     1 (CP=(control_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    110                                    84596     Count coming in to IF
    110    1 (CP=(control_env_configuration, uvm_component))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_coverage.svh
------------------------------------IF Branch------------------------------------
    80                                         4     Count coming in to IF
    80     1 (CP=(control_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    103                                    84596     Count coming in to IF
    103    1 (CP=(control_env_configuration, uvm_component))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                    84596     Count coming in to IF
    104    1 (CP=(control_env_configuration, uvm_component))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    118                                    84596     Count coming in to IF
    118    1 (CP=(control_env_configuration, uvm_component))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    119                                    84596     Count coming in to IF
    119    1 (CP=(control_env_configuration, uvm_component))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /control_env_pkg --

  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_env_configuration.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             





Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      73        54        19    73.97%

================================Statement Details================================

Statement Coverage for instance /control_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_env_configuration.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    53              1                          4     
    56              1                          4     
    57              1                          4     
    60              1                          4     
    61              1                          4     
    71              1                          4     
    80              1                          4     
    93              1                    ***0***     
    119             1                          4     
    124             1                          4     
    125             1                          4     
    127             1                          4     
    128             1                          4     
  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_predictor.svh
    33     1 (CP=(control_env_configuration, uvm_component))                    ***0***     
    33     2 (CP=(control_env_configuration, uvm_component))                    ***0***     
    73     1 (CP=(control_env_configuration, uvm_component))                          4     
    74     1 (CP=(control_env_configuration, uvm_component))                          4     
    82     1 (CP=(control_env_configuration, uvm_component))                          4     
    83     1 (CP=(control_env_configuration, uvm_component))                          4     
    94     1 (CP=(control_env_configuration, uvm_component))                      84596     
    98     1 (CP=(control_env_configuration, uvm_component))                      84596     
    99     1 (CP=(control_env_configuration, uvm_component))                      84596     
    111    1 (CP=(control_env_configuration, uvm_component))                      84596     
  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_coverage.svh
    37     1 (CP=(control_env_configuration, uvm_component))                    ***0***     
    37     2 (CP=(control_env_configuration, uvm_component))                    ***0***     
    78     1 (CP=(control_env_configuration, uvm_component))                          4     
    79     1 (CP=(control_env_configuration, uvm_component))                          4     
    80     1 (CP=(control_env_configuration, uvm_component))                          4     
    89     1 (CP=(control_env_configuration, uvm_component))                          4     
    91     1 (CP=(control_env_configuration, uvm_component))                          4     
    92     1 (CP=(control_env_configuration, uvm_component))                          4     
    103    1 (CP=(control_env_configuration, uvm_component))                      84596     
    104    1 (CP=(control_env_configuration, uvm_component))                    ***0***     
    118    1 (CP=(control_env_configuration, uvm_component))                      84596     
    119    1 (CP=(control_env_configuration, uvm_component))                    ***0***     
  File ../../../verification_ip/environment_packages/control_env_pkg/src/control_environment.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    63              1                          4     
    73              1                          4     
    74              1                          4     
    75              1                          4     
    76              1                          4     
    77              1                          4     
    78              1                          4     
    79              1                          4     
    80              1                          4     
    81              1                          4     
    82              1                          4     
    83              1                          4     
    84              1                          4     
    86              1                          4     
    87              1                          4     
    88              1                          4     
    103             1                          4     
    104             1                          4     
    105             1                          4     
    106             1                          4     
    107             1                          4     
    108             1                          4     
    109             1                          4     
    110             1                          4     
    127             1                          4     

=================================================================================
=== Instance: /memaccess_out_pkg
=== Design Unit: work.memaccess_out_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         6        86     6.52%

================================Branch Details================================

Branch Coverage for instance /memaccess_out_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84596     Count coming in to IF
    19              2                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84596     Count coming in to IF
    19              5                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     84596     Count coming in to IF
    19              6                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    131                                    84596     Count coming in to IF
    131             1                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    150                                  ***0***     Count coming in to IF
    150             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    171                                  ***0***     Count coming in to IF
    171             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /memaccess_out_pkg --

  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          4  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       171 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     172        34       138    19.76%

================================Statement Details================================

Statement Coverage for instance /memaccess_out_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                     169192     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                      84596     
    19             10                    ***0***     
    46              1                    ***0***     
    46              2                    ***0***     
    52              1                      84596     
    65              1                    ***0***     
    65              2                    ***0***     
    71              1                    ***0***     
    84              1                    ***0***     
    84              2                    ***0***     
    90              1                    ***0***     
    96              1                     169192     
    107             1                     169192     
    120             1                    ***0***     
    131             1                    ***0***     
    134             1                      84596     
    151             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    156             1                    ***0***     
    157             1                    ***0***     
    158             1                    ***0***     
    172             1                    ***0***     
    174             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      84596     
    75              1                      84596     
    76              1                      84596     
    77              1                      84596     
    78              1                      84596     
    80              1                      84596     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
    46              1                    ***0***     
    54              1                    ***0***     
    64              1                    ***0***     
    65              1                    ***0***     
    66              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /memaccess_in_pkg
=== Design Unit: work.memaccess_in_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         2        90     2.17%

================================Branch Details================================

Branch Coverage for instance /memaccess_in_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    148                                  ***0***     Count coming in to IF
    148             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /memaccess_in_pkg --

  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       169 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     174        30       144    17.24%

================================Statement Details================================

Statement Coverage for instance /memaccess_in_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    47              1                    ***0***     
    47              2                    ***0***     
    53              1                      84596     
    66              1                    ***0***     
    66              2                    ***0***     
    72              1                    ***0***     
    85              1                    ***0***     
    85              2                    ***0***     
    91              1                    ***0***     
    97              1                      84596     
    108             1                    ***0***     
    121             1                    ***0***     
    132             1                    ***0***     
    135             1                    ***0***     
    148             1                    ***0***     
    151             1                    ***0***     
    152             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    156             1                    ***0***     
    170             1                    ***0***     
    172             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      84596     
    75              1                      84596     
    76              1                      84596     
    77              1                      84596     
    78              1                      84596     
    80              1                      84596     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    45              1                    ***0***     
    46              1                    ***0***     
    47              1                    ***0***     
    55              1                    ***0***     
    65              1                    ***0***     
    66              1                    ***0***     
    67              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /memaccess_env_pkg
=== Design Unit: work.memaccess_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         8        18    30.76%

================================Branch Details================================

Branch Coverage for instance /memaccess_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_env_configuration.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                         4     Count coming in to IF
    61              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    110                                    84596     Count coming in to IF
    110    1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_coverage.svh
------------------------------------IF Branch------------------------------------
    80                                         4     Count coming in to IF
    80     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    103                                    84596     Count coming in to IF
    103    1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                    84596     Count coming in to IF
    104    1 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    118                                    84596     Count coming in to IF
    118    1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    119                                    84596     Count coming in to IF
    119    1 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
                                           84596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /memaccess_env_pkg --

  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_env_configuration.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             





Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      73        54        19    73.97%

================================Statement Details================================

Statement Coverage for instance /memaccess_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_env_configuration.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    53              1                          4     
    56              1                          4     
    57              1                          4     
    60              1                          4     
    61              1                          4     
    71              1                          4     
    80              1                          4     
    93              1                    ***0***     
    119             1                          4     
    124             1                          4     
    125             1                          4     
    127             1                          4     
    128             1                          4     
  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh
    33     1 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
    33     2 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
    73     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    74     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    82     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    83     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    94     1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
    98     1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
    99     1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
    111    1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_coverage.svh
    37     1 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
    37     2 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
    78     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    79     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    80     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    89     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    91     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    92     1 (CP=(memaccess_env_configuration, uvm_component))                          4     
    103    1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
    104    1 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
    118    1 (CP=(memaccess_env_configuration, uvm_component))                      84596     
    119    1 (CP=(memaccess_env_configuration, uvm_component))                    ***0***     
  File ../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_environment.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    63              1                          4     
    73              1                          4     
    74              1                          4     
    75              1                          4     
    76              1                          4     
    77              1                          4     
    78              1                          4     
    79              1                          4     
    80              1                          4     
    81              1                          4     
    82              1                          4     
    83              1                          4     
    84              1                          4     
    86              1                          4     
    87              1                          4     
    88              1                          4     
    103             1                          4     
    104             1                          4     
    105             1                          4     
    106             1                          4     
    107             1                          4     
    108             1                          4     
    109             1                          4     
    110             1                          4     
    127             1                          4     

=================================================================================
=== Instance: /writeback_out_pkg
=== Design Unit: work.writeback_out_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         6        86     6.52%

================================Branch Details================================

Branch Coverage for instance /writeback_out_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84592     Count coming in to IF
    19              2                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84592     Count coming in to IF
    19              5                      84592     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     84592     Count coming in to IF
    19              6                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    130                                    84592     Count coming in to IF
    130             1                    ***0***     
                                           84592     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    148                                  ***0***     Count coming in to IF
    148             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    149                                  ***0***     Count coming in to IF
    149             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /writeback_out_pkg --

  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          4  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     170        34       136    20.00%

================================Statement Details================================

Statement Coverage for instance /writeback_out_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                     169184     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                      84592     
    19             10                    ***0***     
    45              1                    ***0***     
    45              2                    ***0***     
    51              1                      84592     
    64              1                    ***0***     
    64              2                    ***0***     
    70              1                    ***0***     
    83              1                    ***0***     
    83              2                    ***0***     
    89              1                    ***0***     
    95              1                     169188     
    106             1                     169184     
    119             1                    ***0***     
    130             1                    ***0***     
    133             1                      84592     
    149             1                    ***0***     
    152             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    169             1                    ***0***     
    171             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      84592     
    75              1                      84592     
    76              1                      84592     
    77              1                      84592     
    78              1                      84592     
    80              1                      84592     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    43              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    63              1                    ***0***     
    64              1                    ***0***     
    65              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /writeback_in_pkg
=== Design Unit: work.writeback_in_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         2        90     2.17%

================================Branch Details================================

Branch Coverage for instance /writeback_in_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    138                                  ***0***     Count coming in to IF
    138             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    162                                  ***0***     Count coming in to IF
    162             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    163                                  ***0***     Count coming in to IF
    163             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /writeback_in_pkg --

  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       188 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     182        30       152    16.48%

================================Statement Details================================

Statement Coverage for instance /writeback_in_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    53              1                    ***0***     
    53              2                    ***0***     
    59              1                      84596     
    72              1                    ***0***     
    72              2                    ***0***     
    78              1                    ***0***     
    91              1                    ***0***     
    91              2                    ***0***     
    97              1                    ***0***     
    103             1                      84596     
    114             1                    ***0***     
    127             1                    ***0***     
    138             1                    ***0***     
    141             1                    ***0***     
    163             1                    ***0***     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    189             1                    ***0***     
    191             1                    ***0***     
    199             1                    ***0***     
    200             1                    ***0***     
    201             1                    ***0***     
    202             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
    205             1                    ***0***     
    206             1                    ***0***     
    207             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    74              1                      84596     
    75              1                      84596     
    76              1                      84596     
    77              1                      84596     
    78              1                      84596     
    80              1                      84596     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    49              1                    ***0***     
    50              1                    ***0***     
    51              1                    ***0***     
    59              1                    ***0***     
    69              1                    ***0***     
    70              1                    ***0***     
    71              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /writeback_env_pkg
=== Design Unit: work.writeback_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         3        13    18.75%

================================Branch Details================================

Branch Coverage for instance /writeback_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/writeback_env_pkg/src/writeback_env_configuration.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                         4     Count coming in to IF
    61              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/writeback_env_pkg/src/writeback_predictor.svh
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74     1 (CP=(writeback_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                    84596     Count coming in to IF
    111    1 (CP=(writeback_env_configuration, uvm_component))                      84596     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /writeback_env_pkg --

  File ../../../verification_ip/environment_packages/writeback_env_pkg/src/writeback_env_configuration.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             




Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      54        39        15    72.22%

================================Statement Details================================

Statement Coverage for instance /writeback_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/writeback_env_pkg/src/writeback_env_configuration.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    53              1                          4     
    56              1                          4     
    57              1                          4     
    60              1                          4     
    61              1                          4     
    71              1                          4     
    80              1                          4     
    93              1                    ***0***     
    119             1                          4     
    124             1                          4     
    125             1                          4     
    127             1                          4     
    128             1                          4     
  File ../../../verification_ip/environment_packages/writeback_env_pkg/src/writeback_predictor.svh
    33     1 (CP=(writeback_env_configuration, uvm_component))                    ***0***     
    33     2 (CP=(writeback_env_configuration, uvm_component))                    ***0***     
    73     1 (CP=(writeback_env_configuration, uvm_component))                          4     
    74     1 (CP=(writeback_env_configuration, uvm_component))                          4     
    82     1 (CP=(writeback_env_configuration, uvm_component))                          4     
    83     1 (CP=(writeback_env_configuration, uvm_component))                          4     
    94     1 (CP=(writeback_env_configuration, uvm_component))                      84596     
    98     1 (CP=(writeback_env_configuration, uvm_component))                      84596     
    99     1 (CP=(writeback_env_configuration, uvm_component))                      84596     
    112    1 (CP=(writeback_env_configuration, uvm_component))                      84596     
  File ../../../verification_ip/environment_packages/writeback_env_pkg/src/writeback_environment.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    56              1                          4     
    66              1                          4     
    67              1                          4     
    68              1                          4     
    69              1                          4     
    70              1                          4     
    71              1                          4     
    72              1                          4     
    73              1                          4     
    74              1                          4     
    75              1                          4     
    76              1                          4     
    77              1                          4     
    92              1                          4     
    93              1                          4     
    94              1                          4     
    95              1                          4     
    112             1                          4     

=================================================================================
=== Instance: /decode_out_pkg
=== Design Unit: work.decode_out_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         6        86     6.52%

================================Branch Details================================

Branch Coverage for instance /decode_out_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              2                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              5                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              6                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                    84588     Count coming in to IF
    144             1                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    161                                  ***0***     Count coming in to IF
    161             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    194                                  ***0***     Count coming in to IF
    194             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /decode_out_pkg --

  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          4  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       194 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     199        35       164    17.58%

================================Statement Details================================

Statement Coverage for instance /decode_out_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                     169176     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                      84588     
    19             10                    ***0***     
    59              1                    ***0***     
    59              2                    ***0***     
    65              1                      84588     
    78              1                    ***0***     
    78              2                    ***0***     
    84              1                    ***0***     
    97              1                    ***0***     
    97              2                    ***0***     
    103             1                    ***0***     
    109             1                     169176     
    120             1                     169176     
    133             1                    ***0***     
    144             1                    ***0***     
    147             1                      84588     
    161             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    195             1                    ***0***     
    197             1                    ***0***     
    205             1                    ***0***     
    206             1                    ***0***     
    207             1                    ***0***     
    208             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    213             1                    ***0***     
    214             1                    ***0***     
    215             1                    ***0***     
    216             1                    ***0***     
    217             1                    ***0***     
    218             1                    ***0***     
    219             1                    ***0***     
    220             1                    ***0***     
    221             1                    ***0***     
    223             1                    ***0***     
    224             1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    65              1                          4     
    75              1                      84588     
    76              1                      84588     
    77              1                      84588     
    78              1                      84588     
    79              1                      84588     
    81              1                      84588     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    57              1                    ***0***     
    58              1                    ***0***     
    59              1                    ***0***     
    67              1                    ***0***     
    77              1                    ***0***     
    78              1                    ***0***     
    79              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /decode_in_pkg
=== Design Unit: work.decode_in_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         4        88     4.34%

================================Branch Details================================

Branch Coverage for instance /decode_in_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    157                                  ***0***     Count coming in to IF
    157             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    158                                  ***0***     Count coming in to IF
    158             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    165                                        4     Count coming in to IF
    165             1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    183                                    84588     Count coming in to IF
    183             1                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /decode_in_pkg --

  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       188 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             



Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins        682       682         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /decode_in_pkg/decode_in_transaction_coverage/decode_in_transaction_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   682        682          -                      
    missing/total bins:                                     0        682          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin AND_op                                       2567          1          -    Covered              
        bin ADD_op                                       2560          1          -    Covered              
        bin NOT_op                                         63          1          -    Covered              
        bin LD_op                                        8189          1          -    Covered              
        bin LDR_op                                       8193          1          -    Covered              
        bin LDI_op                                      12287          1          -    Covered              
        bin LEA_op                                      11353          1          -    Covered              
        bin ST_op                                        8191          1          -    Covered              
        bin STR_op                                       8192          1          -    Covered              
        bin STI_op                                       8600          1          -    Covered              
        bin BR_op                                       14361          1          -    Covered              
        bin JMP_op                                         32          1          -    Covered              
    Coverpoint cp_mode                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin mode_0                                      80422          1          -    Covered              
        bin mode_1                                       4166          1          -    Covered              
    Coverpoint cp_npc_in                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin npc_in_0                                        4          1          -    Covered              
        bin npc_in_others                               84584          1          -    Covered              
    Coverpoint cp_sr1                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr1_R0                                      58645          1          -    Covered              
        bin sr1_R1                                       4233          1          -    Covered              
        bin sr1_R2                                       4233          1          -    Covered              
        bin sr1_R3                                       4233          1          -    Covered              
        bin sr1_R4                                       4233          1          -    Covered              
        bin sr1_R5                                       3618          1          -    Covered              
        bin sr1_R6                                       2697          1          -    Covered              
        bin sr1_R7                                       2696          1          -    Covered              
    Coverpoint cp_sr2                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr2_R0                                      83692          1          -    Covered              
        bin sr2_R1                                        128          1          -    Covered              
        bin sr2_R2                                        128          1          -    Covered              
        bin sr2_R3                                        128          1          -    Covered              
        bin sr2_R4                                        128          1          -    Covered              
        bin sr2_R5                                        128          1          -    Covered              
        bin sr2_R6                                        128          1          -    Covered              
        bin sr2_R7                                        128          1          -    Covered              
    Coverpoint dr                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin dr_R0                                        4749          1          -    Covered              
        bin dr_R1                                        4748          1          -    Covered              
        bin dr_R2                                        4748          1          -    Covered              
        bin dr_R3                                        4748          1          -    Covered              
        bin dr_R4                                        4748          1          -    Covered              
        bin dr_R5                                        4748          1          -    Covered              
        bin dr_R6                                        4748          1          -    Covered              
        bin dr_R7                                       51351          1          -    Covered              
    Coverpoint baser                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     50274          1          -    Covered              
        bin auto[1]                                      2052          1          -    Covered              
        bin auto[2]                                      2052          1          -    Covered              
        bin auto[3]                                      2052          1          -    Covered              
        bin auto[4]                                      2052          1          -    Covered              
        bin auto[5]                                      2052          1          -    Covered              
        bin auto[6]                                      2052          1          -    Covered              
        bin auto[7]                                     22002          1          -    Covered              
    Coverpoint pcoffset9                              100.00%        100          -    Covered              
        covered/total bins:                               512        512          -                      
        missing/total bins:                                 0        512          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5337          1          -    Covered              
        bin auto[1]                                       117          1          -    Covered              
        bin auto[2]                                       110          1          -    Covered              
        bin auto[3]                                       110          1          -    Covered              
        bin auto[4]                                       110          1          -    Covered              
        bin auto[5]                                       110          1          -    Covered              
        bin auto[6]                                       110          1          -    Covered              
        bin auto[7]                                       110          1          -    Covered              
        bin auto[8]                                       110          1          -    Covered              
        bin auto[9]                                       110          1          -    Covered              
        bin auto[10]                                      110          1          -    Covered              
        bin auto[11]                                      110          1          -    Covered              
        bin auto[12]                                      110          1          -    Covered              
        bin auto[13]                                      110          1          -    Covered              
        bin auto[14]                                      110          1          -    Covered              
        bin auto[15]                                      110          1          -    Covered              
        bin auto[16]                                      110          1          -    Covered              
        bin auto[17]                                      110          1          -    Covered              
        bin auto[18]                                      110          1          -    Covered              
        bin auto[19]                                      110          1          -    Covered              
        bin auto[20]                                      110          1          -    Covered              
        bin auto[21]                                      110          1          -    Covered              
        bin auto[22]                                      110          1          -    Covered              
        bin auto[23]                                      110          1          -    Covered              
        bin auto[24]                                      110          1          -    Covered              
        bin auto[25]                                      110          1          -    Covered              
        bin auto[26]                                      110          1          -    Covered              
        bin auto[27]                                      110          1          -    Covered              
        bin auto[28]                                      110          1          -    Covered              
        bin auto[29]                                      110          1          -    Covered              
        bin auto[30]                                      110          1          -    Covered              
        bin auto[31]                                      110          1          -    Covered              
        bin auto[32]                                      110          1          -    Covered              
        bin auto[33]                                      110          1          -    Covered              
        bin auto[34]                                      110          1          -    Covered              
        bin auto[35]                                      110          1          -    Covered              
        bin auto[36]                                      110          1          -    Covered              
        bin auto[37]                                      110          1          -    Covered              
        bin auto[38]                                      110          1          -    Covered              
        bin auto[39]                                      110          1          -    Covered              
        bin auto[40]                                      110          1          -    Covered              
        bin auto[41]                                      110          1          -    Covered              
        bin auto[42]                                      110          1          -    Covered              
        bin auto[43]                                      110          1          -    Covered              
        bin auto[44]                                      110          1          -    Covered              
        bin auto[45]                                      110          1          -    Covered              
        bin auto[46]                                      110          1          -    Covered              
        bin auto[47]                                      110          1          -    Covered              
        bin auto[48]                                      110          1          -    Covered              
        bin auto[49]                                      110          1          -    Covered              
        bin auto[50]                                      110          1          -    Covered              
        bin auto[51]                                      110          1          -    Covered              
        bin auto[52]                                      110          1          -    Covered              
        bin auto[53]                                      110          1          -    Covered              
        bin auto[54]                                      110          1          -    Covered              
        bin auto[55]                                      110          1          -    Covered              
        bin auto[56]                                      110          1          -    Covered              
        bin auto[57]                                      110          1          -    Covered              
        bin auto[58]                                      110          1          -    Covered              
        bin auto[59]                                      110          1          -    Covered              
        bin auto[60]                                      110          1          -    Covered              
        bin auto[61]                                      110          1          -    Covered              
        bin auto[62]                                      110          1          -    Covered              
        bin auto[63]                                      110          1          -    Covered              
        bin auto[64]                                      110          1          -    Covered              
        bin auto[65]                                      110          1          -    Covered              
        bin auto[66]                                      110          1          -    Covered              
        bin auto[67]                                      110          1          -    Covered              
        bin auto[68]                                      110          1          -    Covered              
        bin auto[69]                                      110          1          -    Covered              
        bin auto[70]                                      110          1          -    Covered              
        bin auto[71]                                      110          1          -    Covered              
        bin auto[72]                                      110          1          -    Covered              
        bin auto[73]                                      110          1          -    Covered              
        bin auto[74]                                      110          1          -    Covered              
        bin auto[75]                                      110          1          -    Covered              
        bin auto[76]                                      110          1          -    Covered              
        bin auto[77]                                      110          1          -    Covered              
        bin auto[78]                                      110          1          -    Covered              
        bin auto[79]                                      110          1          -    Covered              
        bin auto[80]                                      110          1          -    Covered              
        bin auto[81]                                      110          1          -    Covered              
        bin auto[82]                                      110          1          -    Covered              
        bin auto[83]                                      110          1          -    Covered              
        bin auto[84]                                      110          1          -    Covered              
        bin auto[85]                                      110          1          -    Covered              
        bin auto[86]                                      110          1          -    Covered              
        bin auto[87]                                      110          1          -    Covered              
        bin auto[88]                                      110          1          -    Covered              
        bin auto[89]                                      110          1          -    Covered              
        bin auto[90]                                      110          1          -    Covered              
        bin auto[91]                                      110          1          -    Covered              
        bin auto[92]                                      110          1          -    Covered              
        bin auto[93]                                      110          1          -    Covered              
        bin auto[94]                                      110          1          -    Covered              
        bin auto[95]                                      110          1          -    Covered              
        bin auto[96]                                      110          1          -    Covered              
        bin auto[97]                                      110          1          -    Covered              
        bin auto[98]                                      110          1          -    Covered              
        bin auto[99]                                      110          1          -    Covered              
        bin auto[100]                                     110          1          -    Covered              
        bin auto[101]                                     110          1          -    Covered              
        bin auto[102]                                     110          1          -    Covered              
        bin auto[103]                                     110          1          -    Covered              
        bin auto[104]                                     110          1          -    Covered              
        bin auto[105]                                     110          1          -    Covered              
        bin auto[106]                                     110          1          -    Covered              
        bin auto[107]                                     110          1          -    Covered              
        bin auto[108]                                     110          1          -    Covered              
        bin auto[109]                                     110          1          -    Covered              
        bin auto[110]                                     110          1          -    Covered              
        bin auto[111]                                     110          1          -    Covered              
        bin auto[112]                                     110          1          -    Covered              
        bin auto[113]                                     110          1          -    Covered              
        bin auto[114]                                     110          1          -    Covered              
        bin auto[115]                                     110          1          -    Covered              
        bin auto[116]                                     110          1          -    Covered              
        bin auto[117]                                     110          1          -    Covered              
        bin auto[118]                                     110          1          -    Covered              
        bin auto[119]                                     110          1          -    Covered              
        bin auto[120]                                     110          1          -    Covered              
        bin auto[121]                                     110          1          -    Covered              
        bin auto[122]                                     110          1          -    Covered              
        bin auto[123]                                     110          1          -    Covered              
        bin auto[124]                                     110          1          -    Covered              
        bin auto[125]                                     110          1          -    Covered              
        bin auto[126]                                     110          1          -    Covered              
        bin auto[127]                                     110          1          -    Covered              
        bin auto[128]                                     110          1          -    Covered              
        bin auto[129]                                     110          1          -    Covered              
        bin auto[130]                                     110          1          -    Covered              
        bin auto[131]                                     110          1          -    Covered              
        bin auto[132]                                     110          1          -    Covered              
        bin auto[133]                                     110          1          -    Covered              
        bin auto[134]                                     110          1          -    Covered              
        bin auto[135]                                     110          1          -    Covered              
        bin auto[136]                                     110          1          -    Covered              
        bin auto[137]                                     110          1          -    Covered              
        bin auto[138]                                     110          1          -    Covered              
        bin auto[139]                                     110          1          -    Covered              
        bin auto[140]                                     110          1          -    Covered              
        bin auto[141]                                     110          1          -    Covered              
        bin auto[142]                                     110          1          -    Covered              
        bin auto[143]                                     110          1          -    Covered              
        bin auto[144]                                     110          1          -    Covered              
        bin auto[145]                                     110          1          -    Covered              
        bin auto[146]                                     110          1          -    Covered              
        bin auto[147]                                     110          1          -    Covered              
        bin auto[148]                                     110          1          -    Covered              
        bin auto[149]                                     110          1          -    Covered              
        bin auto[150]                                     110          1          -    Covered              
        bin auto[151]                                     110          1          -    Covered              
        bin auto[152]                                     110          1          -    Covered              
        bin auto[153]                                     110          1          -    Covered              
        bin auto[154]                                     110          1          -    Covered              
        bin auto[155]                                     110          1          -    Covered              
        bin auto[156]                                     110          1          -    Covered              
        bin auto[157]                                     110          1          -    Covered              
        bin auto[158]                                     110          1          -    Covered              
        bin auto[159]                                     110          1          -    Covered              
        bin auto[160]                                     110          1          -    Covered              
        bin auto[161]                                     110          1          -    Covered              
        bin auto[162]                                     110          1          -    Covered              
        bin auto[163]                                     110          1          -    Covered              
        bin auto[164]                                     110          1          -    Covered              
        bin auto[165]                                     110          1          -    Covered              
        bin auto[166]                                     110          1          -    Covered              
        bin auto[167]                                     110          1          -    Covered              
        bin auto[168]                                     110          1          -    Covered              
        bin auto[169]                                     110          1          -    Covered              
        bin auto[170]                                     110          1          -    Covered              
        bin auto[171]                                     110          1          -    Covered              
        bin auto[172]                                     110          1          -    Covered              
        bin auto[173]                                     110          1          -    Covered              
        bin auto[174]                                     110          1          -    Covered              
        bin auto[175]                                     110          1          -    Covered              
        bin auto[176]                                     110          1          -    Covered              
        bin auto[177]                                     110          1          -    Covered              
        bin auto[178]                                     110          1          -    Covered              
        bin auto[179]                                     110          1          -    Covered              
        bin auto[180]                                     110          1          -    Covered              
        bin auto[181]                                     110          1          -    Covered              
        bin auto[182]                                     110          1          -    Covered              
        bin auto[183]                                     110          1          -    Covered              
        bin auto[184]                                     110          1          -    Covered              
        bin auto[185]                                     110          1          -    Covered              
        bin auto[186]                                     110          1          -    Covered              
        bin auto[187]                                     110          1          -    Covered              
        bin auto[188]                                     110          1          -    Covered              
        bin auto[189]                                     110          1          -    Covered              
        bin auto[190]                                     110          1          -    Covered              
        bin auto[191]                                     110          1          -    Covered              
        bin auto[192]                                     110          1          -    Covered              
        bin auto[193]                                     110          1          -    Covered              
        bin auto[194]                                     110          1          -    Covered              
        bin auto[195]                                     110          1          -    Covered              
        bin auto[196]                                     110          1          -    Covered              
        bin auto[197]                                     110          1          -    Covered              
        bin auto[198]                                     110          1          -    Covered              
        bin auto[199]                                     110          1          -    Covered              
        bin auto[200]                                     110          1          -    Covered              
        bin auto[201]                                     110          1          -    Covered              
        bin auto[202]                                     110          1          -    Covered              
        bin auto[203]                                     110          1          -    Covered              
        bin auto[204]                                     110          1          -    Covered              
        bin auto[205]                                     110          1          -    Covered              
        bin auto[206]                                     110          1          -    Covered              
        bin auto[207]                                     110          1          -    Covered              
        bin auto[208]                                     110          1          -    Covered              
        bin auto[209]                                     110          1          -    Covered              
        bin auto[210]                                     110          1          -    Covered              
        bin auto[211]                                     110          1          -    Covered              
        bin auto[212]                                     110          1          -    Covered              
        bin auto[213]                                     110          1          -    Covered              
        bin auto[214]                                     110          1          -    Covered              
        bin auto[215]                                     110          1          -    Covered              
        bin auto[216]                                     110          1          -    Covered              
        bin auto[217]                                     110          1          -    Covered              
        bin auto[218]                                     110          1          -    Covered              
        bin auto[219]                                     110          1          -    Covered              
        bin auto[220]                                     110          1          -    Covered              
        bin auto[221]                                     110          1          -    Covered              
        bin auto[222]                                     110          1          -    Covered              
        bin auto[223]                                     110          1          -    Covered              
        bin auto[224]                                     110          1          -    Covered              
        bin auto[225]                                     110          1          -    Covered              
        bin auto[226]                                     110          1          -    Covered              
        bin auto[227]                                     110          1          -    Covered              
        bin auto[228]                                     110          1          -    Covered              
        bin auto[229]                                     110          1          -    Covered              
        bin auto[230]                                     110          1          -    Covered              
        bin auto[231]                                     110          1          -    Covered              
        bin auto[232]                                     110          1          -    Covered              
        bin auto[233]                                     110          1          -    Covered              
        bin auto[234]                                     110          1          -    Covered              
        bin auto[235]                                     110          1          -    Covered              
        bin auto[236]                                     110          1          -    Covered              
        bin auto[237]                                     110          1          -    Covered              
        bin auto[238]                                     110          1          -    Covered              
        bin auto[239]                                     110          1          -    Covered              
        bin auto[240]                                     110          1          -    Covered              
        bin auto[241]                                     110          1          -    Covered              
        bin auto[242]                                     110          1          -    Covered              
        bin auto[243]                                     110          1          -    Covered              
        bin auto[244]                                     110          1          -    Covered              
        bin auto[245]                                     110          1          -    Covered              
        bin auto[246]                                     110          1          -    Covered              
        bin auto[247]                                     110          1          -    Covered              
        bin auto[248]                                     110          1          -    Covered              
        bin auto[249]                                     110          1          -    Covered              
        bin auto[250]                                     110          1          -    Covered              
        bin auto[251]                                     110          1          -    Covered              
        bin auto[252]                                     110          1          -    Covered              
        bin auto[253]                                     110          1          -    Covered              
        bin auto[254]                                     110          1          -    Covered              
        bin auto[255]                                     110          1          -    Covered              
        bin auto[256]                                     110          1          -    Covered              
        bin auto[257]                                     110          1          -    Covered              
        bin auto[258]                                     110          1          -    Covered              
        bin auto[259]                                     110          1          -    Covered              
        bin auto[260]                                     110          1          -    Covered              
        bin auto[261]                                     110          1          -    Covered              
        bin auto[262]                                     110          1          -    Covered              
        bin auto[263]                                     110          1          -    Covered              
        bin auto[264]                                     110          1          -    Covered              
        bin auto[265]                                     110          1          -    Covered              
        bin auto[266]                                     110          1          -    Covered              
        bin auto[267]                                     110          1          -    Covered              
        bin auto[268]                                     110          1          -    Covered              
        bin auto[269]                                     110          1          -    Covered              
        bin auto[270]                                     110          1          -    Covered              
        bin auto[271]                                     110          1          -    Covered              
        bin auto[272]                                     110          1          -    Covered              
        bin auto[273]                                     110          1          -    Covered              
        bin auto[274]                                     110          1          -    Covered              
        bin auto[275]                                     110          1          -    Covered              
        bin auto[276]                                     110          1          -    Covered              
        bin auto[277]                                     110          1          -    Covered              
        bin auto[278]                                     110          1          -    Covered              
        bin auto[279]                                     110          1          -    Covered              
        bin auto[280]                                     110          1          -    Covered              
        bin auto[281]                                     110          1          -    Covered              
        bin auto[282]                                     110          1          -    Covered              
        bin auto[283]                                     110          1          -    Covered              
        bin auto[284]                                     110          1          -    Covered              
        bin auto[285]                                     110          1          -    Covered              
        bin auto[286]                                     110          1          -    Covered              
        bin auto[287]                                     110          1          -    Covered              
        bin auto[288]                                     110          1          -    Covered              
        bin auto[289]                                     110          1          -    Covered              
        bin auto[290]                                     110          1          -    Covered              
        bin auto[291]                                     110          1          -    Covered              
        bin auto[292]                                     110          1          -    Covered              
        bin auto[293]                                     110          1          -    Covered              
        bin auto[294]                                     110          1          -    Covered              
        bin auto[295]                                     110          1          -    Covered              
        bin auto[296]                                     110          1          -    Covered              
        bin auto[297]                                     110          1          -    Covered              
        bin auto[298]                                     110          1          -    Covered              
        bin auto[299]                                     110          1          -    Covered              
        bin auto[300]                                     110          1          -    Covered              
        bin auto[301]                                     110          1          -    Covered              
        bin auto[302]                                     110          1          -    Covered              
        bin auto[303]                                     110          1          -    Covered              
        bin auto[304]                                     110          1          -    Covered              
        bin auto[305]                                     110          1          -    Covered              
        bin auto[306]                                     110          1          -    Covered              
        bin auto[307]                                     107          1          -    Covered              
        bin auto[308]                                     107          1          -    Covered              
        bin auto[309]                                     107          1          -    Covered              
        bin auto[310]                                     107          1          -    Covered              
        bin auto[311]                                     107          1          -    Covered              
        bin auto[312]                                     107          1          -    Covered              
        bin auto[313]                                     107          1          -    Covered              
        bin auto[314]                                     107          1          -    Covered              
        bin auto[315]                                     107          1          -    Covered              
        bin auto[316]                                     107          1          -    Covered              
        bin auto[317]                                     107          1          -    Covered              
        bin auto[318]                                     107          1          -    Covered              
        bin auto[319]                                     107          1          -    Covered              
        bin auto[320]                                     107          1          -    Covered              
        bin auto[321]                                     107          1          -    Covered              
        bin auto[322]                                     107          1          -    Covered              
        bin auto[323]                                     107          1          -    Covered              
        bin auto[324]                                     107          1          -    Covered              
        bin auto[325]                                     107          1          -    Covered              
        bin auto[326]                                     107          1          -    Covered              
        bin auto[327]                                     107          1          -    Covered              
        bin auto[328]                                     107          1          -    Covered              
        bin auto[329]                                     107          1          -    Covered              
        bin auto[330]                                     107          1          -    Covered              
        bin auto[331]                                     107          1          -    Covered              
        bin auto[332]                                     107          1          -    Covered              
        bin auto[333]                                     107          1          -    Covered              
        bin auto[334]                                     107          1          -    Covered              
        bin auto[335]                                     107          1          -    Covered              
        bin auto[336]                                     107          1          -    Covered              
        bin auto[337]                                     107          1          -    Covered              
        bin auto[338]                                     107          1          -    Covered              
        bin auto[339]                                     107          1          -    Covered              
        bin auto[340]                                     107          1          -    Covered              
        bin auto[341]                                     107          1          -    Covered              
        bin auto[342]                                     107          1          -    Covered              
        bin auto[343]                                     107          1          -    Covered              
        bin auto[344]                                     107          1          -    Covered              
        bin auto[345]                                     107          1          -    Covered              
        bin auto[346]                                     107          1          -    Covered              
        bin auto[347]                                     107          1          -    Covered              
        bin auto[348]                                     107          1          -    Covered              
        bin auto[349]                                     107          1          -    Covered              
        bin auto[350]                                     107          1          -    Covered              
        bin auto[351]                                     107          1          -    Covered              
        bin auto[352]                                     107          1          -    Covered              
        bin auto[353]                                     107          1          -    Covered              
        bin auto[354]                                     107          1          -    Covered              
        bin auto[355]                                     107          1          -    Covered              
        bin auto[356]                                     107          1          -    Covered              
        bin auto[357]                                     107          1          -    Covered              
        bin auto[358]                                     107          1          -    Covered              
        bin auto[359]                                     107          1          -    Covered              
        bin auto[360]                                     107          1          -    Covered              
        bin auto[361]                                     107          1          -    Covered              
        bin auto[362]                                     107          1          -    Covered              
        bin auto[363]                                     107          1          -    Covered              
        bin auto[364]                                     107          1          -    Covered              
        bin auto[365]                                     107          1          -    Covered              
        bin auto[366]                                     107          1          -    Covered              
        bin auto[367]                                     107          1          -    Covered              
        bin auto[368]                                     107          1          -    Covered              
        bin auto[369]                                     107          1          -    Covered              
        bin auto[370]                                     107          1          -    Covered              
        bin auto[371]                                     107          1          -    Covered              
        bin auto[372]                                     107          1          -    Covered              
        bin auto[373]                                     107          1          -    Covered              
        bin auto[374]                                     107          1          -    Covered              
        bin auto[375]                                     107          1          -    Covered              
        bin auto[376]                                     107          1          -    Covered              
        bin auto[377]                                     107          1          -    Covered              
        bin auto[378]                                     107          1          -    Covered              
        bin auto[379]                                     107          1          -    Covered              
        bin auto[380]                                     107          1          -    Covered              
        bin auto[381]                                     107          1          -    Covered              
        bin auto[382]                                     107          1          -    Covered              
        bin auto[383]                                     107          1          -    Covered              
        bin auto[384]                                     107          1          -    Covered              
        bin auto[385]                                     107          1          -    Covered              
        bin auto[386]                                     107          1          -    Covered              
        bin auto[387]                                     107          1          -    Covered              
        bin auto[388]                                     107          1          -    Covered              
        bin auto[389]                                     107          1          -    Covered              
        bin auto[390]                                     107          1          -    Covered              
        bin auto[391]                                     107          1          -    Covered              
        bin auto[392]                                     107          1          -    Covered              
        bin auto[393]                                     107          1          -    Covered              
        bin auto[394]                                     107          1          -    Covered              
        bin auto[395]                                     107          1          -    Covered              
        bin auto[396]                                     107          1          -    Covered              
        bin auto[397]                                     107          1          -    Covered              
        bin auto[398]                                     107          1          -    Covered              
        bin auto[399]                                     107          1          -    Covered              
        bin auto[400]                                     107          1          -    Covered              
        bin auto[401]                                     107          1          -    Covered              
        bin auto[402]                                     107          1          -    Covered              
        bin auto[403]                                     107          1          -    Covered              
        bin auto[404]                                     107          1          -    Covered              
        bin auto[405]                                     107          1          -    Covered              
        bin auto[406]                                     107          1          -    Covered              
        bin auto[407]                                     107          1          -    Covered              
        bin auto[408]                                     107          1          -    Covered              
        bin auto[409]                                     107          1          -    Covered              
        bin auto[410]                                     107          1          -    Covered              
        bin auto[411]                                     107          1          -    Covered              
        bin auto[412]                                     107          1          -    Covered              
        bin auto[413]                                     107          1          -    Covered              
        bin auto[414]                                     107          1          -    Covered              
        bin auto[415]                                     107          1          -    Covered              
        bin auto[416]                                     107          1          -    Covered              
        bin auto[417]                                     107          1          -    Covered              
        bin auto[418]                                     107          1          -    Covered              
        bin auto[419]                                     107          1          -    Covered              
        bin auto[420]                                     107          1          -    Covered              
        bin auto[421]                                     107          1          -    Covered              
        bin auto[422]                                     107          1          -    Covered              
        bin auto[423]                                     107          1          -    Covered              
        bin auto[424]                                     107          1          -    Covered              
        bin auto[425]                                     107          1          -    Covered              
        bin auto[426]                                     107          1          -    Covered              
        bin auto[427]                                     107          1          -    Covered              
        bin auto[428]                                     107          1          -    Covered              
        bin auto[429]                                     107          1          -    Covered              
        bin auto[430]                                     107          1          -    Covered              
        bin auto[431]                                     107          1          -    Covered              
        bin auto[432]                                     107          1          -    Covered              
        bin auto[433]                                     107          1          -    Covered              
        bin auto[434]                                     107          1          -    Covered              
        bin auto[435]                                     107          1          -    Covered              
        bin auto[436]                                     107          1          -    Covered              
        bin auto[437]                                     107          1          -    Covered              
        bin auto[438]                                     107          1          -    Covered              
        bin auto[439]                                     107          1          -    Covered              
        bin auto[440]                                     107          1          -    Covered              
        bin auto[441]                                     107          1          -    Covered              
        bin auto[442]                                     107          1          -    Covered              
        bin auto[443]                                     107          1          -    Covered              
        bin auto[444]                                     107          1          -    Covered              
        bin auto[445]                                     107          1          -    Covered              
        bin auto[446]                                     107          1          -    Covered              
        bin auto[447]                                     107          1          -    Covered              
        bin auto[448]                                     107          1          -    Covered              
        bin auto[449]                                     107          1          -    Covered              
        bin auto[450]                                     107          1          -    Covered              
        bin auto[451]                                     107          1          -    Covered              
        bin auto[452]                                     107          1          -    Covered              
        bin auto[453]                                     107          1          -    Covered              
        bin auto[454]                                     107          1          -    Covered              
        bin auto[455]                                     107          1          -    Covered              
        bin auto[456]                                     107          1          -    Covered              
        bin auto[457]                                     107          1          -    Covered              
        bin auto[458]                                     107          1          -    Covered              
        bin auto[459]                                     107          1          -    Covered              
        bin auto[460]                                     107          1          -    Covered              
        bin auto[461]                                     107          1          -    Covered              
        bin auto[462]                                     107          1          -    Covered              
        bin auto[463]                                     107          1          -    Covered              
        bin auto[464]                                     107          1          -    Covered              
        bin auto[465]                                     107          1          -    Covered              
        bin auto[466]                                     107          1          -    Covered              
        bin auto[467]                                     107          1          -    Covered              
        bin auto[468]                                     107          1          -    Covered              
        bin auto[469]                                     107          1          -    Covered              
        bin auto[470]                                     107          1          -    Covered              
        bin auto[471]                                     107          1          -    Covered              
        bin auto[472]                                     107          1          -    Covered              
        bin auto[473]                                     107          1          -    Covered              
        bin auto[474]                                     107          1          -    Covered              
        bin auto[475]                                     107          1          -    Covered              
        bin auto[476]                                     107          1          -    Covered              
        bin auto[477]                                     107          1          -    Covered              
        bin auto[478]                                     107          1          -    Covered              
        bin auto[479]                                     107          1          -    Covered              
        bin auto[480]                                     107          1          -    Covered              
        bin auto[481]                                     107          1          -    Covered              
        bin auto[482]                                     107          1          -    Covered              
        bin auto[483]                                     107          1          -    Covered              
        bin auto[484]                                     107          1          -    Covered              
        bin auto[485]                                     107          1          -    Covered              
        bin auto[486]                                     107          1          -    Covered              
        bin auto[487]                                     107          1          -    Covered              
        bin auto[488]                                     107          1          -    Covered              
        bin auto[489]                                     107          1          -    Covered              
        bin auto[490]                                     107          1          -    Covered              
        bin auto[491]                                     107          1          -    Covered              
        bin auto[492]                                     107          1          -    Covered              
        bin auto[493]                                     107          1          -    Covered              
        bin auto[494]                                     107          1          -    Covered              
        bin auto[495]                                     107          1          -    Covered              
        bin auto[496]                                     107          1          -    Covered              
        bin auto[497]                                     107          1          -    Covered              
        bin auto[498]                                     107          1          -    Covered              
        bin auto[499]                                     107          1          -    Covered              
        bin auto[500]                                     107          1          -    Covered              
        bin auto[501]                                     107          1          -    Covered              
        bin auto[502]                                     107          1          -    Covered              
        bin auto[503]                                     107          1          -    Covered              
        bin auto[504]                                     107          1          -    Covered              
        bin auto[505]                                     107          1          -    Covered              
        bin auto[506]                                     107          1          -    Covered              
        bin auto[507]                                     107          1          -    Covered              
        bin auto[508]                                     107          1          -    Covered              
        bin auto[509]                                     107          1          -    Covered              
        bin auto[510]                                     107          1          -    Covered              
        bin auto[511]                                   23756          1          -    Covered              
    Coverpoint pcoffset6                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     48531          1          -    Covered              
        bin auto[1]                                       256          1          -    Covered              
        bin auto[2]                                       256          1          -    Covered              
        bin auto[3]                                       256          1          -    Covered              
        bin auto[4]                                       256          1          -    Covered              
        bin auto[5]                                       256          1          -    Covered              
        bin auto[6]                                       256          1          -    Covered              
        bin auto[7]                                       256          1          -    Covered              
        bin auto[8]                                       256          1          -    Covered              
        bin auto[9]                                       256          1          -    Covered              
        bin auto[10]                                      256          1          -    Covered              
        bin auto[11]                                      256          1          -    Covered              
        bin auto[12]                                      256          1          -    Covered              
        bin auto[13]                                      256          1          -    Covered              
        bin auto[14]                                      256          1          -    Covered              
        bin auto[15]                                      256          1          -    Covered              
        bin auto[16]                                      256          1          -    Covered              
        bin auto[17]                                      256          1          -    Covered              
        bin auto[18]                                      256          1          -    Covered              
        bin auto[19]                                      256          1          -    Covered              
        bin auto[20]                                      256          1          -    Covered              
        bin auto[21]                                      256          1          -    Covered              
        bin auto[22]                                      256          1          -    Covered              
        bin auto[23]                                      256          1          -    Covered              
        bin auto[24]                                      256          1          -    Covered              
        bin auto[25]                                      256          1          -    Covered              
        bin auto[26]                                      256          1          -    Covered              
        bin auto[27]                                      256          1          -    Covered              
        bin auto[28]                                      256          1          -    Covered              
        bin auto[29]                                      256          1          -    Covered              
        bin auto[30]                                      256          1          -    Covered              
        bin auto[31]                                      256          1          -    Covered              
        bin auto[32]                                      256          1          -    Covered              
        bin auto[33]                                      256          1          -    Covered              
        bin auto[34]                                      256          1          -    Covered              
        bin auto[35]                                      256          1          -    Covered              
        bin auto[36]                                      256          1          -    Covered              
        bin auto[37]                                      256          1          -    Covered              
        bin auto[38]                                      256          1          -    Covered              
        bin auto[39]                                      256          1          -    Covered              
        bin auto[40]                                      256          1          -    Covered              
        bin auto[41]                                      256          1          -    Covered              
        bin auto[42]                                      256          1          -    Covered              
        bin auto[43]                                      256          1          -    Covered              
        bin auto[44]                                      256          1          -    Covered              
        bin auto[45]                                      256          1          -    Covered              
        bin auto[46]                                      256          1          -    Covered              
        bin auto[47]                                      256          1          -    Covered              
        bin auto[48]                                      256          1          -    Covered              
        bin auto[49]                                      256          1          -    Covered              
        bin auto[50]                                      256          1          -    Covered              
        bin auto[51]                                      256          1          -    Covered              
        bin auto[52]                                      256          1          -    Covered              
        bin auto[53]                                      256          1          -    Covered              
        bin auto[54]                                      256          1          -    Covered              
        bin auto[55]                                      256          1          -    Covered              
        bin auto[56]                                      256          1          -    Covered              
        bin auto[57]                                      256          1          -    Covered              
        bin auto[58]                                      256          1          -    Covered              
        bin auto[59]                                      256          1          -    Covered              
        bin auto[60]                                      256          1          -    Covered              
        bin auto[61]                                      256          1          -    Covered              
        bin auto[62]                                      256          1          -    Covered              
        bin auto[63]                                    20185          1          -    Covered              
    Coverpoint imm5                                   100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     80557          1          -    Covered              
        bin auto[1]                                       128          1          -    Covered              
        bin auto[2]                                       128          1          -    Covered              
        bin auto[3]                                       128          1          -    Covered              
        bin auto[4]                                       128          1          -    Covered              
        bin auto[5]                                       128          1          -    Covered              
        bin auto[6]                                       128          1          -    Covered              
        bin auto[7]                                       128          1          -    Covered              
        bin auto[8]                                       128          1          -    Covered              
        bin auto[9]                                       128          1          -    Covered              
        bin auto[10]                                      128          1          -    Covered              
        bin auto[11]                                      128          1          -    Covered              
        bin auto[12]                                      128          1          -    Covered              
        bin auto[13]                                      128          1          -    Covered              
        bin auto[14]                                      128          1          -    Covered              
        bin auto[15]                                      128          1          -    Covered              
        bin auto[16]                                      128          1          -    Covered              
        bin auto[17]                                      128          1          -    Covered              
        bin auto[18]                                      128          1          -    Covered              
        bin auto[19]                                      128          1          -    Covered              
        bin auto[20]                                      128          1          -    Covered              
        bin auto[21]                                      128          1          -    Covered              
        bin auto[22]                                      128          1          -    Covered              
        bin auto[23]                                      128          1          -    Covered              
        bin auto[24]                                      128          1          -    Covered              
        bin auto[25]                                      128          1          -    Covered              
        bin auto[26]                                      128          1          -    Covered              
        bin auto[27]                                      128          1          -    Covered              
        bin auto[28]                                      128          1          -    Covered              
        bin auto[29]                                      128          1          -    Covered              
        bin auto[30]                                      128          1          -    Covered              
        bin auto[31]                                      191          1          -    Covered              
    Coverpoint nzp                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         4          1          -    Covered              
        bin auto[1]                                      2069          1          -    Covered              
        bin auto[2]                                      2048          1          -    Covered              
        bin auto[3]                                      2048          1          -    Covered              
        bin auto[4]                                      2048          1          -    Covered              
        bin auto[5]                                      2048          1          -    Covered              
        bin auto[6]                                      2048          1          -    Covered              
        bin auto[7]                                      2048          1          -    Covered              
    Cross cp_opcodeXmode                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ADD_mode_0                                512          1          -    Covered              
            bin ADD_mode_1                               2048          1          -    Covered              
            bin AND_mode_0                                512          1          -    Covered              
            bin AND_mode_1                               2055          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin JMP_modes                           32                     -    Occurred             
            ignore_bin BR_modes                         14361                     -    Occurred             
            ignore_bin STI_modes                         8600                     -    Occurred             
            ignore_bin STR_modes                         8192                     -    Occurred             
            ignore_bin ST_modes                          8191                     -    Occurred             
            ignore_bin LEA_modes                        11353                     -    Occurred             
            ignore_bin LDI_modes                        12287                     -    Occurred             
            ignore_bin LDR_modes                         8193                     -    Occurred             
            ignore_bin LD_modes                          8189                     -    Occurred             
            ignore_bin NOT_modes                           63                     -    Occurred             
    Cross cp_sr1Xsr2                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin sr1R0_sr2                               58645          1          -    Covered              
            bin sr1R1_sr2                                4233          1          -    Covered              
            bin sr1R2_sr2                                4233          1          -    Covered              
            bin sr1R3_sr2                                4233          1          -    Covered              
            bin sr1R4_sr2                                4233          1          -    Covered              
            bin sr1R5_sr2                                3618          1          -    Covered              
            bin sr1R6_sr2                                2697          1          -    Covered              
            bin sr1R7_sr2                                2696          1          -    Covered              
    Cross cp_opcodeXpc9                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LD_pc9                                   8189          1          -    Covered              
            bin LDI_pc9                                 12287          1          -    Covered              
            bin ST_pc9                                   8191          1          -    Covered              
            bin STI_pc9                                  8600          1          -    Covered              
    Cross cp_LDR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LDR_all                                  8193          1          -    Covered              
    Cross cp_STR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin STR_all                                  8192          1          -    Covered              
 Covergroup instance decode_in_transaction_cg_uvm_test_top.environment.decode_env.decode_in_agent.decode_in_agent_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   682        682          -                      
    missing/total bins:                                     0        682          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin AND_op                                       2567          1          -    Covered              
        bin ADD_op                                       2560          1          -    Covered              
        bin NOT_op                                         63          1          -    Covered              
        bin LD_op                                        8189          1          -    Covered              
        bin LDR_op                                       8193          1          -    Covered              
        bin LDI_op                                      12287          1          -    Covered              
        bin LEA_op                                      11353          1          -    Covered              
        bin ST_op                                        8191          1          -    Covered              
        bin STR_op                                       8192          1          -    Covered              
        bin STI_op                                       8600          1          -    Covered              
        bin BR_op                                       14361          1          -    Covered              
        bin JMP_op                                         32          1          -    Covered              
    Coverpoint cp_mode                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin mode_0                                      80422          1          -    Covered              
        bin mode_1                                       4166          1          -    Covered              
    Coverpoint cp_npc_in                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin npc_in_0                                        4          1          -    Covered              
        bin npc_in_others                               84584          1          -    Covered              
    Coverpoint cp_sr1                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr1_R0                                      58645          1          -    Covered              
        bin sr1_R1                                       4233          1          -    Covered              
        bin sr1_R2                                       4233          1          -    Covered              
        bin sr1_R3                                       4233          1          -    Covered              
        bin sr1_R4                                       4233          1          -    Covered              
        bin sr1_R5                                       3618          1          -    Covered              
        bin sr1_R6                                       2697          1          -    Covered              
        bin sr1_R7                                       2696          1          -    Covered              
    Coverpoint cp_sr2                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr2_R0                                      83692          1          -    Covered              
        bin sr2_R1                                        128          1          -    Covered              
        bin sr2_R2                                        128          1          -    Covered              
        bin sr2_R3                                        128          1          -    Covered              
        bin sr2_R4                                        128          1          -    Covered              
        bin sr2_R5                                        128          1          -    Covered              
        bin sr2_R6                                        128          1          -    Covered              
        bin sr2_R7                                        128          1          -    Covered              
    Coverpoint dr                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin dr_R0                                        4749          1          -    Covered              
        bin dr_R1                                        4748          1          -    Covered              
        bin dr_R2                                        4748          1          -    Covered              
        bin dr_R3                                        4748          1          -    Covered              
        bin dr_R4                                        4748          1          -    Covered              
        bin dr_R5                                        4748          1          -    Covered              
        bin dr_R6                                        4748          1          -    Covered              
        bin dr_R7                                       51351          1          -    Covered              
    Coverpoint baser                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     50274          1          -    Covered              
        bin auto[1]                                      2052          1          -    Covered              
        bin auto[2]                                      2052          1          -    Covered              
        bin auto[3]                                      2052          1          -    Covered              
        bin auto[4]                                      2052          1          -    Covered              
        bin auto[5]                                      2052          1          -    Covered              
        bin auto[6]                                      2052          1          -    Covered              
        bin auto[7]                                     22002          1          -    Covered              
    Coverpoint pcoffset9                              100.00%        100          -    Covered              
        covered/total bins:                               512        512          -                      
        missing/total bins:                                 0        512          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5337          1          -    Covered              
        bin auto[1]                                       117          1          -    Covered              
        bin auto[2]                                       110          1          -    Covered              
        bin auto[3]                                       110          1          -    Covered              
        bin auto[4]                                       110          1          -    Covered              
        bin auto[5]                                       110          1          -    Covered              
        bin auto[6]                                       110          1          -    Covered              
        bin auto[7]                                       110          1          -    Covered              
        bin auto[8]                                       110          1          -    Covered              
        bin auto[9]                                       110          1          -    Covered              
        bin auto[10]                                      110          1          -    Covered              
        bin auto[11]                                      110          1          -    Covered              
        bin auto[12]                                      110          1          -    Covered              
        bin auto[13]                                      110          1          -    Covered              
        bin auto[14]                                      110          1          -    Covered              
        bin auto[15]                                      110          1          -    Covered              
        bin auto[16]                                      110          1          -    Covered              
        bin auto[17]                                      110          1          -    Covered              
        bin auto[18]                                      110          1          -    Covered              
        bin auto[19]                                      110          1          -    Covered              
        bin auto[20]                                      110          1          -    Covered              
        bin auto[21]                                      110          1          -    Covered              
        bin auto[22]                                      110          1          -    Covered              
        bin auto[23]                                      110          1          -    Covered              
        bin auto[24]                                      110          1          -    Covered              
        bin auto[25]                                      110          1          -    Covered              
        bin auto[26]                                      110          1          -    Covered              
        bin auto[27]                                      110          1          -    Covered              
        bin auto[28]                                      110          1          -    Covered              
        bin auto[29]                                      110          1          -    Covered              
        bin auto[30]                                      110          1          -    Covered              
        bin auto[31]                                      110          1          -    Covered              
        bin auto[32]                                      110          1          -    Covered              
        bin auto[33]                                      110          1          -    Covered              
        bin auto[34]                                      110          1          -    Covered              
        bin auto[35]                                      110          1          -    Covered              
        bin auto[36]                                      110          1          -    Covered              
        bin auto[37]                                      110          1          -    Covered              
        bin auto[38]                                      110          1          -    Covered              
        bin auto[39]                                      110          1          -    Covered              
        bin auto[40]                                      110          1          -    Covered              
        bin auto[41]                                      110          1          -    Covered              
        bin auto[42]                                      110          1          -    Covered              
        bin auto[43]                                      110          1          -    Covered              
        bin auto[44]                                      110          1          -    Covered              
        bin auto[45]                                      110          1          -    Covered              
        bin auto[46]                                      110          1          -    Covered              
        bin auto[47]                                      110          1          -    Covered              
        bin auto[48]                                      110          1          -    Covered              
        bin auto[49]                                      110          1          -    Covered              
        bin auto[50]                                      110          1          -    Covered              
        bin auto[51]                                      110          1          -    Covered              
        bin auto[52]                                      110          1          -    Covered              
        bin auto[53]                                      110          1          -    Covered              
        bin auto[54]                                      110          1          -    Covered              
        bin auto[55]                                      110          1          -    Covered              
        bin auto[56]                                      110          1          -    Covered              
        bin auto[57]                                      110          1          -    Covered              
        bin auto[58]                                      110          1          -    Covered              
        bin auto[59]                                      110          1          -    Covered              
        bin auto[60]                                      110          1          -    Covered              
        bin auto[61]                                      110          1          -    Covered              
        bin auto[62]                                      110          1          -    Covered              
        bin auto[63]                                      110          1          -    Covered              
        bin auto[64]                                      110          1          -    Covered              
        bin auto[65]                                      110          1          -    Covered              
        bin auto[66]                                      110          1          -    Covered              
        bin auto[67]                                      110          1          -    Covered              
        bin auto[68]                                      110          1          -    Covered              
        bin auto[69]                                      110          1          -    Covered              
        bin auto[70]                                      110          1          -    Covered              
        bin auto[71]                                      110          1          -    Covered              
        bin auto[72]                                      110          1          -    Covered              
        bin auto[73]                                      110          1          -    Covered              
        bin auto[74]                                      110          1          -    Covered              
        bin auto[75]                                      110          1          -    Covered              
        bin auto[76]                                      110          1          -    Covered              
        bin auto[77]                                      110          1          -    Covered              
        bin auto[78]                                      110          1          -    Covered              
        bin auto[79]                                      110          1          -    Covered              
        bin auto[80]                                      110          1          -    Covered              
        bin auto[81]                                      110          1          -    Covered              
        bin auto[82]                                      110          1          -    Covered              
        bin auto[83]                                      110          1          -    Covered              
        bin auto[84]                                      110          1          -    Covered              
        bin auto[85]                                      110          1          -    Covered              
        bin auto[86]                                      110          1          -    Covered              
        bin auto[87]                                      110          1          -    Covered              
        bin auto[88]                                      110          1          -    Covered              
        bin auto[89]                                      110          1          -    Covered              
        bin auto[90]                                      110          1          -    Covered              
        bin auto[91]                                      110          1          -    Covered              
        bin auto[92]                                      110          1          -    Covered              
        bin auto[93]                                      110          1          -    Covered              
        bin auto[94]                                      110          1          -    Covered              
        bin auto[95]                                      110          1          -    Covered              
        bin auto[96]                                      110          1          -    Covered              
        bin auto[97]                                      110          1          -    Covered              
        bin auto[98]                                      110          1          -    Covered              
        bin auto[99]                                      110          1          -    Covered              
        bin auto[100]                                     110          1          -    Covered              
        bin auto[101]                                     110          1          -    Covered              
        bin auto[102]                                     110          1          -    Covered              
        bin auto[103]                                     110          1          -    Covered              
        bin auto[104]                                     110          1          -    Covered              
        bin auto[105]                                     110          1          -    Covered              
        bin auto[106]                                     110          1          -    Covered              
        bin auto[107]                                     110          1          -    Covered              
        bin auto[108]                                     110          1          -    Covered              
        bin auto[109]                                     110          1          -    Covered              
        bin auto[110]                                     110          1          -    Covered              
        bin auto[111]                                     110          1          -    Covered              
        bin auto[112]                                     110          1          -    Covered              
        bin auto[113]                                     110          1          -    Covered              
        bin auto[114]                                     110          1          -    Covered              
        bin auto[115]                                     110          1          -    Covered              
        bin auto[116]                                     110          1          -    Covered              
        bin auto[117]                                     110          1          -    Covered              
        bin auto[118]                                     110          1          -    Covered              
        bin auto[119]                                     110          1          -    Covered              
        bin auto[120]                                     110          1          -    Covered              
        bin auto[121]                                     110          1          -    Covered              
        bin auto[122]                                     110          1          -    Covered              
        bin auto[123]                                     110          1          -    Covered              
        bin auto[124]                                     110          1          -    Covered              
        bin auto[125]                                     110          1          -    Covered              
        bin auto[126]                                     110          1          -    Covered              
        bin auto[127]                                     110          1          -    Covered              
        bin auto[128]                                     110          1          -    Covered              
        bin auto[129]                                     110          1          -    Covered              
        bin auto[130]                                     110          1          -    Covered              
        bin auto[131]                                     110          1          -    Covered              
        bin auto[132]                                     110          1          -    Covered              
        bin auto[133]                                     110          1          -    Covered              
        bin auto[134]                                     110          1          -    Covered              
        bin auto[135]                                     110          1          -    Covered              
        bin auto[136]                                     110          1          -    Covered              
        bin auto[137]                                     110          1          -    Covered              
        bin auto[138]                                     110          1          -    Covered              
        bin auto[139]                                     110          1          -    Covered              
        bin auto[140]                                     110          1          -    Covered              
        bin auto[141]                                     110          1          -    Covered              
        bin auto[142]                                     110          1          -    Covered              
        bin auto[143]                                     110          1          -    Covered              
        bin auto[144]                                     110          1          -    Covered              
        bin auto[145]                                     110          1          -    Covered              
        bin auto[146]                                     110          1          -    Covered              
        bin auto[147]                                     110          1          -    Covered              
        bin auto[148]                                     110          1          -    Covered              
        bin auto[149]                                     110          1          -    Covered              
        bin auto[150]                                     110          1          -    Covered              
        bin auto[151]                                     110          1          -    Covered              
        bin auto[152]                                     110          1          -    Covered              
        bin auto[153]                                     110          1          -    Covered              
        bin auto[154]                                     110          1          -    Covered              
        bin auto[155]                                     110          1          -    Covered              
        bin auto[156]                                     110          1          -    Covered              
        bin auto[157]                                     110          1          -    Covered              
        bin auto[158]                                     110          1          -    Covered              
        bin auto[159]                                     110          1          -    Covered              
        bin auto[160]                                     110          1          -    Covered              
        bin auto[161]                                     110          1          -    Covered              
        bin auto[162]                                     110          1          -    Covered              
        bin auto[163]                                     110          1          -    Covered              
        bin auto[164]                                     110          1          -    Covered              
        bin auto[165]                                     110          1          -    Covered              
        bin auto[166]                                     110          1          -    Covered              
        bin auto[167]                                     110          1          -    Covered              
        bin auto[168]                                     110          1          -    Covered              
        bin auto[169]                                     110          1          -    Covered              
        bin auto[170]                                     110          1          -    Covered              
        bin auto[171]                                     110          1          -    Covered              
        bin auto[172]                                     110          1          -    Covered              
        bin auto[173]                                     110          1          -    Covered              
        bin auto[174]                                     110          1          -    Covered              
        bin auto[175]                                     110          1          -    Covered              
        bin auto[176]                                     110          1          -    Covered              
        bin auto[177]                                     110          1          -    Covered              
        bin auto[178]                                     110          1          -    Covered              
        bin auto[179]                                     110          1          -    Covered              
        bin auto[180]                                     110          1          -    Covered              
        bin auto[181]                                     110          1          -    Covered              
        bin auto[182]                                     110          1          -    Covered              
        bin auto[183]                                     110          1          -    Covered              
        bin auto[184]                                     110          1          -    Covered              
        bin auto[185]                                     110          1          -    Covered              
        bin auto[186]                                     110          1          -    Covered              
        bin auto[187]                                     110          1          -    Covered              
        bin auto[188]                                     110          1          -    Covered              
        bin auto[189]                                     110          1          -    Covered              
        bin auto[190]                                     110          1          -    Covered              
        bin auto[191]                                     110          1          -    Covered              
        bin auto[192]                                     110          1          -    Covered              
        bin auto[193]                                     110          1          -    Covered              
        bin auto[194]                                     110          1          -    Covered              
        bin auto[195]                                     110          1          -    Covered              
        bin auto[196]                                     110          1          -    Covered              
        bin auto[197]                                     110          1          -    Covered              
        bin auto[198]                                     110          1          -    Covered              
        bin auto[199]                                     110          1          -    Covered              
        bin auto[200]                                     110          1          -    Covered              
        bin auto[201]                                     110          1          -    Covered              
        bin auto[202]                                     110          1          -    Covered              
        bin auto[203]                                     110          1          -    Covered              
        bin auto[204]                                     110          1          -    Covered              
        bin auto[205]                                     110          1          -    Covered              
        bin auto[206]                                     110          1          -    Covered              
        bin auto[207]                                     110          1          -    Covered              
        bin auto[208]                                     110          1          -    Covered              
        bin auto[209]                                     110          1          -    Covered              
        bin auto[210]                                     110          1          -    Covered              
        bin auto[211]                                     110          1          -    Covered              
        bin auto[212]                                     110          1          -    Covered              
        bin auto[213]                                     110          1          -    Covered              
        bin auto[214]                                     110          1          -    Covered              
        bin auto[215]                                     110          1          -    Covered              
        bin auto[216]                                     110          1          -    Covered              
        bin auto[217]                                     110          1          -    Covered              
        bin auto[218]                                     110          1          -    Covered              
        bin auto[219]                                     110          1          -    Covered              
        bin auto[220]                                     110          1          -    Covered              
        bin auto[221]                                     110          1          -    Covered              
        bin auto[222]                                     110          1          -    Covered              
        bin auto[223]                                     110          1          -    Covered              
        bin auto[224]                                     110          1          -    Covered              
        bin auto[225]                                     110          1          -    Covered              
        bin auto[226]                                     110          1          -    Covered              
        bin auto[227]                                     110          1          -    Covered              
        bin auto[228]                                     110          1          -    Covered              
        bin auto[229]                                     110          1          -    Covered              
        bin auto[230]                                     110          1          -    Covered              
        bin auto[231]                                     110          1          -    Covered              
        bin auto[232]                                     110          1          -    Covered              
        bin auto[233]                                     110          1          -    Covered              
        bin auto[234]                                     110          1          -    Covered              
        bin auto[235]                                     110          1          -    Covered              
        bin auto[236]                                     110          1          -    Covered              
        bin auto[237]                                     110          1          -    Covered              
        bin auto[238]                                     110          1          -    Covered              
        bin auto[239]                                     110          1          -    Covered              
        bin auto[240]                                     110          1          -    Covered              
        bin auto[241]                                     110          1          -    Covered              
        bin auto[242]                                     110          1          -    Covered              
        bin auto[243]                                     110          1          -    Covered              
        bin auto[244]                                     110          1          -    Covered              
        bin auto[245]                                     110          1          -    Covered              
        bin auto[246]                                     110          1          -    Covered              
        bin auto[247]                                     110          1          -    Covered              
        bin auto[248]                                     110          1          -    Covered              
        bin auto[249]                                     110          1          -    Covered              
        bin auto[250]                                     110          1          -    Covered              
        bin auto[251]                                     110          1          -    Covered              
        bin auto[252]                                     110          1          -    Covered              
        bin auto[253]                                     110          1          -    Covered              
        bin auto[254]                                     110          1          -    Covered              
        bin auto[255]                                     110          1          -    Covered              
        bin auto[256]                                     110          1          -    Covered              
        bin auto[257]                                     110          1          -    Covered              
        bin auto[258]                                     110          1          -    Covered              
        bin auto[259]                                     110          1          -    Covered              
        bin auto[260]                                     110          1          -    Covered              
        bin auto[261]                                     110          1          -    Covered              
        bin auto[262]                                     110          1          -    Covered              
        bin auto[263]                                     110          1          -    Covered              
        bin auto[264]                                     110          1          -    Covered              
        bin auto[265]                                     110          1          -    Covered              
        bin auto[266]                                     110          1          -    Covered              
        bin auto[267]                                     110          1          -    Covered              
        bin auto[268]                                     110          1          -    Covered              
        bin auto[269]                                     110          1          -    Covered              
        bin auto[270]                                     110          1          -    Covered              
        bin auto[271]                                     110          1          -    Covered              
        bin auto[272]                                     110          1          -    Covered              
        bin auto[273]                                     110          1          -    Covered              
        bin auto[274]                                     110          1          -    Covered              
        bin auto[275]                                     110          1          -    Covered              
        bin auto[276]                                     110          1          -    Covered              
        bin auto[277]                                     110          1          -    Covered              
        bin auto[278]                                     110          1          -    Covered              
        bin auto[279]                                     110          1          -    Covered              
        bin auto[280]                                     110          1          -    Covered              
        bin auto[281]                                     110          1          -    Covered              
        bin auto[282]                                     110          1          -    Covered              
        bin auto[283]                                     110          1          -    Covered              
        bin auto[284]                                     110          1          -    Covered              
        bin auto[285]                                     110          1          -    Covered              
        bin auto[286]                                     110          1          -    Covered              
        bin auto[287]                                     110          1          -    Covered              
        bin auto[288]                                     110          1          -    Covered              
        bin auto[289]                                     110          1          -    Covered              
        bin auto[290]                                     110          1          -    Covered              
        bin auto[291]                                     110          1          -    Covered              
        bin auto[292]                                     110          1          -    Covered              
        bin auto[293]                                     110          1          -    Covered              
        bin auto[294]                                     110          1          -    Covered              
        bin auto[295]                                     110          1          -    Covered              
        bin auto[296]                                     110          1          -    Covered              
        bin auto[297]                                     110          1          -    Covered              
        bin auto[298]                                     110          1          -    Covered              
        bin auto[299]                                     110          1          -    Covered              
        bin auto[300]                                     110          1          -    Covered              
        bin auto[301]                                     110          1          -    Covered              
        bin auto[302]                                     110          1          -    Covered              
        bin auto[303]                                     110          1          -    Covered              
        bin auto[304]                                     110          1          -    Covered              
        bin auto[305]                                     110          1          -    Covered              
        bin auto[306]                                     110          1          -    Covered              
        bin auto[307]                                     107          1          -    Covered              
        bin auto[308]                                     107          1          -    Covered              
        bin auto[309]                                     107          1          -    Covered              
        bin auto[310]                                     107          1          -    Covered              
        bin auto[311]                                     107          1          -    Covered              
        bin auto[312]                                     107          1          -    Covered              
        bin auto[313]                                     107          1          -    Covered              
        bin auto[314]                                     107          1          -    Covered              
        bin auto[315]                                     107          1          -    Covered              
        bin auto[316]                                     107          1          -    Covered              
        bin auto[317]                                     107          1          -    Covered              
        bin auto[318]                                     107          1          -    Covered              
        bin auto[319]                                     107          1          -    Covered              
        bin auto[320]                                     107          1          -    Covered              
        bin auto[321]                                     107          1          -    Covered              
        bin auto[322]                                     107          1          -    Covered              
        bin auto[323]                                     107          1          -    Covered              
        bin auto[324]                                     107          1          -    Covered              
        bin auto[325]                                     107          1          -    Covered              
        bin auto[326]                                     107          1          -    Covered              
        bin auto[327]                                     107          1          -    Covered              
        bin auto[328]                                     107          1          -    Covered              
        bin auto[329]                                     107          1          -    Covered              
        bin auto[330]                                     107          1          -    Covered              
        bin auto[331]                                     107          1          -    Covered              
        bin auto[332]                                     107          1          -    Covered              
        bin auto[333]                                     107          1          -    Covered              
        bin auto[334]                                     107          1          -    Covered              
        bin auto[335]                                     107          1          -    Covered              
        bin auto[336]                                     107          1          -    Covered              
        bin auto[337]                                     107          1          -    Covered              
        bin auto[338]                                     107          1          -    Covered              
        bin auto[339]                                     107          1          -    Covered              
        bin auto[340]                                     107          1          -    Covered              
        bin auto[341]                                     107          1          -    Covered              
        bin auto[342]                                     107          1          -    Covered              
        bin auto[343]                                     107          1          -    Covered              
        bin auto[344]                                     107          1          -    Covered              
        bin auto[345]                                     107          1          -    Covered              
        bin auto[346]                                     107          1          -    Covered              
        bin auto[347]                                     107          1          -    Covered              
        bin auto[348]                                     107          1          -    Covered              
        bin auto[349]                                     107          1          -    Covered              
        bin auto[350]                                     107          1          -    Covered              
        bin auto[351]                                     107          1          -    Covered              
        bin auto[352]                                     107          1          -    Covered              
        bin auto[353]                                     107          1          -    Covered              
        bin auto[354]                                     107          1          -    Covered              
        bin auto[355]                                     107          1          -    Covered              
        bin auto[356]                                     107          1          -    Covered              
        bin auto[357]                                     107          1          -    Covered              
        bin auto[358]                                     107          1          -    Covered              
        bin auto[359]                                     107          1          -    Covered              
        bin auto[360]                                     107          1          -    Covered              
        bin auto[361]                                     107          1          -    Covered              
        bin auto[362]                                     107          1          -    Covered              
        bin auto[363]                                     107          1          -    Covered              
        bin auto[364]                                     107          1          -    Covered              
        bin auto[365]                                     107          1          -    Covered              
        bin auto[366]                                     107          1          -    Covered              
        bin auto[367]                                     107          1          -    Covered              
        bin auto[368]                                     107          1          -    Covered              
        bin auto[369]                                     107          1          -    Covered              
        bin auto[370]                                     107          1          -    Covered              
        bin auto[371]                                     107          1          -    Covered              
        bin auto[372]                                     107          1          -    Covered              
        bin auto[373]                                     107          1          -    Covered              
        bin auto[374]                                     107          1          -    Covered              
        bin auto[375]                                     107          1          -    Covered              
        bin auto[376]                                     107          1          -    Covered              
        bin auto[377]                                     107          1          -    Covered              
        bin auto[378]                                     107          1          -    Covered              
        bin auto[379]                                     107          1          -    Covered              
        bin auto[380]                                     107          1          -    Covered              
        bin auto[381]                                     107          1          -    Covered              
        bin auto[382]                                     107          1          -    Covered              
        bin auto[383]                                     107          1          -    Covered              
        bin auto[384]                                     107          1          -    Covered              
        bin auto[385]                                     107          1          -    Covered              
        bin auto[386]                                     107          1          -    Covered              
        bin auto[387]                                     107          1          -    Covered              
        bin auto[388]                                     107          1          -    Covered              
        bin auto[389]                                     107          1          -    Covered              
        bin auto[390]                                     107          1          -    Covered              
        bin auto[391]                                     107          1          -    Covered              
        bin auto[392]                                     107          1          -    Covered              
        bin auto[393]                                     107          1          -    Covered              
        bin auto[394]                                     107          1          -    Covered              
        bin auto[395]                                     107          1          -    Covered              
        bin auto[396]                                     107          1          -    Covered              
        bin auto[397]                                     107          1          -    Covered              
        bin auto[398]                                     107          1          -    Covered              
        bin auto[399]                                     107          1          -    Covered              
        bin auto[400]                                     107          1          -    Covered              
        bin auto[401]                                     107          1          -    Covered              
        bin auto[402]                                     107          1          -    Covered              
        bin auto[403]                                     107          1          -    Covered              
        bin auto[404]                                     107          1          -    Covered              
        bin auto[405]                                     107          1          -    Covered              
        bin auto[406]                                     107          1          -    Covered              
        bin auto[407]                                     107          1          -    Covered              
        bin auto[408]                                     107          1          -    Covered              
        bin auto[409]                                     107          1          -    Covered              
        bin auto[410]                                     107          1          -    Covered              
        bin auto[411]                                     107          1          -    Covered              
        bin auto[412]                                     107          1          -    Covered              
        bin auto[413]                                     107          1          -    Covered              
        bin auto[414]                                     107          1          -    Covered              
        bin auto[415]                                     107          1          -    Covered              
        bin auto[416]                                     107          1          -    Covered              
        bin auto[417]                                     107          1          -    Covered              
        bin auto[418]                                     107          1          -    Covered              
        bin auto[419]                                     107          1          -    Covered              
        bin auto[420]                                     107          1          -    Covered              
        bin auto[421]                                     107          1          -    Covered              
        bin auto[422]                                     107          1          -    Covered              
        bin auto[423]                                     107          1          -    Covered              
        bin auto[424]                                     107          1          -    Covered              
        bin auto[425]                                     107          1          -    Covered              
        bin auto[426]                                     107          1          -    Covered              
        bin auto[427]                                     107          1          -    Covered              
        bin auto[428]                                     107          1          -    Covered              
        bin auto[429]                                     107          1          -    Covered              
        bin auto[430]                                     107          1          -    Covered              
        bin auto[431]                                     107          1          -    Covered              
        bin auto[432]                                     107          1          -    Covered              
        bin auto[433]                                     107          1          -    Covered              
        bin auto[434]                                     107          1          -    Covered              
        bin auto[435]                                     107          1          -    Covered              
        bin auto[436]                                     107          1          -    Covered              
        bin auto[437]                                     107          1          -    Covered              
        bin auto[438]                                     107          1          -    Covered              
        bin auto[439]                                     107          1          -    Covered              
        bin auto[440]                                     107          1          -    Covered              
        bin auto[441]                                     107          1          -    Covered              
        bin auto[442]                                     107          1          -    Covered              
        bin auto[443]                                     107          1          -    Covered              
        bin auto[444]                                     107          1          -    Covered              
        bin auto[445]                                     107          1          -    Covered              
        bin auto[446]                                     107          1          -    Covered              
        bin auto[447]                                     107          1          -    Covered              
        bin auto[448]                                     107          1          -    Covered              
        bin auto[449]                                     107          1          -    Covered              
        bin auto[450]                                     107          1          -    Covered              
        bin auto[451]                                     107          1          -    Covered              
        bin auto[452]                                     107          1          -    Covered              
        bin auto[453]                                     107          1          -    Covered              
        bin auto[454]                                     107          1          -    Covered              
        bin auto[455]                                     107          1          -    Covered              
        bin auto[456]                                     107          1          -    Covered              
        bin auto[457]                                     107          1          -    Covered              
        bin auto[458]                                     107          1          -    Covered              
        bin auto[459]                                     107          1          -    Covered              
        bin auto[460]                                     107          1          -    Covered              
        bin auto[461]                                     107          1          -    Covered              
        bin auto[462]                                     107          1          -    Covered              
        bin auto[463]                                     107          1          -    Covered              
        bin auto[464]                                     107          1          -    Covered              
        bin auto[465]                                     107          1          -    Covered              
        bin auto[466]                                     107          1          -    Covered              
        bin auto[467]                                     107          1          -    Covered              
        bin auto[468]                                     107          1          -    Covered              
        bin auto[469]                                     107          1          -    Covered              
        bin auto[470]                                     107          1          -    Covered              
        bin auto[471]                                     107          1          -    Covered              
        bin auto[472]                                     107          1          -    Covered              
        bin auto[473]                                     107          1          -    Covered              
        bin auto[474]                                     107          1          -    Covered              
        bin auto[475]                                     107          1          -    Covered              
        bin auto[476]                                     107          1          -    Covered              
        bin auto[477]                                     107          1          -    Covered              
        bin auto[478]                                     107          1          -    Covered              
        bin auto[479]                                     107          1          -    Covered              
        bin auto[480]                                     107          1          -    Covered              
        bin auto[481]                                     107          1          -    Covered              
        bin auto[482]                                     107          1          -    Covered              
        bin auto[483]                                     107          1          -    Covered              
        bin auto[484]                                     107          1          -    Covered              
        bin auto[485]                                     107          1          -    Covered              
        bin auto[486]                                     107          1          -    Covered              
        bin auto[487]                                     107          1          -    Covered              
        bin auto[488]                                     107          1          -    Covered              
        bin auto[489]                                     107          1          -    Covered              
        bin auto[490]                                     107          1          -    Covered              
        bin auto[491]                                     107          1          -    Covered              
        bin auto[492]                                     107          1          -    Covered              
        bin auto[493]                                     107          1          -    Covered              
        bin auto[494]                                     107          1          -    Covered              
        bin auto[495]                                     107          1          -    Covered              
        bin auto[496]                                     107          1          -    Covered              
        bin auto[497]                                     107          1          -    Covered              
        bin auto[498]                                     107          1          -    Covered              
        bin auto[499]                                     107          1          -    Covered              
        bin auto[500]                                     107          1          -    Covered              
        bin auto[501]                                     107          1          -    Covered              
        bin auto[502]                                     107          1          -    Covered              
        bin auto[503]                                     107          1          -    Covered              
        bin auto[504]                                     107          1          -    Covered              
        bin auto[505]                                     107          1          -    Covered              
        bin auto[506]                                     107          1          -    Covered              
        bin auto[507]                                     107          1          -    Covered              
        bin auto[508]                                     107          1          -    Covered              
        bin auto[509]                                     107          1          -    Covered              
        bin auto[510]                                     107          1          -    Covered              
        bin auto[511]                                   23756          1          -    Covered              
    Coverpoint pcoffset6                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     48531          1          -    Covered              
        bin auto[1]                                       256          1          -    Covered              
        bin auto[2]                                       256          1          -    Covered              
        bin auto[3]                                       256          1          -    Covered              
        bin auto[4]                                       256          1          -    Covered              
        bin auto[5]                                       256          1          -    Covered              
        bin auto[6]                                       256          1          -    Covered              
        bin auto[7]                                       256          1          -    Covered              
        bin auto[8]                                       256          1          -    Covered              
        bin auto[9]                                       256          1          -    Covered              
        bin auto[10]                                      256          1          -    Covered              
        bin auto[11]                                      256          1          -    Covered              
        bin auto[12]                                      256          1          -    Covered              
        bin auto[13]                                      256          1          -    Covered              
        bin auto[14]                                      256          1          -    Covered              
        bin auto[15]                                      256          1          -    Covered              
        bin auto[16]                                      256          1          -    Covered              
        bin auto[17]                                      256          1          -    Covered              
        bin auto[18]                                      256          1          -    Covered              
        bin auto[19]                                      256          1          -    Covered              
        bin auto[20]                                      256          1          -    Covered              
        bin auto[21]                                      256          1          -    Covered              
        bin auto[22]                                      256          1          -    Covered              
        bin auto[23]                                      256          1          -    Covered              
        bin auto[24]                                      256          1          -    Covered              
        bin auto[25]                                      256          1          -    Covered              
        bin auto[26]                                      256          1          -    Covered              
        bin auto[27]                                      256          1          -    Covered              
        bin auto[28]                                      256          1          -    Covered              
        bin auto[29]                                      256          1          -    Covered              
        bin auto[30]                                      256          1          -    Covered              
        bin auto[31]                                      256          1          -    Covered              
        bin auto[32]                                      256          1          -    Covered              
        bin auto[33]                                      256          1          -    Covered              
        bin auto[34]                                      256          1          -    Covered              
        bin auto[35]                                      256          1          -    Covered              
        bin auto[36]                                      256          1          -    Covered              
        bin auto[37]                                      256          1          -    Covered              
        bin auto[38]                                      256          1          -    Covered              
        bin auto[39]                                      256          1          -    Covered              
        bin auto[40]                                      256          1          -    Covered              
        bin auto[41]                                      256          1          -    Covered              
        bin auto[42]                                      256          1          -    Covered              
        bin auto[43]                                      256          1          -    Covered              
        bin auto[44]                                      256          1          -    Covered              
        bin auto[45]                                      256          1          -    Covered              
        bin auto[46]                                      256          1          -    Covered              
        bin auto[47]                                      256          1          -    Covered              
        bin auto[48]                                      256          1          -    Covered              
        bin auto[49]                                      256          1          -    Covered              
        bin auto[50]                                      256          1          -    Covered              
        bin auto[51]                                      256          1          -    Covered              
        bin auto[52]                                      256          1          -    Covered              
        bin auto[53]                                      256          1          -    Covered              
        bin auto[54]                                      256          1          -    Covered              
        bin auto[55]                                      256          1          -    Covered              
        bin auto[56]                                      256          1          -    Covered              
        bin auto[57]                                      256          1          -    Covered              
        bin auto[58]                                      256          1          -    Covered              
        bin auto[59]                                      256          1          -    Covered              
        bin auto[60]                                      256          1          -    Covered              
        bin auto[61]                                      256          1          -    Covered              
        bin auto[62]                                      256          1          -    Covered              
        bin auto[63]                                    20185          1          -    Covered              
    Coverpoint imm5                                   100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     80557          1          -    Covered              
        bin auto[1]                                       128          1          -    Covered              
        bin auto[2]                                       128          1          -    Covered              
        bin auto[3]                                       128          1          -    Covered              
        bin auto[4]                                       128          1          -    Covered              
        bin auto[5]                                       128          1          -    Covered              
        bin auto[6]                                       128          1          -    Covered              
        bin auto[7]                                       128          1          -    Covered              
        bin auto[8]                                       128          1          -    Covered              
        bin auto[9]                                       128          1          -    Covered              
        bin auto[10]                                      128          1          -    Covered              
        bin auto[11]                                      128          1          -    Covered              
        bin auto[12]                                      128          1          -    Covered              
        bin auto[13]                                      128          1          -    Covered              
        bin auto[14]                                      128          1          -    Covered              
        bin auto[15]                                      128          1          -    Covered              
        bin auto[16]                                      128          1          -    Covered              
        bin auto[17]                                      128          1          -    Covered              
        bin auto[18]                                      128          1          -    Covered              
        bin auto[19]                                      128          1          -    Covered              
        bin auto[20]                                      128          1          -    Covered              
        bin auto[21]                                      128          1          -    Covered              
        bin auto[22]                                      128          1          -    Covered              
        bin auto[23]                                      128          1          -    Covered              
        bin auto[24]                                      128          1          -    Covered              
        bin auto[25]                                      128          1          -    Covered              
        bin auto[26]                                      128          1          -    Covered              
        bin auto[27]                                      128          1          -    Covered              
        bin auto[28]                                      128          1          -    Covered              
        bin auto[29]                                      128          1          -    Covered              
        bin auto[30]                                      128          1          -    Covered              
        bin auto[31]                                      191          1          -    Covered              
    Coverpoint nzp                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         4          1          -    Covered              
        bin auto[1]                                      2069          1          -    Covered              
        bin auto[2]                                      2048          1          -    Covered              
        bin auto[3]                                      2048          1          -    Covered              
        bin auto[4]                                      2048          1          -    Covered              
        bin auto[5]                                      2048          1          -    Covered              
        bin auto[6]                                      2048          1          -    Covered              
        bin auto[7]                                      2048          1          -    Covered              
    Cross cp_opcodeXmode                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ADD_mode_0                                512          1          -    Covered              
            bin ADD_mode_1                               2048          1          -    Covered              
            bin AND_mode_0                                512          1          -    Covered              
            bin AND_mode_1                               2055          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin JMP_modes                           32                     -    Occurred             
            ignore_bin BR_modes                         14361                     -    Occurred             
            ignore_bin STI_modes                         8600                     -    Occurred             
            ignore_bin STR_modes                         8192                     -    Occurred             
            ignore_bin ST_modes                          8191                     -    Occurred             
            ignore_bin LEA_modes                        11353                     -    Occurred             
            ignore_bin LDI_modes                        12287                     -    Occurred             
            ignore_bin LDR_modes                         8193                     -    Occurred             
            ignore_bin LD_modes                          8189                     -    Occurred             
            ignore_bin NOT_modes                           63                     -    Occurred             
    Cross cp_sr1Xsr2                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin sr1R0_sr2                               58645          1          -    Covered              
            bin sr1R1_sr2                                4233          1          -    Covered              
            bin sr1R2_sr2                                4233          1          -    Covered              
            bin sr1R3_sr2                                4233          1          -    Covered              
            bin sr1R4_sr2                                4233          1          -    Covered              
            bin sr1R5_sr2                                3618          1          -    Covered              
            bin sr1R6_sr2                                2697          1          -    Covered              
            bin sr1R7_sr2                                2696          1          -    Covered              
    Cross cp_opcodeXpc9                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LD_pc9                                   8189          1          -    Covered              
            bin LDI_pc9                                 12287          1          -    Covered              
            bin ST_pc9                                   8191          1          -    Covered              
            bin STI_pc9                                  8600          1          -    Covered              
    Cross cp_LDR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LDR_all                                  8193          1          -    Covered              
    Cross cp_STR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin STR_all                                  8192          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     193        38       155    19.68%

================================Statement Details================================

Statement Coverage for instance /decode_in_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    56              1                    ***0***     
    56              2                    ***0***     
    62              1                      84588     
    75              1                    ***0***     
    75              2                    ***0***     
    81              1                    ***0***     
    94              1                    ***0***     
    94              2                    ***0***     
    100             1                    ***0***     
    106             1                      84588     
    117             1                    ***0***     
    130             1                    ***0***     
    141             1                    ***0***     
    144             1                    ***0***     
    158             1                    ***0***     
    161             1                    ***0***     
    162             1                    ***0***     
    163             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    189             1                    ***0***     
    191             1                    ***0***     
    199             1                    ***0***     
    200             1                    ***0***     
    201             1                    ***0***     
    202             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
    205             1                    ***0***     
    206             1                    ***0***     
    207             1                    ***0***     
    208             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    211             1                    ***0***     
    212             1                    ***0***     
    214             1                    ***0***     
    215             1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    65              1                          4     
    75              1                      84588     
    76              1                      84588     
    77              1                      84588     
    78              1                      84588     
    79              1                      84588     
    81              1                      84588     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    163             1                          4     
    164             1                          4     
    165             1                          4     
    173             1                          4     
    183             1                    ***0***     
    184             1                      84588     
    185             1                      84588     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /decode_env_pkg
=== Design Unit: work.decode_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         3        13    18.75%

================================Branch Details================================

Branch Coverage for instance /decode_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/decode_env_pkg/src/decode_env_configuration.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                         4     Count coming in to IF
    61              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/decode_env_pkg/src/decode_predictor.svh
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74     1 (CP=(decode_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                    84588     Count coming in to IF
    109    1 (CP=(decode_env_configuration, uvm_component))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /decode_env_pkg --

  File ../../../verification_ip/environment_packages/decode_env_pkg/src/decode_env_configuration.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             




Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        38        15    71.69%

================================Statement Details================================

Statement Coverage for instance /decode_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/decode_env_pkg/src/decode_env_configuration.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    53              1                          4     
    56              1                          4     
    57              1                          4     
    60              1                          4     
    61              1                          4     
    71              1                          4     
    80              1                          4     
    93              1                    ***0***     
    119             1                          4     
    124             1                          4     
    125             1                          4     
    127             1                          4     
    128             1                          4     
  File ../../../verification_ip/environment_packages/decode_env_pkg/src/decode_predictor.svh
    33     1 (CP=(decode_env_configuration, uvm_component))                    ***0***     
    33     2 (CP=(decode_env_configuration, uvm_component))                    ***0***     
    73     1 (CP=(decode_env_configuration, uvm_component))                          4     
    74     1 (CP=(decode_env_configuration, uvm_component))                          4     
    82     1 (CP=(decode_env_configuration, uvm_component))                          4     
    83     1 (CP=(decode_env_configuration, uvm_component))                          4     
    94     1 (CP=(decode_env_configuration, uvm_component))                      84588     
    98     1 (CP=(decode_env_configuration, uvm_component))                      84588     
    103    1 (CP=(decode_env_configuration, uvm_component))                      84588     
    110    1 (CP=(decode_env_configuration, uvm_component))                      84588     
  File ../../../verification_ip/environment_packages/decode_env_pkg/src/decode_environment.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    56              1                          4     
    66              1                          4     
    67              1                          4     
    68              1                          4     
    69              1                          4     
    70              1                          4     
    71              1                          4     
    72              1                          4     
    73              1                          4     
    75              1                          4     
    76              1                          4     
    77              1                          4     
    92              1                          4     
    93              1                          4     
    94              1                          4     
    95              1                          4     
    112             1                          4     

=================================================================================
=== Instance: /fetch_out_pkg
=== Design Unit: work.fetch_out_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         6        86     6.52%

================================Branch Details================================

Branch Coverage for instance /fetch_out_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              2                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              5                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     84588     Count coming in to IF
    19              6                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    130                                    84588     Count coming in to IF
    130             1                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    148                                  ***0***     Count coming in to IF
    148             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    149                                  ***0***     Count coming in to IF
    149             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /fetch_out_pkg --

  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          4  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     171        35       136    20.46%

================================Statement Details================================

Statement Coverage for instance /fetch_out_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                     169176     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                      84588     
    19             10                    ***0***     
    45              1                    ***0***     
    45              2                    ***0***     
    51              1                      84588     
    64              1                    ***0***     
    64              2                    ***0***     
    70              1                    ***0***     
    83              1                    ***0***     
    83              2                    ***0***     
    89              1                    ***0***     
    95              1                     169176     
    106             1                     169176     
    119             1                    ***0***     
    130             1                    ***0***     
    133             1                      84588     
    149             1                    ***0***     
    152             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    155             1                    ***0***     
    169             1                    ***0***     
    171             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    65              1                          4     
    75              1                      84588     
    76              1                      84588     
    77              1                      84588     
    78              1                      84588     
    79              1                      84588     
    81              1                      84588     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    43              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    63              1                    ***0***     
    64              1                    ***0***     
    65              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /fetch_in_pkg
=== Design Unit: work.fetch_in_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         2        90     2.17%

================================Branch Details================================

Branch Coverage for instance /fetch_in_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_transaction.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    131                                  ***0***     Count coming in to IF
    131             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                  ***0***     Count coming in to IF
    146             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    167                                  ***0***     Count coming in to IF
    167             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                        4     Count coming in to IF
    128             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_driver.svh
------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    75              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_transaction_coverage.svh
------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_sequence_base.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_random_sequence.svh
------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_responder_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in2reg_adapter.svh
------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              3                    ***0***     
    17              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_agent.svh
------------------------------------IF Branch------------------------------------
    41                                         4     Count coming in to IF
    41              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /fetch_in_pkg --

  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_transaction.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       167 Item    1  (this.super.transaction_view_h == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.super.transaction_view_h == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:    ***0***  (this.super.transaction_view_h == 0)_0  -                             
  Row   2:    ***0***  (this.super.transaction_view_h == 0)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       67 Item    1  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                           Input Term   Covered  Reason for no coverage   Hint
                                                                          -----------  --------  -----------------------  --------------
  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                                                   -------------------------     
  Row   1:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_0  -                             
  Row   2:    ***0***  (this.configuration.initiator_responder == this.uvmf_base_pkg_hdl::super.RESPONDER)_1  -                             




----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       17 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       41 Item    1  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)
Condition totals: 0 of 1 input term covered = 0.00%

                                                                   Input Term   Covered  Reason for no coverage   Hint
                                                                  -----------  --------  -----------------------  --------------
  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                                           -------------------------     
  Row   1:          4  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_0  -                             
  Row   2:    ***0***  (this.configuration.active_passive == this.uvmf_base_pkg_hdl::super.ACTIVE)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     173        31       142    17.91%

================================Statement Details================================

Statement Coverage for instance /fetch_in_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_transaction.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    46              1                    ***0***     
    46              2                    ***0***     
    52              1                      84588     
    65              1                    ***0***     
    65              2                    ***0***     
    71              1                    ***0***     
    84              1                    ***0***     
    84              2                    ***0***     
    90              1                    ***0***     
    96              1                      84588     
    107             1                    ***0***     
    120             1                    ***0***     
    131             1                    ***0***     
    134             1                    ***0***     
    147             1                    ***0***     
    150             1                    ***0***     
    151             1                    ***0***     
    152             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    168             1                    ***0***     
    170             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    50              1                          4     
    50              2                          4     
    56              1                    ***0***     
    63              1                          4     
    65              1                          4     
    74              1                          4     
    75              1                          4     
    107             1                          4     
    109             1                          4     
    112             1                          4     
    118             1                          4     
    121             1                          4     
    128             1                    ***0***     
    137             1                          4     
    148             1                          4     
    156             1                          3     
    165             1                    ***0***     
    172             1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_driver.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                    ***0***     
    45              1                    ***0***     
    53              1                    ***0***     
    61              1                    ***0***     
    69              1                    ***0***     
    74              1                    ***0***     
    77              1                    ***0***     
    82              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh
    24              1                    ***0***     
    24              2                    ***0***     
    24              3                          4     
    38              1                          4     
    46              1                          4     
    56              1                          4     
    64              1                          4     
    65              1                          4     
    75              1                      84588     
    76              1                      84588     
    77              1                      84588     
    78              1                      84588     
    79              1                      84588     
    81              1                      84588     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_transaction_coverage.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
    46              1                    ***0***     
    54              1                    ***0***     
    64              1                    ***0***     
    65              1                    ***0***     
    66              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_sequence_base.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    47              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    85              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_random_sequence.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    21              4                    ***0***     
    21              5                    ***0***     
    21              6                    ***0***     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    28              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    42              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_responder_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    26              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
    32              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in2reg_adapter.svh
    17              1                    ***0***     
    17              2                    ***0***     
    17              3                    ***0***     
    17              4                    ***0***     
    17              5                    ***0***     
    17              6                    ***0***     
    17              7                    ***0***     
    17              8                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    26              1                    ***0***     
    33              1                    ***0***     
    40              1                    ***0***     
    50              1                    ***0***     
    65              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
  File ../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_agent.svh
    22              1                    ***0***     
    22              2                    ***0***     
    22              3                          4     
    32              1                          4     
    40              1                          4     
    45              1                    ***0***     

=================================================================================
=== Instance: /fetch_env_pkg
=== Design Unit: work.fetch_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18         4        14    22.22%

================================Branch Details================================

Branch Coverage for instance /fetch_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/fetch_env_pkg/src/fetch_env_configuration.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                         4     Count coming in to IF
    61              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../../verification_ip/environment_packages/fetch_env_pkg/src/fetch_predictor.svh
------------------------------------IF Branch------------------------------------
    74                                         4     Count coming in to IF
    74     1 (CP=(fetch_env_configuration, uvm_component))                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    96                                     84588     Count coming in to IF
    96     1 (CP=(fetch_env_configuration, uvm_component))                      84588     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    97                                     84588     Count coming in to IF
    97     1 (CP=(fetch_env_configuration, uvm_component))                    ***0***     
                                           84588     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fetch_env_pkg --

  File ../../../verification_ip/environment_packages/fetch_env_pkg/src/fetch_env_configuration.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             




Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      55        39        16    70.90%

================================Statement Details================================

Statement Coverage for instance /fetch_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/fetch_env_pkg/src/fetch_env_configuration.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    53              1                          4     
    56              1                          4     
    57              1                          4     
    60              1                          4     
    61              1                          4     
    71              1                          4     
    80              1                          4     
    93              1                    ***0***     
    119             1                          4     
    124             1                          4     
    125             1                          4     
    127             1                          4     
    128             1                          4     
  File ../../../verification_ip/environment_packages/fetch_env_pkg/src/fetch_predictor.svh
    33     1 (CP=(fetch_env_configuration, uvm_component))                    ***0***     
    33     2 (CP=(fetch_env_configuration, uvm_component))                    ***0***     
    73     1 (CP=(fetch_env_configuration, uvm_component))                          4     
    74     1 (CP=(fetch_env_configuration, uvm_component))                          4     
    82     1 (CP=(fetch_env_configuration, uvm_component))                          4     
    83     1 (CP=(fetch_env_configuration, uvm_component))                          4     
    95     1 (CP=(fetch_env_configuration, uvm_component))                      84588     
    96     1 (CP=(fetch_env_configuration, uvm_component))                      84588     
    97     1 (CP=(fetch_env_configuration, uvm_component))                    ***0***     
    99     1 (CP=(fetch_env_configuration, uvm_component))                      84588     
    100    1 (CP=(fetch_env_configuration, uvm_component))                      84588     
    110    1 (CP=(fetch_env_configuration, uvm_component))                      84588     
  File ../../../verification_ip/environment_packages/fetch_env_pkg/src/fetch_environment.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    56              1                          4     
    66              1                          4     
    67              1                          4     
    68              1                          4     
    69              1                          4     
    70              1                          4     
    71              1                          4     
    72              1                          4     
    73              1                          4     
    75              1                          4     
    76              1                          4     
    77              1                          4     
    92              1                          4     
    93              1                          4     
    94              1                          4     
    95              1                          4     
    112             1                          4     

=================================================================================
=== Instance: /lc3_env_pkg
=== Design Unit: work.lc3_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         1        11     8.33%

================================Branch Details================================

Branch Coverage for instance /lc3_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/lc3_env_pkg/src/lc3_env_configuration.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    97                                         4     Count coming in to IF
    97              1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /lc3_env_pkg --

  File ../../../verification_ip/environment_packages/lc3_env_pkg/src/lc3_env_configuration.svh
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      85        72        13    84.70%

================================Statement Details================================

Statement Coverage for instance /lc3_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../../verification_ip/environment_packages/lc3_env_pkg/src/lc3_env_configuration.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    83              1                          4     
    85              1                          4     
    86              1                          4     
    87              1                          4     
    88              1                          4     
    89              1                          4     
    90              1                          4     
    92              1                          4     
    93              1                          4     
    96              1                          4     
    97              1                          4     
    107             1                          4     
    116             1                          4     
    129             1                    ***0***     
    160             1                          4     
    163             1                          4     
    164             1                          4     
    166             1                          4     
    167             1                          4     
    168             1                          4     
    169             1                          4     
    171             1                          4     
    172             1                          4     
    173             1                          4     
    174             1                          4     
    176             1                          4     
    177             1                          4     
    178             1                          4     
    179             1                          4     
    181             1                          4     
    182             1                          4     
    183             1                          4     
    184             1                          4     
    186             1                          4     
    187             1                          4     
    188             1                          4     
    189             1                          4     
    191             1                          4     
    192             1                          4     
    196             1                          4     
    197             1                          4     
    199             1                          4     
    200             1                          4     
    204             1                          4     
    205             1                          4     
    206             1                          4     
    207             1                          4     
    208             1                          4     
    209             1                          4     
  File ../../../verification_ip/environment_packages/lc3_env_pkg/src/lc3_environment.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    67              1                          4     
    77              1                          4     
    78              1                          4     
    79              1                          4     
    80              1                          4     
    81              1                          4     
    82              1                          4     
    83              1                          4     
    84              1                          4     
    85              1                          4     
    86              1                          4     
    87              1                          4     
    88              1                          4     
    89              1                          4     
    90              1                          4     
    91              1                          4     
    92              1                          4     
    93              1                          4     
    95              1                          4     
    96              1                          4     
    97              1                          4     
    112             1                          4     
    129             1                          4     

=================================================================================
=== Instance: /lc3_sequences_pkg
=== Design Unit: work.lc3_sequences_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       144        21       123    14.58%

================================Branch Details================================

Branch Coverage for instance /lc3_sequences_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/sequences/src/lc3_bench_sequence_base.svh
------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              3                    ***0***     
    23              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                         4     Count coming in to IF
    84              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    90                                         4     Count coming in to IF
    90              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                         4     Count coming in to IF
    92              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                         4     Count coming in to IF
    94              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                         4     Count coming in to IF
    96              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    97                                   ***0***     Count coming in to IF
    97              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                         4     Count coming in to IF
    98              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                        4     Count coming in to IF
    100             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    102                                        4     Count coming in to IF
    102             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    103                                  ***0***     Count coming in to IF
    103             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                        4     Count coming in to IF
    104             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                  ***0***     Count coming in to IF
    105             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                        4     Count coming in to IF
    106             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    107                                  ***0***     Count coming in to IF
    107             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    108                                        4     Count coming in to IF
    108             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                  ***0***     Count coming in to IF
    109             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    110                                        4     Count coming in to IF
    110             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                        4     Count coming in to IF
    112             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                        4     Count coming in to IF
    114             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    116                                        4     Count coming in to IF
    116             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    157                                        2     Count coming in to IF
    157             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../tb/sequences/src/register_test_sequence.svh
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../tb/sequences/src/example_derived_test_sequence.svh
------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     
    20              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../tb/sequences/src/lc3_store_bench_sequence.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../tb/sequences/src/lc3_load_bench_sequence.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../tb/sequences/src/alu_directed_test_sequence.svh
------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              3                    ***0***     
    13              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../tb/sequences/src/br_jmp_sequence.svh
------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***     
    2               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14         0        14     0.00%

================================Condition Details================================

Condition Coverage for instance /lc3_sequences_pkg --

  File ../tb/sequences/src/lc3_bench_sequence_base.svh
----------------Focused Condition View-------------------
Line       23 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       23 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       13 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       13 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     202       106        96    52.47%

================================Statement Details================================

Statement Coverage for instance /lc3_sequences_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/sequences/src/lc3_bench_sequence_base.svh
    23              1                    ***0***     
    23              2                    ***0***     
    23              3                    ***0***     
    23              4                    ***0***     
    23              5                    ***0***     
    23              6                    ***0***     
    23              7                    ***0***     
    23              8                    ***0***     
    23              9                    ***0***     
    23             10                    ***0***     
    37              1                          4     
    80              1                          4     
    85              1                    ***0***     
    86              1                    ***0***     
    91              1                    ***0***     
    93              1                    ***0***     
    95              1                    ***0***     
    97              1                    ***0***     
    99              1                    ***0***     
    101             1                    ***0***     
    103             1                    ***0***     
    105             1                    ***0***     
    107             1                    ***0***     
    109             1                    ***0***     
    111             1                    ***0***     
    113             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    120             1                          4     
    121             1                          4     
    138             1                          2     
    139             1                          2     
    141             1                          2     
    142             1                          2     
    143             1                          2     
    144             1                          2     
    145             1                          2     
    146             1                          2     
    147             1                          2     
    148             1                          2     
    149             1                          2     
    150             1                          2     
    151             1                          2     
    152             1                          2     
    153             1                          2     
    154             1                          2     
    157             1                          2     
    160             1                          2     
    161             1                          2     
    173             1                          2     
    174             1                          2     
    175             1                          2     
    176             1                          2     
    177             1                          2     
    178             1                          2     
    179             1                          2     
    180             1                          2     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    184             1                          2     
    185             1                          2     
    186             1                          2     
  File ../tb/sequences/src/register_test_sequence.svh
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    26              1                    ***0***     
    38              1                    ***0***     
    39              1                    ***0***     
    40              1                    ***0***     
    41              1                    ***0***     
    42              1                    ***0***     
    43              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
    46              1                    ***0***     
    47              1                    ***0***     
    48              1                    ***0***     
    49              1                    ***0***     
    50              1                    ***0***     
    51              1                    ***0***     
  File ../tb/sequences/src/example_derived_test_sequence.svh
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                    ***0***     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    23              1                    ***0***     
  File ../tb/sequences/src/lc3_store_bench_sequence.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                          1     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    5               1                          1     
    7               1                          1     
  File ../tb/sequences/src/lc3_load_bench_sequence.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                          1     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    5               1                          1     
    7               1                          1     
  File ../tb/sequences/src/alu_directed_test_sequence.svh
    13              1                          1     
    13              2                    ***0***     
    13              3                    ***0***     
    13              4                    ***0***     
    13              5                    ***0***     
    13              6                          1     
    13              7                    ***0***     
    13              8                    ***0***     
    13              9                    ***0***     
    13             10                    ***0***     
    20              1                          1     
    23              1                          1     
    28              1                          1     
    29              1                          1     
    32              1                          1     
    33              1                          1     
    37              1                          1     
    38              1                          1     
    39              1                          1     
    40              1                          1     
    41              1                          1     
    42              1                          1     
    43              1                          1     
    44              1                          1     
    45              1                          1     
    46              1                          1     
    47              1                          1     
    48              1                          1     
    49              1                          1     
    50              1                          1     
    53              1                          1     
    58              1                          1     
    60              1                          1     
    65              1                          1     
    66              1                          1     
    67              1                          1     
    68              1                          1     
    69              1                          1     
    70              1                          1     
    71              1                          1     
    72              1                          1     
    73              1                          1     
    74              1                          1     
    75              1                          1     
    76              1                          1     
    77              1                          1     
    78              1                          1     
    81              1                          1     
  File ../tb/sequences/src/br_jmp_sequence.svh
    2               1                          1     
    2               2                    ***0***     
    2               3                    ***0***     
    2               4                    ***0***     
    2               5                    ***0***     
    2               6                          1     
    2               7                    ***0***     
    2               8                    ***0***     
    2               9                    ***0***     
    2              10                    ***0***     
    5               1                          1     
    9               1                          1     
    10              1                          1     
    13              1                          1     
    14              1                          1     
    15              1                          1     
    16              1                          1     
    17              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                          1     
    21              1                          1     
    22              1                          1     
    23              1                          1     
    24              1                          1     
    25              1                          1     
    26              1                          1     
    29              1                          1     
    33              1                          1     
    34              1                          1     
    37              1                          1     

=================================================================================
=== Instance: /lc3_tests_pkg
=== Design Unit: work.lc3_tests_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         4         4    50.00%

================================Branch Details================================

Branch Coverage for instance /lc3_tests_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/tests/src/alu_directed_test.svh
------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      55        31        24    56.36%

================================Statement Details================================

Statement Coverage for instance /lc3_tests_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/tests/src/test_top.svh
    27              1                    ***0***     
    27              2                    ***0***     
    27              3                    ***0***     
    30              1                          4     
    47              1                          4     
    73              1                          4     
    92              1                          4     
    95              1                          4     
    97              1                          4     
  File ../tb/tests/src/register_test.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    24              1                    ***0***     
    30              1                    ***0***     
    32              1                    ***0***     
    36              1                    ***0***     
  File ../tb/tests/src/example_derived_test.svh
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                    ***0***     
    24              1                    ***0***     
    30              1                    ***0***     
    32              1                    ***0***     
  File ../tb/tests/src/test_store.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                          2     
    4               1                          1     
    7               1                          1     
    9               1                          1     
    11              1                          1     
  File ../tb/tests/src/test_load.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                          2     
    4               1                          1     
    7               1                          1     
    8               1                          1     
    9               1                          1     
  File ../tb/tests/src/alu_directed_test.svh
    11              1                    ***0***     
    11              2                    ***0***     
    11              3                          2     
    14              1                          1     
    19              1                          1     
    22              1                          1     
    24              1                          1     
    28              1                          1     
    29              1                          1     
    30              1                          1     
    34              1                          1     
    35              1                          1     
  File ../tb/tests/src/br_jmp_test.svh
    2               1                    ***0***     
    2               2                    ***0***     
    2               3                          2     
    5               1                          1     
    9               1                          1     
    10              1                          1     
    15              1                          1     

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /decode_in_pkg/decode_in_transaction_coverage/decode_in_transaction_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   682        682          -                      
    missing/total bins:                                     0        682          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin AND_op                                       2567          1          -    Covered              
        bin ADD_op                                       2560          1          -    Covered              
        bin NOT_op                                         63          1          -    Covered              
        bin LD_op                                        8189          1          -    Covered              
        bin LDR_op                                       8193          1          -    Covered              
        bin LDI_op                                      12287          1          -    Covered              
        bin LEA_op                                      11353          1          -    Covered              
        bin ST_op                                        8191          1          -    Covered              
        bin STR_op                                       8192          1          -    Covered              
        bin STI_op                                       8600          1          -    Covered              
        bin BR_op                                       14361          1          -    Covered              
        bin JMP_op                                         32          1          -    Covered              
    Coverpoint cp_mode                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin mode_0                                      80422          1          -    Covered              
        bin mode_1                                       4166          1          -    Covered              
    Coverpoint cp_npc_in                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin npc_in_0                                        4          1          -    Covered              
        bin npc_in_others                               84584          1          -    Covered              
    Coverpoint cp_sr1                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr1_R0                                      58645          1          -    Covered              
        bin sr1_R1                                       4233          1          -    Covered              
        bin sr1_R2                                       4233          1          -    Covered              
        bin sr1_R3                                       4233          1          -    Covered              
        bin sr1_R4                                       4233          1          -    Covered              
        bin sr1_R5                                       3618          1          -    Covered              
        bin sr1_R6                                       2697          1          -    Covered              
        bin sr1_R7                                       2696          1          -    Covered              
    Coverpoint cp_sr2                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr2_R0                                      83692          1          -    Covered              
        bin sr2_R1                                        128          1          -    Covered              
        bin sr2_R2                                        128          1          -    Covered              
        bin sr2_R3                                        128          1          -    Covered              
        bin sr2_R4                                        128          1          -    Covered              
        bin sr2_R5                                        128          1          -    Covered              
        bin sr2_R6                                        128          1          -    Covered              
        bin sr2_R7                                        128          1          -    Covered              
    Coverpoint dr                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin dr_R0                                        4749          1          -    Covered              
        bin dr_R1                                        4748          1          -    Covered              
        bin dr_R2                                        4748          1          -    Covered              
        bin dr_R3                                        4748          1          -    Covered              
        bin dr_R4                                        4748          1          -    Covered              
        bin dr_R5                                        4748          1          -    Covered              
        bin dr_R6                                        4748          1          -    Covered              
        bin dr_R7                                       51351          1          -    Covered              
    Coverpoint baser                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     50274          1          -    Covered              
        bin auto[1]                                      2052          1          -    Covered              
        bin auto[2]                                      2052          1          -    Covered              
        bin auto[3]                                      2052          1          -    Covered              
        bin auto[4]                                      2052          1          -    Covered              
        bin auto[5]                                      2052          1          -    Covered              
        bin auto[6]                                      2052          1          -    Covered              
        bin auto[7]                                     22002          1          -    Covered              
    Coverpoint pcoffset9                              100.00%        100          -    Covered              
        covered/total bins:                               512        512          -                      
        missing/total bins:                                 0        512          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5337          1          -    Covered              
        bin auto[1]                                       117          1          -    Covered              
        bin auto[2]                                       110          1          -    Covered              
        bin auto[3]                                       110          1          -    Covered              
        bin auto[4]                                       110          1          -    Covered              
        bin auto[5]                                       110          1          -    Covered              
        bin auto[6]                                       110          1          -    Covered              
        bin auto[7]                                       110          1          -    Covered              
        bin auto[8]                                       110          1          -    Covered              
        bin auto[9]                                       110          1          -    Covered              
        bin auto[10]                                      110          1          -    Covered              
        bin auto[11]                                      110          1          -    Covered              
        bin auto[12]                                      110          1          -    Covered              
        bin auto[13]                                      110          1          -    Covered              
        bin auto[14]                                      110          1          -    Covered              
        bin auto[15]                                      110          1          -    Covered              
        bin auto[16]                                      110          1          -    Covered              
        bin auto[17]                                      110          1          -    Covered              
        bin auto[18]                                      110          1          -    Covered              
        bin auto[19]                                      110          1          -    Covered              
        bin auto[20]                                      110          1          -    Covered              
        bin auto[21]                                      110          1          -    Covered              
        bin auto[22]                                      110          1          -    Covered              
        bin auto[23]                                      110          1          -    Covered              
        bin auto[24]                                      110          1          -    Covered              
        bin auto[25]                                      110          1          -    Covered              
        bin auto[26]                                      110          1          -    Covered              
        bin auto[27]                                      110          1          -    Covered              
        bin auto[28]                                      110          1          -    Covered              
        bin auto[29]                                      110          1          -    Covered              
        bin auto[30]                                      110          1          -    Covered              
        bin auto[31]                                      110          1          -    Covered              
        bin auto[32]                                      110          1          -    Covered              
        bin auto[33]                                      110          1          -    Covered              
        bin auto[34]                                      110          1          -    Covered              
        bin auto[35]                                      110          1          -    Covered              
        bin auto[36]                                      110          1          -    Covered              
        bin auto[37]                                      110          1          -    Covered              
        bin auto[38]                                      110          1          -    Covered              
        bin auto[39]                                      110          1          -    Covered              
        bin auto[40]                                      110          1          -    Covered              
        bin auto[41]                                      110          1          -    Covered              
        bin auto[42]                                      110          1          -    Covered              
        bin auto[43]                                      110          1          -    Covered              
        bin auto[44]                                      110          1          -    Covered              
        bin auto[45]                                      110          1          -    Covered              
        bin auto[46]                                      110          1          -    Covered              
        bin auto[47]                                      110          1          -    Covered              
        bin auto[48]                                      110          1          -    Covered              
        bin auto[49]                                      110          1          -    Covered              
        bin auto[50]                                      110          1          -    Covered              
        bin auto[51]                                      110          1          -    Covered              
        bin auto[52]                                      110          1          -    Covered              
        bin auto[53]                                      110          1          -    Covered              
        bin auto[54]                                      110          1          -    Covered              
        bin auto[55]                                      110          1          -    Covered              
        bin auto[56]                                      110          1          -    Covered              
        bin auto[57]                                      110          1          -    Covered              
        bin auto[58]                                      110          1          -    Covered              
        bin auto[59]                                      110          1          -    Covered              
        bin auto[60]                                      110          1          -    Covered              
        bin auto[61]                                      110          1          -    Covered              
        bin auto[62]                                      110          1          -    Covered              
        bin auto[63]                                      110          1          -    Covered              
        bin auto[64]                                      110          1          -    Covered              
        bin auto[65]                                      110          1          -    Covered              
        bin auto[66]                                      110          1          -    Covered              
        bin auto[67]                                      110          1          -    Covered              
        bin auto[68]                                      110          1          -    Covered              
        bin auto[69]                                      110          1          -    Covered              
        bin auto[70]                                      110          1          -    Covered              
        bin auto[71]                                      110          1          -    Covered              
        bin auto[72]                                      110          1          -    Covered              
        bin auto[73]                                      110          1          -    Covered              
        bin auto[74]                                      110          1          -    Covered              
        bin auto[75]                                      110          1          -    Covered              
        bin auto[76]                                      110          1          -    Covered              
        bin auto[77]                                      110          1          -    Covered              
        bin auto[78]                                      110          1          -    Covered              
        bin auto[79]                                      110          1          -    Covered              
        bin auto[80]                                      110          1          -    Covered              
        bin auto[81]                                      110          1          -    Covered              
        bin auto[82]                                      110          1          -    Covered              
        bin auto[83]                                      110          1          -    Covered              
        bin auto[84]                                      110          1          -    Covered              
        bin auto[85]                                      110          1          -    Covered              
        bin auto[86]                                      110          1          -    Covered              
        bin auto[87]                                      110          1          -    Covered              
        bin auto[88]                                      110          1          -    Covered              
        bin auto[89]                                      110          1          -    Covered              
        bin auto[90]                                      110          1          -    Covered              
        bin auto[91]                                      110          1          -    Covered              
        bin auto[92]                                      110          1          -    Covered              
        bin auto[93]                                      110          1          -    Covered              
        bin auto[94]                                      110          1          -    Covered              
        bin auto[95]                                      110          1          -    Covered              
        bin auto[96]                                      110          1          -    Covered              
        bin auto[97]                                      110          1          -    Covered              
        bin auto[98]                                      110          1          -    Covered              
        bin auto[99]                                      110          1          -    Covered              
        bin auto[100]                                     110          1          -    Covered              
        bin auto[101]                                     110          1          -    Covered              
        bin auto[102]                                     110          1          -    Covered              
        bin auto[103]                                     110          1          -    Covered              
        bin auto[104]                                     110          1          -    Covered              
        bin auto[105]                                     110          1          -    Covered              
        bin auto[106]                                     110          1          -    Covered              
        bin auto[107]                                     110          1          -    Covered              
        bin auto[108]                                     110          1          -    Covered              
        bin auto[109]                                     110          1          -    Covered              
        bin auto[110]                                     110          1          -    Covered              
        bin auto[111]                                     110          1          -    Covered              
        bin auto[112]                                     110          1          -    Covered              
        bin auto[113]                                     110          1          -    Covered              
        bin auto[114]                                     110          1          -    Covered              
        bin auto[115]                                     110          1          -    Covered              
        bin auto[116]                                     110          1          -    Covered              
        bin auto[117]                                     110          1          -    Covered              
        bin auto[118]                                     110          1          -    Covered              
        bin auto[119]                                     110          1          -    Covered              
        bin auto[120]                                     110          1          -    Covered              
        bin auto[121]                                     110          1          -    Covered              
        bin auto[122]                                     110          1          -    Covered              
        bin auto[123]                                     110          1          -    Covered              
        bin auto[124]                                     110          1          -    Covered              
        bin auto[125]                                     110          1          -    Covered              
        bin auto[126]                                     110          1          -    Covered              
        bin auto[127]                                     110          1          -    Covered              
        bin auto[128]                                     110          1          -    Covered              
        bin auto[129]                                     110          1          -    Covered              
        bin auto[130]                                     110          1          -    Covered              
        bin auto[131]                                     110          1          -    Covered              
        bin auto[132]                                     110          1          -    Covered              
        bin auto[133]                                     110          1          -    Covered              
        bin auto[134]                                     110          1          -    Covered              
        bin auto[135]                                     110          1          -    Covered              
        bin auto[136]                                     110          1          -    Covered              
        bin auto[137]                                     110          1          -    Covered              
        bin auto[138]                                     110          1          -    Covered              
        bin auto[139]                                     110          1          -    Covered              
        bin auto[140]                                     110          1          -    Covered              
        bin auto[141]                                     110          1          -    Covered              
        bin auto[142]                                     110          1          -    Covered              
        bin auto[143]                                     110          1          -    Covered              
        bin auto[144]                                     110          1          -    Covered              
        bin auto[145]                                     110          1          -    Covered              
        bin auto[146]                                     110          1          -    Covered              
        bin auto[147]                                     110          1          -    Covered              
        bin auto[148]                                     110          1          -    Covered              
        bin auto[149]                                     110          1          -    Covered              
        bin auto[150]                                     110          1          -    Covered              
        bin auto[151]                                     110          1          -    Covered              
        bin auto[152]                                     110          1          -    Covered              
        bin auto[153]                                     110          1          -    Covered              
        bin auto[154]                                     110          1          -    Covered              
        bin auto[155]                                     110          1          -    Covered              
        bin auto[156]                                     110          1          -    Covered              
        bin auto[157]                                     110          1          -    Covered              
        bin auto[158]                                     110          1          -    Covered              
        bin auto[159]                                     110          1          -    Covered              
        bin auto[160]                                     110          1          -    Covered              
        bin auto[161]                                     110          1          -    Covered              
        bin auto[162]                                     110          1          -    Covered              
        bin auto[163]                                     110          1          -    Covered              
        bin auto[164]                                     110          1          -    Covered              
        bin auto[165]                                     110          1          -    Covered              
        bin auto[166]                                     110          1          -    Covered              
        bin auto[167]                                     110          1          -    Covered              
        bin auto[168]                                     110          1          -    Covered              
        bin auto[169]                                     110          1          -    Covered              
        bin auto[170]                                     110          1          -    Covered              
        bin auto[171]                                     110          1          -    Covered              
        bin auto[172]                                     110          1          -    Covered              
        bin auto[173]                                     110          1          -    Covered              
        bin auto[174]                                     110          1          -    Covered              
        bin auto[175]                                     110          1          -    Covered              
        bin auto[176]                                     110          1          -    Covered              
        bin auto[177]                                     110          1          -    Covered              
        bin auto[178]                                     110          1          -    Covered              
        bin auto[179]                                     110          1          -    Covered              
        bin auto[180]                                     110          1          -    Covered              
        bin auto[181]                                     110          1          -    Covered              
        bin auto[182]                                     110          1          -    Covered              
        bin auto[183]                                     110          1          -    Covered              
        bin auto[184]                                     110          1          -    Covered              
        bin auto[185]                                     110          1          -    Covered              
        bin auto[186]                                     110          1          -    Covered              
        bin auto[187]                                     110          1          -    Covered              
        bin auto[188]                                     110          1          -    Covered              
        bin auto[189]                                     110          1          -    Covered              
        bin auto[190]                                     110          1          -    Covered              
        bin auto[191]                                     110          1          -    Covered              
        bin auto[192]                                     110          1          -    Covered              
        bin auto[193]                                     110          1          -    Covered              
        bin auto[194]                                     110          1          -    Covered              
        bin auto[195]                                     110          1          -    Covered              
        bin auto[196]                                     110          1          -    Covered              
        bin auto[197]                                     110          1          -    Covered              
        bin auto[198]                                     110          1          -    Covered              
        bin auto[199]                                     110          1          -    Covered              
        bin auto[200]                                     110          1          -    Covered              
        bin auto[201]                                     110          1          -    Covered              
        bin auto[202]                                     110          1          -    Covered              
        bin auto[203]                                     110          1          -    Covered              
        bin auto[204]                                     110          1          -    Covered              
        bin auto[205]                                     110          1          -    Covered              
        bin auto[206]                                     110          1          -    Covered              
        bin auto[207]                                     110          1          -    Covered              
        bin auto[208]                                     110          1          -    Covered              
        bin auto[209]                                     110          1          -    Covered              
        bin auto[210]                                     110          1          -    Covered              
        bin auto[211]                                     110          1          -    Covered              
        bin auto[212]                                     110          1          -    Covered              
        bin auto[213]                                     110          1          -    Covered              
        bin auto[214]                                     110          1          -    Covered              
        bin auto[215]                                     110          1          -    Covered              
        bin auto[216]                                     110          1          -    Covered              
        bin auto[217]                                     110          1          -    Covered              
        bin auto[218]                                     110          1          -    Covered              
        bin auto[219]                                     110          1          -    Covered              
        bin auto[220]                                     110          1          -    Covered              
        bin auto[221]                                     110          1          -    Covered              
        bin auto[222]                                     110          1          -    Covered              
        bin auto[223]                                     110          1          -    Covered              
        bin auto[224]                                     110          1          -    Covered              
        bin auto[225]                                     110          1          -    Covered              
        bin auto[226]                                     110          1          -    Covered              
        bin auto[227]                                     110          1          -    Covered              
        bin auto[228]                                     110          1          -    Covered              
        bin auto[229]                                     110          1          -    Covered              
        bin auto[230]                                     110          1          -    Covered              
        bin auto[231]                                     110          1          -    Covered              
        bin auto[232]                                     110          1          -    Covered              
        bin auto[233]                                     110          1          -    Covered              
        bin auto[234]                                     110          1          -    Covered              
        bin auto[235]                                     110          1          -    Covered              
        bin auto[236]                                     110          1          -    Covered              
        bin auto[237]                                     110          1          -    Covered              
        bin auto[238]                                     110          1          -    Covered              
        bin auto[239]                                     110          1          -    Covered              
        bin auto[240]                                     110          1          -    Covered              
        bin auto[241]                                     110          1          -    Covered              
        bin auto[242]                                     110          1          -    Covered              
        bin auto[243]                                     110          1          -    Covered              
        bin auto[244]                                     110          1          -    Covered              
        bin auto[245]                                     110          1          -    Covered              
        bin auto[246]                                     110          1          -    Covered              
        bin auto[247]                                     110          1          -    Covered              
        bin auto[248]                                     110          1          -    Covered              
        bin auto[249]                                     110          1          -    Covered              
        bin auto[250]                                     110          1          -    Covered              
        bin auto[251]                                     110          1          -    Covered              
        bin auto[252]                                     110          1          -    Covered              
        bin auto[253]                                     110          1          -    Covered              
        bin auto[254]                                     110          1          -    Covered              
        bin auto[255]                                     110          1          -    Covered              
        bin auto[256]                                     110          1          -    Covered              
        bin auto[257]                                     110          1          -    Covered              
        bin auto[258]                                     110          1          -    Covered              
        bin auto[259]                                     110          1          -    Covered              
        bin auto[260]                                     110          1          -    Covered              
        bin auto[261]                                     110          1          -    Covered              
        bin auto[262]                                     110          1          -    Covered              
        bin auto[263]                                     110          1          -    Covered              
        bin auto[264]                                     110          1          -    Covered              
        bin auto[265]                                     110          1          -    Covered              
        bin auto[266]                                     110          1          -    Covered              
        bin auto[267]                                     110          1          -    Covered              
        bin auto[268]                                     110          1          -    Covered              
        bin auto[269]                                     110          1          -    Covered              
        bin auto[270]                                     110          1          -    Covered              
        bin auto[271]                                     110          1          -    Covered              
        bin auto[272]                                     110          1          -    Covered              
        bin auto[273]                                     110          1          -    Covered              
        bin auto[274]                                     110          1          -    Covered              
        bin auto[275]                                     110          1          -    Covered              
        bin auto[276]                                     110          1          -    Covered              
        bin auto[277]                                     110          1          -    Covered              
        bin auto[278]                                     110          1          -    Covered              
        bin auto[279]                                     110          1          -    Covered              
        bin auto[280]                                     110          1          -    Covered              
        bin auto[281]                                     110          1          -    Covered              
        bin auto[282]                                     110          1          -    Covered              
        bin auto[283]                                     110          1          -    Covered              
        bin auto[284]                                     110          1          -    Covered              
        bin auto[285]                                     110          1          -    Covered              
        bin auto[286]                                     110          1          -    Covered              
        bin auto[287]                                     110          1          -    Covered              
        bin auto[288]                                     110          1          -    Covered              
        bin auto[289]                                     110          1          -    Covered              
        bin auto[290]                                     110          1          -    Covered              
        bin auto[291]                                     110          1          -    Covered              
        bin auto[292]                                     110          1          -    Covered              
        bin auto[293]                                     110          1          -    Covered              
        bin auto[294]                                     110          1          -    Covered              
        bin auto[295]                                     110          1          -    Covered              
        bin auto[296]                                     110          1          -    Covered              
        bin auto[297]                                     110          1          -    Covered              
        bin auto[298]                                     110          1          -    Covered              
        bin auto[299]                                     110          1          -    Covered              
        bin auto[300]                                     110          1          -    Covered              
        bin auto[301]                                     110          1          -    Covered              
        bin auto[302]                                     110          1          -    Covered              
        bin auto[303]                                     110          1          -    Covered              
        bin auto[304]                                     110          1          -    Covered              
        bin auto[305]                                     110          1          -    Covered              
        bin auto[306]                                     110          1          -    Covered              
        bin auto[307]                                     107          1          -    Covered              
        bin auto[308]                                     107          1          -    Covered              
        bin auto[309]                                     107          1          -    Covered              
        bin auto[310]                                     107          1          -    Covered              
        bin auto[311]                                     107          1          -    Covered              
        bin auto[312]                                     107          1          -    Covered              
        bin auto[313]                                     107          1          -    Covered              
        bin auto[314]                                     107          1          -    Covered              
        bin auto[315]                                     107          1          -    Covered              
        bin auto[316]                                     107          1          -    Covered              
        bin auto[317]                                     107          1          -    Covered              
        bin auto[318]                                     107          1          -    Covered              
        bin auto[319]                                     107          1          -    Covered              
        bin auto[320]                                     107          1          -    Covered              
        bin auto[321]                                     107          1          -    Covered              
        bin auto[322]                                     107          1          -    Covered              
        bin auto[323]                                     107          1          -    Covered              
        bin auto[324]                                     107          1          -    Covered              
        bin auto[325]                                     107          1          -    Covered              
        bin auto[326]                                     107          1          -    Covered              
        bin auto[327]                                     107          1          -    Covered              
        bin auto[328]                                     107          1          -    Covered              
        bin auto[329]                                     107          1          -    Covered              
        bin auto[330]                                     107          1          -    Covered              
        bin auto[331]                                     107          1          -    Covered              
        bin auto[332]                                     107          1          -    Covered              
        bin auto[333]                                     107          1          -    Covered              
        bin auto[334]                                     107          1          -    Covered              
        bin auto[335]                                     107          1          -    Covered              
        bin auto[336]                                     107          1          -    Covered              
        bin auto[337]                                     107          1          -    Covered              
        bin auto[338]                                     107          1          -    Covered              
        bin auto[339]                                     107          1          -    Covered              
        bin auto[340]                                     107          1          -    Covered              
        bin auto[341]                                     107          1          -    Covered              
        bin auto[342]                                     107          1          -    Covered              
        bin auto[343]                                     107          1          -    Covered              
        bin auto[344]                                     107          1          -    Covered              
        bin auto[345]                                     107          1          -    Covered              
        bin auto[346]                                     107          1          -    Covered              
        bin auto[347]                                     107          1          -    Covered              
        bin auto[348]                                     107          1          -    Covered              
        bin auto[349]                                     107          1          -    Covered              
        bin auto[350]                                     107          1          -    Covered              
        bin auto[351]                                     107          1          -    Covered              
        bin auto[352]                                     107          1          -    Covered              
        bin auto[353]                                     107          1          -    Covered              
        bin auto[354]                                     107          1          -    Covered              
        bin auto[355]                                     107          1          -    Covered              
        bin auto[356]                                     107          1          -    Covered              
        bin auto[357]                                     107          1          -    Covered              
        bin auto[358]                                     107          1          -    Covered              
        bin auto[359]                                     107          1          -    Covered              
        bin auto[360]                                     107          1          -    Covered              
        bin auto[361]                                     107          1          -    Covered              
        bin auto[362]                                     107          1          -    Covered              
        bin auto[363]                                     107          1          -    Covered              
        bin auto[364]                                     107          1          -    Covered              
        bin auto[365]                                     107          1          -    Covered              
        bin auto[366]                                     107          1          -    Covered              
        bin auto[367]                                     107          1          -    Covered              
        bin auto[368]                                     107          1          -    Covered              
        bin auto[369]                                     107          1          -    Covered              
        bin auto[370]                                     107          1          -    Covered              
        bin auto[371]                                     107          1          -    Covered              
        bin auto[372]                                     107          1          -    Covered              
        bin auto[373]                                     107          1          -    Covered              
        bin auto[374]                                     107          1          -    Covered              
        bin auto[375]                                     107          1          -    Covered              
        bin auto[376]                                     107          1          -    Covered              
        bin auto[377]                                     107          1          -    Covered              
        bin auto[378]                                     107          1          -    Covered              
        bin auto[379]                                     107          1          -    Covered              
        bin auto[380]                                     107          1          -    Covered              
        bin auto[381]                                     107          1          -    Covered              
        bin auto[382]                                     107          1          -    Covered              
        bin auto[383]                                     107          1          -    Covered              
        bin auto[384]                                     107          1          -    Covered              
        bin auto[385]                                     107          1          -    Covered              
        bin auto[386]                                     107          1          -    Covered              
        bin auto[387]                                     107          1          -    Covered              
        bin auto[388]                                     107          1          -    Covered              
        bin auto[389]                                     107          1          -    Covered              
        bin auto[390]                                     107          1          -    Covered              
        bin auto[391]                                     107          1          -    Covered              
        bin auto[392]                                     107          1          -    Covered              
        bin auto[393]                                     107          1          -    Covered              
        bin auto[394]                                     107          1          -    Covered              
        bin auto[395]                                     107          1          -    Covered              
        bin auto[396]                                     107          1          -    Covered              
        bin auto[397]                                     107          1          -    Covered              
        bin auto[398]                                     107          1          -    Covered              
        bin auto[399]                                     107          1          -    Covered              
        bin auto[400]                                     107          1          -    Covered              
        bin auto[401]                                     107          1          -    Covered              
        bin auto[402]                                     107          1          -    Covered              
        bin auto[403]                                     107          1          -    Covered              
        bin auto[404]                                     107          1          -    Covered              
        bin auto[405]                                     107          1          -    Covered              
        bin auto[406]                                     107          1          -    Covered              
        bin auto[407]                                     107          1          -    Covered              
        bin auto[408]                                     107          1          -    Covered              
        bin auto[409]                                     107          1          -    Covered              
        bin auto[410]                                     107          1          -    Covered              
        bin auto[411]                                     107          1          -    Covered              
        bin auto[412]                                     107          1          -    Covered              
        bin auto[413]                                     107          1          -    Covered              
        bin auto[414]                                     107          1          -    Covered              
        bin auto[415]                                     107          1          -    Covered              
        bin auto[416]                                     107          1          -    Covered              
        bin auto[417]                                     107          1          -    Covered              
        bin auto[418]                                     107          1          -    Covered              
        bin auto[419]                                     107          1          -    Covered              
        bin auto[420]                                     107          1          -    Covered              
        bin auto[421]                                     107          1          -    Covered              
        bin auto[422]                                     107          1          -    Covered              
        bin auto[423]                                     107          1          -    Covered              
        bin auto[424]                                     107          1          -    Covered              
        bin auto[425]                                     107          1          -    Covered              
        bin auto[426]                                     107          1          -    Covered              
        bin auto[427]                                     107          1          -    Covered              
        bin auto[428]                                     107          1          -    Covered              
        bin auto[429]                                     107          1          -    Covered              
        bin auto[430]                                     107          1          -    Covered              
        bin auto[431]                                     107          1          -    Covered              
        bin auto[432]                                     107          1          -    Covered              
        bin auto[433]                                     107          1          -    Covered              
        bin auto[434]                                     107          1          -    Covered              
        bin auto[435]                                     107          1          -    Covered              
        bin auto[436]                                     107          1          -    Covered              
        bin auto[437]                                     107          1          -    Covered              
        bin auto[438]                                     107          1          -    Covered              
        bin auto[439]                                     107          1          -    Covered              
        bin auto[440]                                     107          1          -    Covered              
        bin auto[441]                                     107          1          -    Covered              
        bin auto[442]                                     107          1          -    Covered              
        bin auto[443]                                     107          1          -    Covered              
        bin auto[444]                                     107          1          -    Covered              
        bin auto[445]                                     107          1          -    Covered              
        bin auto[446]                                     107          1          -    Covered              
        bin auto[447]                                     107          1          -    Covered              
        bin auto[448]                                     107          1          -    Covered              
        bin auto[449]                                     107          1          -    Covered              
        bin auto[450]                                     107          1          -    Covered              
        bin auto[451]                                     107          1          -    Covered              
        bin auto[452]                                     107          1          -    Covered              
        bin auto[453]                                     107          1          -    Covered              
        bin auto[454]                                     107          1          -    Covered              
        bin auto[455]                                     107          1          -    Covered              
        bin auto[456]                                     107          1          -    Covered              
        bin auto[457]                                     107          1          -    Covered              
        bin auto[458]                                     107          1          -    Covered              
        bin auto[459]                                     107          1          -    Covered              
        bin auto[460]                                     107          1          -    Covered              
        bin auto[461]                                     107          1          -    Covered              
        bin auto[462]                                     107          1          -    Covered              
        bin auto[463]                                     107          1          -    Covered              
        bin auto[464]                                     107          1          -    Covered              
        bin auto[465]                                     107          1          -    Covered              
        bin auto[466]                                     107          1          -    Covered              
        bin auto[467]                                     107          1          -    Covered              
        bin auto[468]                                     107          1          -    Covered              
        bin auto[469]                                     107          1          -    Covered              
        bin auto[470]                                     107          1          -    Covered              
        bin auto[471]                                     107          1          -    Covered              
        bin auto[472]                                     107          1          -    Covered              
        bin auto[473]                                     107          1          -    Covered              
        bin auto[474]                                     107          1          -    Covered              
        bin auto[475]                                     107          1          -    Covered              
        bin auto[476]                                     107          1          -    Covered              
        bin auto[477]                                     107          1          -    Covered              
        bin auto[478]                                     107          1          -    Covered              
        bin auto[479]                                     107          1          -    Covered              
        bin auto[480]                                     107          1          -    Covered              
        bin auto[481]                                     107          1          -    Covered              
        bin auto[482]                                     107          1          -    Covered              
        bin auto[483]                                     107          1          -    Covered              
        bin auto[484]                                     107          1          -    Covered              
        bin auto[485]                                     107          1          -    Covered              
        bin auto[486]                                     107          1          -    Covered              
        bin auto[487]                                     107          1          -    Covered              
        bin auto[488]                                     107          1          -    Covered              
        bin auto[489]                                     107          1          -    Covered              
        bin auto[490]                                     107          1          -    Covered              
        bin auto[491]                                     107          1          -    Covered              
        bin auto[492]                                     107          1          -    Covered              
        bin auto[493]                                     107          1          -    Covered              
        bin auto[494]                                     107          1          -    Covered              
        bin auto[495]                                     107          1          -    Covered              
        bin auto[496]                                     107          1          -    Covered              
        bin auto[497]                                     107          1          -    Covered              
        bin auto[498]                                     107          1          -    Covered              
        bin auto[499]                                     107          1          -    Covered              
        bin auto[500]                                     107          1          -    Covered              
        bin auto[501]                                     107          1          -    Covered              
        bin auto[502]                                     107          1          -    Covered              
        bin auto[503]                                     107          1          -    Covered              
        bin auto[504]                                     107          1          -    Covered              
        bin auto[505]                                     107          1          -    Covered              
        bin auto[506]                                     107          1          -    Covered              
        bin auto[507]                                     107          1          -    Covered              
        bin auto[508]                                     107          1          -    Covered              
        bin auto[509]                                     107          1          -    Covered              
        bin auto[510]                                     107          1          -    Covered              
        bin auto[511]                                   23756          1          -    Covered              
    Coverpoint pcoffset6                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     48531          1          -    Covered              
        bin auto[1]                                       256          1          -    Covered              
        bin auto[2]                                       256          1          -    Covered              
        bin auto[3]                                       256          1          -    Covered              
        bin auto[4]                                       256          1          -    Covered              
        bin auto[5]                                       256          1          -    Covered              
        bin auto[6]                                       256          1          -    Covered              
        bin auto[7]                                       256          1          -    Covered              
        bin auto[8]                                       256          1          -    Covered              
        bin auto[9]                                       256          1          -    Covered              
        bin auto[10]                                      256          1          -    Covered              
        bin auto[11]                                      256          1          -    Covered              
        bin auto[12]                                      256          1          -    Covered              
        bin auto[13]                                      256          1          -    Covered              
        bin auto[14]                                      256          1          -    Covered              
        bin auto[15]                                      256          1          -    Covered              
        bin auto[16]                                      256          1          -    Covered              
        bin auto[17]                                      256          1          -    Covered              
        bin auto[18]                                      256          1          -    Covered              
        bin auto[19]                                      256          1          -    Covered              
        bin auto[20]                                      256          1          -    Covered              
        bin auto[21]                                      256          1          -    Covered              
        bin auto[22]                                      256          1          -    Covered              
        bin auto[23]                                      256          1          -    Covered              
        bin auto[24]                                      256          1          -    Covered              
        bin auto[25]                                      256          1          -    Covered              
        bin auto[26]                                      256          1          -    Covered              
        bin auto[27]                                      256          1          -    Covered              
        bin auto[28]                                      256          1          -    Covered              
        bin auto[29]                                      256          1          -    Covered              
        bin auto[30]                                      256          1          -    Covered              
        bin auto[31]                                      256          1          -    Covered              
        bin auto[32]                                      256          1          -    Covered              
        bin auto[33]                                      256          1          -    Covered              
        bin auto[34]                                      256          1          -    Covered              
        bin auto[35]                                      256          1          -    Covered              
        bin auto[36]                                      256          1          -    Covered              
        bin auto[37]                                      256          1          -    Covered              
        bin auto[38]                                      256          1          -    Covered              
        bin auto[39]                                      256          1          -    Covered              
        bin auto[40]                                      256          1          -    Covered              
        bin auto[41]                                      256          1          -    Covered              
        bin auto[42]                                      256          1          -    Covered              
        bin auto[43]                                      256          1          -    Covered              
        bin auto[44]                                      256          1          -    Covered              
        bin auto[45]                                      256          1          -    Covered              
        bin auto[46]                                      256          1          -    Covered              
        bin auto[47]                                      256          1          -    Covered              
        bin auto[48]                                      256          1          -    Covered              
        bin auto[49]                                      256          1          -    Covered              
        bin auto[50]                                      256          1          -    Covered              
        bin auto[51]                                      256          1          -    Covered              
        bin auto[52]                                      256          1          -    Covered              
        bin auto[53]                                      256          1          -    Covered              
        bin auto[54]                                      256          1          -    Covered              
        bin auto[55]                                      256          1          -    Covered              
        bin auto[56]                                      256          1          -    Covered              
        bin auto[57]                                      256          1          -    Covered              
        bin auto[58]                                      256          1          -    Covered              
        bin auto[59]                                      256          1          -    Covered              
        bin auto[60]                                      256          1          -    Covered              
        bin auto[61]                                      256          1          -    Covered              
        bin auto[62]                                      256          1          -    Covered              
        bin auto[63]                                    20185          1          -    Covered              
    Coverpoint imm5                                   100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     80557          1          -    Covered              
        bin auto[1]                                       128          1          -    Covered              
        bin auto[2]                                       128          1          -    Covered              
        bin auto[3]                                       128          1          -    Covered              
        bin auto[4]                                       128          1          -    Covered              
        bin auto[5]                                       128          1          -    Covered              
        bin auto[6]                                       128          1          -    Covered              
        bin auto[7]                                       128          1          -    Covered              
        bin auto[8]                                       128          1          -    Covered              
        bin auto[9]                                       128          1          -    Covered              
        bin auto[10]                                      128          1          -    Covered              
        bin auto[11]                                      128          1          -    Covered              
        bin auto[12]                                      128          1          -    Covered              
        bin auto[13]                                      128          1          -    Covered              
        bin auto[14]                                      128          1          -    Covered              
        bin auto[15]                                      128          1          -    Covered              
        bin auto[16]                                      128          1          -    Covered              
        bin auto[17]                                      128          1          -    Covered              
        bin auto[18]                                      128          1          -    Covered              
        bin auto[19]                                      128          1          -    Covered              
        bin auto[20]                                      128          1          -    Covered              
        bin auto[21]                                      128          1          -    Covered              
        bin auto[22]                                      128          1          -    Covered              
        bin auto[23]                                      128          1          -    Covered              
        bin auto[24]                                      128          1          -    Covered              
        bin auto[25]                                      128          1          -    Covered              
        bin auto[26]                                      128          1          -    Covered              
        bin auto[27]                                      128          1          -    Covered              
        bin auto[28]                                      128          1          -    Covered              
        bin auto[29]                                      128          1          -    Covered              
        bin auto[30]                                      128          1          -    Covered              
        bin auto[31]                                      191          1          -    Covered              
    Coverpoint nzp                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         4          1          -    Covered              
        bin auto[1]                                      2069          1          -    Covered              
        bin auto[2]                                      2048          1          -    Covered              
        bin auto[3]                                      2048          1          -    Covered              
        bin auto[4]                                      2048          1          -    Covered              
        bin auto[5]                                      2048          1          -    Covered              
        bin auto[6]                                      2048          1          -    Covered              
        bin auto[7]                                      2048          1          -    Covered              
    Cross cp_opcodeXmode                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ADD_mode_0                                512          1          -    Covered              
            bin ADD_mode_1                               2048          1          -    Covered              
            bin AND_mode_0                                512          1          -    Covered              
            bin AND_mode_1                               2055          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin JMP_modes                           32                     -    Occurred             
            ignore_bin BR_modes                         14361                     -    Occurred             
            ignore_bin STI_modes                         8600                     -    Occurred             
            ignore_bin STR_modes                         8192                     -    Occurred             
            ignore_bin ST_modes                          8191                     -    Occurred             
            ignore_bin LEA_modes                        11353                     -    Occurred             
            ignore_bin LDI_modes                        12287                     -    Occurred             
            ignore_bin LDR_modes                         8193                     -    Occurred             
            ignore_bin LD_modes                          8189                     -    Occurred             
            ignore_bin NOT_modes                           63                     -    Occurred             
    Cross cp_sr1Xsr2                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin sr1R0_sr2                               58645          1          -    Covered              
            bin sr1R1_sr2                                4233          1          -    Covered              
            bin sr1R2_sr2                                4233          1          -    Covered              
            bin sr1R3_sr2                                4233          1          -    Covered              
            bin sr1R4_sr2                                4233          1          -    Covered              
            bin sr1R5_sr2                                3618          1          -    Covered              
            bin sr1R6_sr2                                2697          1          -    Covered              
            bin sr1R7_sr2                                2696          1          -    Covered              
    Cross cp_opcodeXpc9                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LD_pc9                                   8189          1          -    Covered              
            bin LDI_pc9                                 12287          1          -    Covered              
            bin ST_pc9                                   8191          1          -    Covered              
            bin STI_pc9                                  8600          1          -    Covered              
    Cross cp_LDR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LDR_all                                  8193          1          -    Covered              
    Cross cp_STR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin STR_all                                  8192          1          -    Covered              
 Covergroup instance decode_in_transaction_cg_uvm_test_top.environment.decode_env.decode_in_agent.decode_in_agent_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   682        682          -                      
    missing/total bins:                                     0        682          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin AND_op                                       2567          1          -    Covered              
        bin ADD_op                                       2560          1          -    Covered              
        bin NOT_op                                         63          1          -    Covered              
        bin LD_op                                        8189          1          -    Covered              
        bin LDR_op                                       8193          1          -    Covered              
        bin LDI_op                                      12287          1          -    Covered              
        bin LEA_op                                      11353          1          -    Covered              
        bin ST_op                                        8191          1          -    Covered              
        bin STR_op                                       8192          1          -    Covered              
        bin STI_op                                       8600          1          -    Covered              
        bin BR_op                                       14361          1          -    Covered              
        bin JMP_op                                         32          1          -    Covered              
    Coverpoint cp_mode                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin mode_0                                      80422          1          -    Covered              
        bin mode_1                                       4166          1          -    Covered              
    Coverpoint cp_npc_in                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin npc_in_0                                        4          1          -    Covered              
        bin npc_in_others                               84584          1          -    Covered              
    Coverpoint cp_sr1                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr1_R0                                      58645          1          -    Covered              
        bin sr1_R1                                       4233          1          -    Covered              
        bin sr1_R2                                       4233          1          -    Covered              
        bin sr1_R3                                       4233          1          -    Covered              
        bin sr1_R4                                       4233          1          -    Covered              
        bin sr1_R5                                       3618          1          -    Covered              
        bin sr1_R6                                       2697          1          -    Covered              
        bin sr1_R7                                       2696          1          -    Covered              
    Coverpoint cp_sr2                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin sr2_R0                                      83692          1          -    Covered              
        bin sr2_R1                                        128          1          -    Covered              
        bin sr2_R2                                        128          1          -    Covered              
        bin sr2_R3                                        128          1          -    Covered              
        bin sr2_R4                                        128          1          -    Covered              
        bin sr2_R5                                        128          1          -    Covered              
        bin sr2_R6                                        128          1          -    Covered              
        bin sr2_R7                                        128          1          -    Covered              
    Coverpoint dr                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin dr_R0                                        4749          1          -    Covered              
        bin dr_R1                                        4748          1          -    Covered              
        bin dr_R2                                        4748          1          -    Covered              
        bin dr_R3                                        4748          1          -    Covered              
        bin dr_R4                                        4748          1          -    Covered              
        bin dr_R5                                        4748          1          -    Covered              
        bin dr_R6                                        4748          1          -    Covered              
        bin dr_R7                                       51351          1          -    Covered              
    Coverpoint baser                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     50274          1          -    Covered              
        bin auto[1]                                      2052          1          -    Covered              
        bin auto[2]                                      2052          1          -    Covered              
        bin auto[3]                                      2052          1          -    Covered              
        bin auto[4]                                      2052          1          -    Covered              
        bin auto[5]                                      2052          1          -    Covered              
        bin auto[6]                                      2052          1          -    Covered              
        bin auto[7]                                     22002          1          -    Covered              
    Coverpoint pcoffset9                              100.00%        100          -    Covered              
        covered/total bins:                               512        512          -                      
        missing/total bins:                                 0        512          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5337          1          -    Covered              
        bin auto[1]                                       117          1          -    Covered              
        bin auto[2]                                       110          1          -    Covered              
        bin auto[3]                                       110          1          -    Covered              
        bin auto[4]                                       110          1          -    Covered              
        bin auto[5]                                       110          1          -    Covered              
        bin auto[6]                                       110          1          -    Covered              
        bin auto[7]                                       110          1          -    Covered              
        bin auto[8]                                       110          1          -    Covered              
        bin auto[9]                                       110          1          -    Covered              
        bin auto[10]                                      110          1          -    Covered              
        bin auto[11]                                      110          1          -    Covered              
        bin auto[12]                                      110          1          -    Covered              
        bin auto[13]                                      110          1          -    Covered              
        bin auto[14]                                      110          1          -    Covered              
        bin auto[15]                                      110          1          -    Covered              
        bin auto[16]                                      110          1          -    Covered              
        bin auto[17]                                      110          1          -    Covered              
        bin auto[18]                                      110          1          -    Covered              
        bin auto[19]                                      110          1          -    Covered              
        bin auto[20]                                      110          1          -    Covered              
        bin auto[21]                                      110          1          -    Covered              
        bin auto[22]                                      110          1          -    Covered              
        bin auto[23]                                      110          1          -    Covered              
        bin auto[24]                                      110          1          -    Covered              
        bin auto[25]                                      110          1          -    Covered              
        bin auto[26]                                      110          1          -    Covered              
        bin auto[27]                                      110          1          -    Covered              
        bin auto[28]                                      110          1          -    Covered              
        bin auto[29]                                      110          1          -    Covered              
        bin auto[30]                                      110          1          -    Covered              
        bin auto[31]                                      110          1          -    Covered              
        bin auto[32]                                      110          1          -    Covered              
        bin auto[33]                                      110          1          -    Covered              
        bin auto[34]                                      110          1          -    Covered              
        bin auto[35]                                      110          1          -    Covered              
        bin auto[36]                                      110          1          -    Covered              
        bin auto[37]                                      110          1          -    Covered              
        bin auto[38]                                      110          1          -    Covered              
        bin auto[39]                                      110          1          -    Covered              
        bin auto[40]                                      110          1          -    Covered              
        bin auto[41]                                      110          1          -    Covered              
        bin auto[42]                                      110          1          -    Covered              
        bin auto[43]                                      110          1          -    Covered              
        bin auto[44]                                      110          1          -    Covered              
        bin auto[45]                                      110          1          -    Covered              
        bin auto[46]                                      110          1          -    Covered              
        bin auto[47]                                      110          1          -    Covered              
        bin auto[48]                                      110          1          -    Covered              
        bin auto[49]                                      110          1          -    Covered              
        bin auto[50]                                      110          1          -    Covered              
        bin auto[51]                                      110          1          -    Covered              
        bin auto[52]                                      110          1          -    Covered              
        bin auto[53]                                      110          1          -    Covered              
        bin auto[54]                                      110          1          -    Covered              
        bin auto[55]                                      110          1          -    Covered              
        bin auto[56]                                      110          1          -    Covered              
        bin auto[57]                                      110          1          -    Covered              
        bin auto[58]                                      110          1          -    Covered              
        bin auto[59]                                      110          1          -    Covered              
        bin auto[60]                                      110          1          -    Covered              
        bin auto[61]                                      110          1          -    Covered              
        bin auto[62]                                      110          1          -    Covered              
        bin auto[63]                                      110          1          -    Covered              
        bin auto[64]                                      110          1          -    Covered              
        bin auto[65]                                      110          1          -    Covered              
        bin auto[66]                                      110          1          -    Covered              
        bin auto[67]                                      110          1          -    Covered              
        bin auto[68]                                      110          1          -    Covered              
        bin auto[69]                                      110          1          -    Covered              
        bin auto[70]                                      110          1          -    Covered              
        bin auto[71]                                      110          1          -    Covered              
        bin auto[72]                                      110          1          -    Covered              
        bin auto[73]                                      110          1          -    Covered              
        bin auto[74]                                      110          1          -    Covered              
        bin auto[75]                                      110          1          -    Covered              
        bin auto[76]                                      110          1          -    Covered              
        bin auto[77]                                      110          1          -    Covered              
        bin auto[78]                                      110          1          -    Covered              
        bin auto[79]                                      110          1          -    Covered              
        bin auto[80]                                      110          1          -    Covered              
        bin auto[81]                                      110          1          -    Covered              
        bin auto[82]                                      110          1          -    Covered              
        bin auto[83]                                      110          1          -    Covered              
        bin auto[84]                                      110          1          -    Covered              
        bin auto[85]                                      110          1          -    Covered              
        bin auto[86]                                      110          1          -    Covered              
        bin auto[87]                                      110          1          -    Covered              
        bin auto[88]                                      110          1          -    Covered              
        bin auto[89]                                      110          1          -    Covered              
        bin auto[90]                                      110          1          -    Covered              
        bin auto[91]                                      110          1          -    Covered              
        bin auto[92]                                      110          1          -    Covered              
        bin auto[93]                                      110          1          -    Covered              
        bin auto[94]                                      110          1          -    Covered              
        bin auto[95]                                      110          1          -    Covered              
        bin auto[96]                                      110          1          -    Covered              
        bin auto[97]                                      110          1          -    Covered              
        bin auto[98]                                      110          1          -    Covered              
        bin auto[99]                                      110          1          -    Covered              
        bin auto[100]                                     110          1          -    Covered              
        bin auto[101]                                     110          1          -    Covered              
        bin auto[102]                                     110          1          -    Covered              
        bin auto[103]                                     110          1          -    Covered              
        bin auto[104]                                     110          1          -    Covered              
        bin auto[105]                                     110          1          -    Covered              
        bin auto[106]                                     110          1          -    Covered              
        bin auto[107]                                     110          1          -    Covered              
        bin auto[108]                                     110          1          -    Covered              
        bin auto[109]                                     110          1          -    Covered              
        bin auto[110]                                     110          1          -    Covered              
        bin auto[111]                                     110          1          -    Covered              
        bin auto[112]                                     110          1          -    Covered              
        bin auto[113]                                     110          1          -    Covered              
        bin auto[114]                                     110          1          -    Covered              
        bin auto[115]                                     110          1          -    Covered              
        bin auto[116]                                     110          1          -    Covered              
        bin auto[117]                                     110          1          -    Covered              
        bin auto[118]                                     110          1          -    Covered              
        bin auto[119]                                     110          1          -    Covered              
        bin auto[120]                                     110          1          -    Covered              
        bin auto[121]                                     110          1          -    Covered              
        bin auto[122]                                     110          1          -    Covered              
        bin auto[123]                                     110          1          -    Covered              
        bin auto[124]                                     110          1          -    Covered              
        bin auto[125]                                     110          1          -    Covered              
        bin auto[126]                                     110          1          -    Covered              
        bin auto[127]                                     110          1          -    Covered              
        bin auto[128]                                     110          1          -    Covered              
        bin auto[129]                                     110          1          -    Covered              
        bin auto[130]                                     110          1          -    Covered              
        bin auto[131]                                     110          1          -    Covered              
        bin auto[132]                                     110          1          -    Covered              
        bin auto[133]                                     110          1          -    Covered              
        bin auto[134]                                     110          1          -    Covered              
        bin auto[135]                                     110          1          -    Covered              
        bin auto[136]                                     110          1          -    Covered              
        bin auto[137]                                     110          1          -    Covered              
        bin auto[138]                                     110          1          -    Covered              
        bin auto[139]                                     110          1          -    Covered              
        bin auto[140]                                     110          1          -    Covered              
        bin auto[141]                                     110          1          -    Covered              
        bin auto[142]                                     110          1          -    Covered              
        bin auto[143]                                     110          1          -    Covered              
        bin auto[144]                                     110          1          -    Covered              
        bin auto[145]                                     110          1          -    Covered              
        bin auto[146]                                     110          1          -    Covered              
        bin auto[147]                                     110          1          -    Covered              
        bin auto[148]                                     110          1          -    Covered              
        bin auto[149]                                     110          1          -    Covered              
        bin auto[150]                                     110          1          -    Covered              
        bin auto[151]                                     110          1          -    Covered              
        bin auto[152]                                     110          1          -    Covered              
        bin auto[153]                                     110          1          -    Covered              
        bin auto[154]                                     110          1          -    Covered              
        bin auto[155]                                     110          1          -    Covered              
        bin auto[156]                                     110          1          -    Covered              
        bin auto[157]                                     110          1          -    Covered              
        bin auto[158]                                     110          1          -    Covered              
        bin auto[159]                                     110          1          -    Covered              
        bin auto[160]                                     110          1          -    Covered              
        bin auto[161]                                     110          1          -    Covered              
        bin auto[162]                                     110          1          -    Covered              
        bin auto[163]                                     110          1          -    Covered              
        bin auto[164]                                     110          1          -    Covered              
        bin auto[165]                                     110          1          -    Covered              
        bin auto[166]                                     110          1          -    Covered              
        bin auto[167]                                     110          1          -    Covered              
        bin auto[168]                                     110          1          -    Covered              
        bin auto[169]                                     110          1          -    Covered              
        bin auto[170]                                     110          1          -    Covered              
        bin auto[171]                                     110          1          -    Covered              
        bin auto[172]                                     110          1          -    Covered              
        bin auto[173]                                     110          1          -    Covered              
        bin auto[174]                                     110          1          -    Covered              
        bin auto[175]                                     110          1          -    Covered              
        bin auto[176]                                     110          1          -    Covered              
        bin auto[177]                                     110          1          -    Covered              
        bin auto[178]                                     110          1          -    Covered              
        bin auto[179]                                     110          1          -    Covered              
        bin auto[180]                                     110          1          -    Covered              
        bin auto[181]                                     110          1          -    Covered              
        bin auto[182]                                     110          1          -    Covered              
        bin auto[183]                                     110          1          -    Covered              
        bin auto[184]                                     110          1          -    Covered              
        bin auto[185]                                     110          1          -    Covered              
        bin auto[186]                                     110          1          -    Covered              
        bin auto[187]                                     110          1          -    Covered              
        bin auto[188]                                     110          1          -    Covered              
        bin auto[189]                                     110          1          -    Covered              
        bin auto[190]                                     110          1          -    Covered              
        bin auto[191]                                     110          1          -    Covered              
        bin auto[192]                                     110          1          -    Covered              
        bin auto[193]                                     110          1          -    Covered              
        bin auto[194]                                     110          1          -    Covered              
        bin auto[195]                                     110          1          -    Covered              
        bin auto[196]                                     110          1          -    Covered              
        bin auto[197]                                     110          1          -    Covered              
        bin auto[198]                                     110          1          -    Covered              
        bin auto[199]                                     110          1          -    Covered              
        bin auto[200]                                     110          1          -    Covered              
        bin auto[201]                                     110          1          -    Covered              
        bin auto[202]                                     110          1          -    Covered              
        bin auto[203]                                     110          1          -    Covered              
        bin auto[204]                                     110          1          -    Covered              
        bin auto[205]                                     110          1          -    Covered              
        bin auto[206]                                     110          1          -    Covered              
        bin auto[207]                                     110          1          -    Covered              
        bin auto[208]                                     110          1          -    Covered              
        bin auto[209]                                     110          1          -    Covered              
        bin auto[210]                                     110          1          -    Covered              
        bin auto[211]                                     110          1          -    Covered              
        bin auto[212]                                     110          1          -    Covered              
        bin auto[213]                                     110          1          -    Covered              
        bin auto[214]                                     110          1          -    Covered              
        bin auto[215]                                     110          1          -    Covered              
        bin auto[216]                                     110          1          -    Covered              
        bin auto[217]                                     110          1          -    Covered              
        bin auto[218]                                     110          1          -    Covered              
        bin auto[219]                                     110          1          -    Covered              
        bin auto[220]                                     110          1          -    Covered              
        bin auto[221]                                     110          1          -    Covered              
        bin auto[222]                                     110          1          -    Covered              
        bin auto[223]                                     110          1          -    Covered              
        bin auto[224]                                     110          1          -    Covered              
        bin auto[225]                                     110          1          -    Covered              
        bin auto[226]                                     110          1          -    Covered              
        bin auto[227]                                     110          1          -    Covered              
        bin auto[228]                                     110          1          -    Covered              
        bin auto[229]                                     110          1          -    Covered              
        bin auto[230]                                     110          1          -    Covered              
        bin auto[231]                                     110          1          -    Covered              
        bin auto[232]                                     110          1          -    Covered              
        bin auto[233]                                     110          1          -    Covered              
        bin auto[234]                                     110          1          -    Covered              
        bin auto[235]                                     110          1          -    Covered              
        bin auto[236]                                     110          1          -    Covered              
        bin auto[237]                                     110          1          -    Covered              
        bin auto[238]                                     110          1          -    Covered              
        bin auto[239]                                     110          1          -    Covered              
        bin auto[240]                                     110          1          -    Covered              
        bin auto[241]                                     110          1          -    Covered              
        bin auto[242]                                     110          1          -    Covered              
        bin auto[243]                                     110          1          -    Covered              
        bin auto[244]                                     110          1          -    Covered              
        bin auto[245]                                     110          1          -    Covered              
        bin auto[246]                                     110          1          -    Covered              
        bin auto[247]                                     110          1          -    Covered              
        bin auto[248]                                     110          1          -    Covered              
        bin auto[249]                                     110          1          -    Covered              
        bin auto[250]                                     110          1          -    Covered              
        bin auto[251]                                     110          1          -    Covered              
        bin auto[252]                                     110          1          -    Covered              
        bin auto[253]                                     110          1          -    Covered              
        bin auto[254]                                     110          1          -    Covered              
        bin auto[255]                                     110          1          -    Covered              
        bin auto[256]                                     110          1          -    Covered              
        bin auto[257]                                     110          1          -    Covered              
        bin auto[258]                                     110          1          -    Covered              
        bin auto[259]                                     110          1          -    Covered              
        bin auto[260]                                     110          1          -    Covered              
        bin auto[261]                                     110          1          -    Covered              
        bin auto[262]                                     110          1          -    Covered              
        bin auto[263]                                     110          1          -    Covered              
        bin auto[264]                                     110          1          -    Covered              
        bin auto[265]                                     110          1          -    Covered              
        bin auto[266]                                     110          1          -    Covered              
        bin auto[267]                                     110          1          -    Covered              
        bin auto[268]                                     110          1          -    Covered              
        bin auto[269]                                     110          1          -    Covered              
        bin auto[270]                                     110          1          -    Covered              
        bin auto[271]                                     110          1          -    Covered              
        bin auto[272]                                     110          1          -    Covered              
        bin auto[273]                                     110          1          -    Covered              
        bin auto[274]                                     110          1          -    Covered              
        bin auto[275]                                     110          1          -    Covered              
        bin auto[276]                                     110          1          -    Covered              
        bin auto[277]                                     110          1          -    Covered              
        bin auto[278]                                     110          1          -    Covered              
        bin auto[279]                                     110          1          -    Covered              
        bin auto[280]                                     110          1          -    Covered              
        bin auto[281]                                     110          1          -    Covered              
        bin auto[282]                                     110          1          -    Covered              
        bin auto[283]                                     110          1          -    Covered              
        bin auto[284]                                     110          1          -    Covered              
        bin auto[285]                                     110          1          -    Covered              
        bin auto[286]                                     110          1          -    Covered              
        bin auto[287]                                     110          1          -    Covered              
        bin auto[288]                                     110          1          -    Covered              
        bin auto[289]                                     110          1          -    Covered              
        bin auto[290]                                     110          1          -    Covered              
        bin auto[291]                                     110          1          -    Covered              
        bin auto[292]                                     110          1          -    Covered              
        bin auto[293]                                     110          1          -    Covered              
        bin auto[294]                                     110          1          -    Covered              
        bin auto[295]                                     110          1          -    Covered              
        bin auto[296]                                     110          1          -    Covered              
        bin auto[297]                                     110          1          -    Covered              
        bin auto[298]                                     110          1          -    Covered              
        bin auto[299]                                     110          1          -    Covered              
        bin auto[300]                                     110          1          -    Covered              
        bin auto[301]                                     110          1          -    Covered              
        bin auto[302]                                     110          1          -    Covered              
        bin auto[303]                                     110          1          -    Covered              
        bin auto[304]                                     110          1          -    Covered              
        bin auto[305]                                     110          1          -    Covered              
        bin auto[306]                                     110          1          -    Covered              
        bin auto[307]                                     107          1          -    Covered              
        bin auto[308]                                     107          1          -    Covered              
        bin auto[309]                                     107          1          -    Covered              
        bin auto[310]                                     107          1          -    Covered              
        bin auto[311]                                     107          1          -    Covered              
        bin auto[312]                                     107          1          -    Covered              
        bin auto[313]                                     107          1          -    Covered              
        bin auto[314]                                     107          1          -    Covered              
        bin auto[315]                                     107          1          -    Covered              
        bin auto[316]                                     107          1          -    Covered              
        bin auto[317]                                     107          1          -    Covered              
        bin auto[318]                                     107          1          -    Covered              
        bin auto[319]                                     107          1          -    Covered              
        bin auto[320]                                     107          1          -    Covered              
        bin auto[321]                                     107          1          -    Covered              
        bin auto[322]                                     107          1          -    Covered              
        bin auto[323]                                     107          1          -    Covered              
        bin auto[324]                                     107          1          -    Covered              
        bin auto[325]                                     107          1          -    Covered              
        bin auto[326]                                     107          1          -    Covered              
        bin auto[327]                                     107          1          -    Covered              
        bin auto[328]                                     107          1          -    Covered              
        bin auto[329]                                     107          1          -    Covered              
        bin auto[330]                                     107          1          -    Covered              
        bin auto[331]                                     107          1          -    Covered              
        bin auto[332]                                     107          1          -    Covered              
        bin auto[333]                                     107          1          -    Covered              
        bin auto[334]                                     107          1          -    Covered              
        bin auto[335]                                     107          1          -    Covered              
        bin auto[336]                                     107          1          -    Covered              
        bin auto[337]                                     107          1          -    Covered              
        bin auto[338]                                     107          1          -    Covered              
        bin auto[339]                                     107          1          -    Covered              
        bin auto[340]                                     107          1          -    Covered              
        bin auto[341]                                     107          1          -    Covered              
        bin auto[342]                                     107          1          -    Covered              
        bin auto[343]                                     107          1          -    Covered              
        bin auto[344]                                     107          1          -    Covered              
        bin auto[345]                                     107          1          -    Covered              
        bin auto[346]                                     107          1          -    Covered              
        bin auto[347]                                     107          1          -    Covered              
        bin auto[348]                                     107          1          -    Covered              
        bin auto[349]                                     107          1          -    Covered              
        bin auto[350]                                     107          1          -    Covered              
        bin auto[351]                                     107          1          -    Covered              
        bin auto[352]                                     107          1          -    Covered              
        bin auto[353]                                     107          1          -    Covered              
        bin auto[354]                                     107          1          -    Covered              
        bin auto[355]                                     107          1          -    Covered              
        bin auto[356]                                     107          1          -    Covered              
        bin auto[357]                                     107          1          -    Covered              
        bin auto[358]                                     107          1          -    Covered              
        bin auto[359]                                     107          1          -    Covered              
        bin auto[360]                                     107          1          -    Covered              
        bin auto[361]                                     107          1          -    Covered              
        bin auto[362]                                     107          1          -    Covered              
        bin auto[363]                                     107          1          -    Covered              
        bin auto[364]                                     107          1          -    Covered              
        bin auto[365]                                     107          1          -    Covered              
        bin auto[366]                                     107          1          -    Covered              
        bin auto[367]                                     107          1          -    Covered              
        bin auto[368]                                     107          1          -    Covered              
        bin auto[369]                                     107          1          -    Covered              
        bin auto[370]                                     107          1          -    Covered              
        bin auto[371]                                     107          1          -    Covered              
        bin auto[372]                                     107          1          -    Covered              
        bin auto[373]                                     107          1          -    Covered              
        bin auto[374]                                     107          1          -    Covered              
        bin auto[375]                                     107          1          -    Covered              
        bin auto[376]                                     107          1          -    Covered              
        bin auto[377]                                     107          1          -    Covered              
        bin auto[378]                                     107          1          -    Covered              
        bin auto[379]                                     107          1          -    Covered              
        bin auto[380]                                     107          1          -    Covered              
        bin auto[381]                                     107          1          -    Covered              
        bin auto[382]                                     107          1          -    Covered              
        bin auto[383]                                     107          1          -    Covered              
        bin auto[384]                                     107          1          -    Covered              
        bin auto[385]                                     107          1          -    Covered              
        bin auto[386]                                     107          1          -    Covered              
        bin auto[387]                                     107          1          -    Covered              
        bin auto[388]                                     107          1          -    Covered              
        bin auto[389]                                     107          1          -    Covered              
        bin auto[390]                                     107          1          -    Covered              
        bin auto[391]                                     107          1          -    Covered              
        bin auto[392]                                     107          1          -    Covered              
        bin auto[393]                                     107          1          -    Covered              
        bin auto[394]                                     107          1          -    Covered              
        bin auto[395]                                     107          1          -    Covered              
        bin auto[396]                                     107          1          -    Covered              
        bin auto[397]                                     107          1          -    Covered              
        bin auto[398]                                     107          1          -    Covered              
        bin auto[399]                                     107          1          -    Covered              
        bin auto[400]                                     107          1          -    Covered              
        bin auto[401]                                     107          1          -    Covered              
        bin auto[402]                                     107          1          -    Covered              
        bin auto[403]                                     107          1          -    Covered              
        bin auto[404]                                     107          1          -    Covered              
        bin auto[405]                                     107          1          -    Covered              
        bin auto[406]                                     107          1          -    Covered              
        bin auto[407]                                     107          1          -    Covered              
        bin auto[408]                                     107          1          -    Covered              
        bin auto[409]                                     107          1          -    Covered              
        bin auto[410]                                     107          1          -    Covered              
        bin auto[411]                                     107          1          -    Covered              
        bin auto[412]                                     107          1          -    Covered              
        bin auto[413]                                     107          1          -    Covered              
        bin auto[414]                                     107          1          -    Covered              
        bin auto[415]                                     107          1          -    Covered              
        bin auto[416]                                     107          1          -    Covered              
        bin auto[417]                                     107          1          -    Covered              
        bin auto[418]                                     107          1          -    Covered              
        bin auto[419]                                     107          1          -    Covered              
        bin auto[420]                                     107          1          -    Covered              
        bin auto[421]                                     107          1          -    Covered              
        bin auto[422]                                     107          1          -    Covered              
        bin auto[423]                                     107          1          -    Covered              
        bin auto[424]                                     107          1          -    Covered              
        bin auto[425]                                     107          1          -    Covered              
        bin auto[426]                                     107          1          -    Covered              
        bin auto[427]                                     107          1          -    Covered              
        bin auto[428]                                     107          1          -    Covered              
        bin auto[429]                                     107          1          -    Covered              
        bin auto[430]                                     107          1          -    Covered              
        bin auto[431]                                     107          1          -    Covered              
        bin auto[432]                                     107          1          -    Covered              
        bin auto[433]                                     107          1          -    Covered              
        bin auto[434]                                     107          1          -    Covered              
        bin auto[435]                                     107          1          -    Covered              
        bin auto[436]                                     107          1          -    Covered              
        bin auto[437]                                     107          1          -    Covered              
        bin auto[438]                                     107          1          -    Covered              
        bin auto[439]                                     107          1          -    Covered              
        bin auto[440]                                     107          1          -    Covered              
        bin auto[441]                                     107          1          -    Covered              
        bin auto[442]                                     107          1          -    Covered              
        bin auto[443]                                     107          1          -    Covered              
        bin auto[444]                                     107          1          -    Covered              
        bin auto[445]                                     107          1          -    Covered              
        bin auto[446]                                     107          1          -    Covered              
        bin auto[447]                                     107          1          -    Covered              
        bin auto[448]                                     107          1          -    Covered              
        bin auto[449]                                     107          1          -    Covered              
        bin auto[450]                                     107          1          -    Covered              
        bin auto[451]                                     107          1          -    Covered              
        bin auto[452]                                     107          1          -    Covered              
        bin auto[453]                                     107          1          -    Covered              
        bin auto[454]                                     107          1          -    Covered              
        bin auto[455]                                     107          1          -    Covered              
        bin auto[456]                                     107          1          -    Covered              
        bin auto[457]                                     107          1          -    Covered              
        bin auto[458]                                     107          1          -    Covered              
        bin auto[459]                                     107          1          -    Covered              
        bin auto[460]                                     107          1          -    Covered              
        bin auto[461]                                     107          1          -    Covered              
        bin auto[462]                                     107          1          -    Covered              
        bin auto[463]                                     107          1          -    Covered              
        bin auto[464]                                     107          1          -    Covered              
        bin auto[465]                                     107          1          -    Covered              
        bin auto[466]                                     107          1          -    Covered              
        bin auto[467]                                     107          1          -    Covered              
        bin auto[468]                                     107          1          -    Covered              
        bin auto[469]                                     107          1          -    Covered              
        bin auto[470]                                     107          1          -    Covered              
        bin auto[471]                                     107          1          -    Covered              
        bin auto[472]                                     107          1          -    Covered              
        bin auto[473]                                     107          1          -    Covered              
        bin auto[474]                                     107          1          -    Covered              
        bin auto[475]                                     107          1          -    Covered              
        bin auto[476]                                     107          1          -    Covered              
        bin auto[477]                                     107          1          -    Covered              
        bin auto[478]                                     107          1          -    Covered              
        bin auto[479]                                     107          1          -    Covered              
        bin auto[480]                                     107          1          -    Covered              
        bin auto[481]                                     107          1          -    Covered              
        bin auto[482]                                     107          1          -    Covered              
        bin auto[483]                                     107          1          -    Covered              
        bin auto[484]                                     107          1          -    Covered              
        bin auto[485]                                     107          1          -    Covered              
        bin auto[486]                                     107          1          -    Covered              
        bin auto[487]                                     107          1          -    Covered              
        bin auto[488]                                     107          1          -    Covered              
        bin auto[489]                                     107          1          -    Covered              
        bin auto[490]                                     107          1          -    Covered              
        bin auto[491]                                     107          1          -    Covered              
        bin auto[492]                                     107          1          -    Covered              
        bin auto[493]                                     107          1          -    Covered              
        bin auto[494]                                     107          1          -    Covered              
        bin auto[495]                                     107          1          -    Covered              
        bin auto[496]                                     107          1          -    Covered              
        bin auto[497]                                     107          1          -    Covered              
        bin auto[498]                                     107          1          -    Covered              
        bin auto[499]                                     107          1          -    Covered              
        bin auto[500]                                     107          1          -    Covered              
        bin auto[501]                                     107          1          -    Covered              
        bin auto[502]                                     107          1          -    Covered              
        bin auto[503]                                     107          1          -    Covered              
        bin auto[504]                                     107          1          -    Covered              
        bin auto[505]                                     107          1          -    Covered              
        bin auto[506]                                     107          1          -    Covered              
        bin auto[507]                                     107          1          -    Covered              
        bin auto[508]                                     107          1          -    Covered              
        bin auto[509]                                     107          1          -    Covered              
        bin auto[510]                                     107          1          -    Covered              
        bin auto[511]                                   23756          1          -    Covered              
    Coverpoint pcoffset6                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     48531          1          -    Covered              
        bin auto[1]                                       256          1          -    Covered              
        bin auto[2]                                       256          1          -    Covered              
        bin auto[3]                                       256          1          -    Covered              
        bin auto[4]                                       256          1          -    Covered              
        bin auto[5]                                       256          1          -    Covered              
        bin auto[6]                                       256          1          -    Covered              
        bin auto[7]                                       256          1          -    Covered              
        bin auto[8]                                       256          1          -    Covered              
        bin auto[9]                                       256          1          -    Covered              
        bin auto[10]                                      256          1          -    Covered              
        bin auto[11]                                      256          1          -    Covered              
        bin auto[12]                                      256          1          -    Covered              
        bin auto[13]                                      256          1          -    Covered              
        bin auto[14]                                      256          1          -    Covered              
        bin auto[15]                                      256          1          -    Covered              
        bin auto[16]                                      256          1          -    Covered              
        bin auto[17]                                      256          1          -    Covered              
        bin auto[18]                                      256          1          -    Covered              
        bin auto[19]                                      256          1          -    Covered              
        bin auto[20]                                      256          1          -    Covered              
        bin auto[21]                                      256          1          -    Covered              
        bin auto[22]                                      256          1          -    Covered              
        bin auto[23]                                      256          1          -    Covered              
        bin auto[24]                                      256          1          -    Covered              
        bin auto[25]                                      256          1          -    Covered              
        bin auto[26]                                      256          1          -    Covered              
        bin auto[27]                                      256          1          -    Covered              
        bin auto[28]                                      256          1          -    Covered              
        bin auto[29]                                      256          1          -    Covered              
        bin auto[30]                                      256          1          -    Covered              
        bin auto[31]                                      256          1          -    Covered              
        bin auto[32]                                      256          1          -    Covered              
        bin auto[33]                                      256          1          -    Covered              
        bin auto[34]                                      256          1          -    Covered              
        bin auto[35]                                      256          1          -    Covered              
        bin auto[36]                                      256          1          -    Covered              
        bin auto[37]                                      256          1          -    Covered              
        bin auto[38]                                      256          1          -    Covered              
        bin auto[39]                                      256          1          -    Covered              
        bin auto[40]                                      256          1          -    Covered              
        bin auto[41]                                      256          1          -    Covered              
        bin auto[42]                                      256          1          -    Covered              
        bin auto[43]                                      256          1          -    Covered              
        bin auto[44]                                      256          1          -    Covered              
        bin auto[45]                                      256          1          -    Covered              
        bin auto[46]                                      256          1          -    Covered              
        bin auto[47]                                      256          1          -    Covered              
        bin auto[48]                                      256          1          -    Covered              
        bin auto[49]                                      256          1          -    Covered              
        bin auto[50]                                      256          1          -    Covered              
        bin auto[51]                                      256          1          -    Covered              
        bin auto[52]                                      256          1          -    Covered              
        bin auto[53]                                      256          1          -    Covered              
        bin auto[54]                                      256          1          -    Covered              
        bin auto[55]                                      256          1          -    Covered              
        bin auto[56]                                      256          1          -    Covered              
        bin auto[57]                                      256          1          -    Covered              
        bin auto[58]                                      256          1          -    Covered              
        bin auto[59]                                      256          1          -    Covered              
        bin auto[60]                                      256          1          -    Covered              
        bin auto[61]                                      256          1          -    Covered              
        bin auto[62]                                      256          1          -    Covered              
        bin auto[63]                                    20185          1          -    Covered              
    Coverpoint imm5                                   100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     80557          1          -    Covered              
        bin auto[1]                                       128          1          -    Covered              
        bin auto[2]                                       128          1          -    Covered              
        bin auto[3]                                       128          1          -    Covered              
        bin auto[4]                                       128          1          -    Covered              
        bin auto[5]                                       128          1          -    Covered              
        bin auto[6]                                       128          1          -    Covered              
        bin auto[7]                                       128          1          -    Covered              
        bin auto[8]                                       128          1          -    Covered              
        bin auto[9]                                       128          1          -    Covered              
        bin auto[10]                                      128          1          -    Covered              
        bin auto[11]                                      128          1          -    Covered              
        bin auto[12]                                      128          1          -    Covered              
        bin auto[13]                                      128          1          -    Covered              
        bin auto[14]                                      128          1          -    Covered              
        bin auto[15]                                      128          1          -    Covered              
        bin auto[16]                                      128          1          -    Covered              
        bin auto[17]                                      128          1          -    Covered              
        bin auto[18]                                      128          1          -    Covered              
        bin auto[19]                                      128          1          -    Covered              
        bin auto[20]                                      128          1          -    Covered              
        bin auto[21]                                      128          1          -    Covered              
        bin auto[22]                                      128          1          -    Covered              
        bin auto[23]                                      128          1          -    Covered              
        bin auto[24]                                      128          1          -    Covered              
        bin auto[25]                                      128          1          -    Covered              
        bin auto[26]                                      128          1          -    Covered              
        bin auto[27]                                      128          1          -    Covered              
        bin auto[28]                                      128          1          -    Covered              
        bin auto[29]                                      128          1          -    Covered              
        bin auto[30]                                      128          1          -    Covered              
        bin auto[31]                                      191          1          -    Covered              
    Coverpoint nzp                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         4          1          -    Covered              
        bin auto[1]                                      2069          1          -    Covered              
        bin auto[2]                                      2048          1          -    Covered              
        bin auto[3]                                      2048          1          -    Covered              
        bin auto[4]                                      2048          1          -    Covered              
        bin auto[5]                                      2048          1          -    Covered              
        bin auto[6]                                      2048          1          -    Covered              
        bin auto[7]                                      2048          1          -    Covered              
    Cross cp_opcodeXmode                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ADD_mode_0                                512          1          -    Covered              
            bin ADD_mode_1                               2048          1          -    Covered              
            bin AND_mode_0                                512          1          -    Covered              
            bin AND_mode_1                               2055          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin JMP_modes                           32                     -    Occurred             
            ignore_bin BR_modes                         14361                     -    Occurred             
            ignore_bin STI_modes                         8600                     -    Occurred             
            ignore_bin STR_modes                         8192                     -    Occurred             
            ignore_bin ST_modes                          8191                     -    Occurred             
            ignore_bin LEA_modes                        11353                     -    Occurred             
            ignore_bin LDI_modes                        12287                     -    Occurred             
            ignore_bin LDR_modes                         8193                     -    Occurred             
            ignore_bin LD_modes                          8189                     -    Occurred             
            ignore_bin NOT_modes                           63                     -    Occurred             
    Cross cp_sr1Xsr2                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin sr1R0_sr2                               58645          1          -    Covered              
            bin sr1R1_sr2                                4233          1          -    Covered              
            bin sr1R2_sr2                                4233          1          -    Covered              
            bin sr1R3_sr2                                4233          1          -    Covered              
            bin sr1R4_sr2                                4233          1          -    Covered              
            bin sr1R5_sr2                                3618          1          -    Covered              
            bin sr1R6_sr2                                2697          1          -    Covered              
            bin sr1R7_sr2                                2696          1          -    Covered              
    Cross cp_opcodeXpc9                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LD_pc9                                   8189          1          -    Covered              
            bin LDI_pc9                                 12287          1          -    Covered              
            bin ST_pc9                                   8191          1          -    Covered              
            bin STI_pc9                                  8600          1          -    Covered              
    Cross cp_LDR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin LDR_all                                  8193          1          -    Covered              
    Cross cp_STR_baser_pc6                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin STR_all                                  8192          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/lc3_prediction_pkg/execute_model/#ublk#31460295#70/immed__116
                     ../../../verification_ip/environment_packages/lc3_prediction_pkg/src/execute_model.svh(116)
                                                        0          4
/lc3_prediction_pkg/execute_model/#ublk#31460295#70/immed__115
                     ../../../verification_ip/environment_packages/lc3_prediction_pkg/src/execute_model.svh(115)
                                                        0          4

Total Coverage By Instance (filtered view): 98.36%

