{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651523411457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651523411472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 15:30:11 2022 " "Processing started: Mon May 02 15:30:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651523411472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651523411472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regFile -c regFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regFile -c regFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651523411472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651523411785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651523411785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523416406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651523416406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_8b " "Found entity 1: dff_8b" {  } { { "dff_8b.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/dff_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523416500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651523416500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regFile " "Elaborating entity \"regFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651523416672 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523416937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651523416937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst18 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst18\"" {  } { { "regFile.bdf" "inst18" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 80 1248 1368 256 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523416937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux81_8b.v 1 1 " "Using design file mux81_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux81_8b " "Found entity 1: mux81_8b" {  } { { "mux81_8b.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/mux81_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523417062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651523417062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_8b mux81_8b:inst9 " "Elaborating entity \"mux81_8b\" for hierarchy \"mux81_8b:inst9\"" {  } { { "regFile.bdf" "inst9" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 80 912 1072 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_8b dff_8b:inst10 " "Elaborating entity \"dff_8b\" for hierarchy \"dff_8b:inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417093 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_8b.v 1 1 " "Using design file reg_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8b " "Found entity 1: reg_8b" {  } { { "reg_8b.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/reg_8b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523417218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651523417218 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "reg_8b " "Found the following files while searching for definition of entity \"reg_8b\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "reg_8b.bdf " "File: reg_8b.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651523417218 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651523417218 "|regFile|reg_8b:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8b reg_8b:inst " "Elaborating entity \"reg_8b\" for hierarchy \"reg_8b:inst\"" {  } { { "regFile.bdf" "inst" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 424 560 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523417328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651523417328 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Register " "Found the following files while searching for definition of entity \"Register\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "Register.bdf " "File: Register.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651523417328 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651523417328 "|regFile|reg_8b:inst|Register:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register reg_8b:inst\|Register:b2v_inst " "Elaborating entity \"Register\" for hierarchy \"reg_8b:inst\|Register:b2v_inst\"" {  } { { "reg_8b.v" "b2v_inst" { Text "U:/CPR E 281/Final Project/Register File/regFile/reg_8b.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.v 1 1 " "Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523417453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651523417453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 reg_8b:inst\|Register:b2v_inst\|MUX21:b2v_inst1 " "Elaborating entity \"MUX21\" for hierarchy \"reg_8b:inst\|Register:b2v_inst\|MUX21:b2v_inst1\"" {  } { { "register.v" "b2v_inst1" { Text "U:/CPR E 281/Final Project/Register File/regFile/register.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523417562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651523417562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 decoder3to8:inst8 " "Elaborating entity \"decoder3to8\" for hierarchy \"decoder3to8:inst8\"" {  } { { "regFile.bdf" "inst8" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1248 -272 -144 1424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst36 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst36\"" {  } { { "regFile.bdf" "inst36" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst36 " "Elaborated megafunction instantiation \"BUSMUX:inst36\"" {  } { { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst36 " "Instantiated megafunction \"BUSMUX:inst36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651523417625 ""}  } { { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651523417625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst36\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst36\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst36\|lpm_mux:\$00000 BUSMUX:inst36 " "Elaborated megafunction instantiation \"BUSMUX:inst36\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst36\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651523417750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651523417750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst36\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst36\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst17 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst17 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst17 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst17 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst17 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst17 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst17 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst17 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst17\"" {  } { { "regFile.bdf" "inst17" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1280 688 840 1376 "inst17" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst16 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst16 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst16 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst16 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst16 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst16 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst16 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst16 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst16\"" {  } { { "regFile.bdf" "inst16" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1136 672 824 1232 "inst16" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst15 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst15 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst15 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst15 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst15 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst15 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst15 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst15 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst15\"" {  } { { "regFile.bdf" "inst15" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 984 656 808 1080 "inst15" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst14 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst14 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst14 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst14 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst14 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst14 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst14 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst14 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst14\"" {  } { { "regFile.bdf" "inst14" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 832 640 792 928 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst13 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst13 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst13 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst13 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst13 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst13 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst13 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst13 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst13\"" {  } { { "regFile.bdf" "inst13" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 656 624 776 752 "inst13" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst29 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst29 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst29 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst29 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst29 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst29 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst29 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst29 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst29\"" {  } { { "regFile.bdf" "inst29" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 464 592 744 560 "inst29" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst28 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst28 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst28 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst28 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst28 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst28 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst28 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst28 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst28\"" {  } { { "regFile.bdf" "inst28" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 272 600 752 368 "inst28" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[0\] inst10 " "Port \"OUT\[0\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[1\] inst10 " "Port \"OUT\[1\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[2\] inst10 " "Port \"OUT\[2\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[3\] inst10 " "Port \"OUT\[3\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[4\] inst10 " "Port \"OUT\[4\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[5\] inst10 " "Port \"OUT\[5\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[6\] inst10 " "Port \"OUT\[6\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT\[7\] inst10 " "Port \"OUT\[7\]\" does not exist in macrofunction \"inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 768 184 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651523417921 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 64 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 64 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651523418281 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 15:30:18 2022 " "Processing ended: Mon May 02 15:30:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651523418281 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651523418281 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651523418281 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651523418281 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 66 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 66 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651523419166 ""}
