{
	"adder 1 bit tb verilog": {
		"prefix": "adder 1 bit tb verilog",
		"body": [
		  "`timescale 1ps/1ps;",
		  "module adder_1_bit_tb();",
		  "",
		  "reg A;",
		  "reg B;",
		  "reg Cin;",
		  "wire S;",
		  "wire Cout;",
		  "",
		  "adder_1_bit cir1(A,B,Cin,S,Cout);",
		  "",
		  "initial begin",
		  "    A=1'b1;",
		  "    B=1'b1;",
		  "    #20;",
		  "    A=1'b0;",
		  "    $finish;",
		  "end",
		  "endmodule"
		],
		"description": "adder 1 bit tb verilog"
	  }
}