library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;


entity CARRIER_GENERATOR_HB6 is

	port(
			OP_CLK				:	in std_logic;
			CNT_EN				:  in std_logic;
	
			CNT_1_OUT 			:	buffer std_logic_vector(15 downto 0);
			SEQ_1_OUT			:  out std_logic;

			CNT_2_OUT 			:	buffer std_logic_vector(15 downto 0);
			SEQ_2_OUT			:  out std_logic;

			CNT_3_OUT 			:	buffer std_logic_vector(15 downto 0);
			SEQ_3_OUT			:  out std_logic;
						
			CNT_4_OUT 			:	buffer std_logic_vector(15 downto 0);
			SEQ_4_OUT			:  out std_logic;

			CNT_5_OUT 			:	buffer std_logic_vector(15 downto 0);
			SEQ_5_OUT			:  out std_logic;

			CNT_6_OUT 			:	buffer std_logic_vector(15 downto 0);
			SEQ_6_OUT			:  out std_logic;
		);
	

end CARRIER_GENERATOR_HB6;


architecture arch of CARRIER_GENERATOR_HB6 is
	signal cnt_reg					:		std_logic_vector(1 downto 0);
	
	constant HALF_CNT				:		std_logic_vector(15 downto 0)	:=	"0010011100010000";	--------  10000 count
	constant ZERO_CNT				:		std_logic_vector(15 downto 0)	:=	"0000000000000000";  --------       0 count
	constant SEQ0					:		std_logic  := '0';
	constant SEQ1					:		std_logic  := '1';
	
	constant INITIAL_CARRIER_1	:		std_logic_vector(15 downto 0) := "0000000000000000";  --------  Carrier 1 (initial :    0, seq : 1)
	constant INITIAL_CARRIER_2	:		std_logic_vector(15 downto 0) := "0000011111010000";	--------  Carrier 2 (initial : 2000, seq : 0)
	constant INITIAL_CARRIER_3	:		std_logic_vector(15 downto 0) := "0000111110100000";  --------  Carrier 3 (initial : 4000, seq : 0)
	constant INITIAL_CARRIER_4	:		std_logic_vector(15 downto 0) := "0001011101110000";  --------  Carrier 4 (initial : 6000, seq : 0)
	constant INITIAL_CARRIER_5	:		std_logic_vector(15 downto 0) := "0001111101000000";  --------  Carrier 5 (initial : 8000, seq : 0)
	constant INITIAL_CARRIER_6	:		std_logic_vector(15 downto 0) := "0010011100010000";	--------  Carrier 6 (initial : 10000, seq : 0)
	constant INITIAL_CARRIER_7	:		std_logic_vector(15 downto 0) := "0001111101000000";  --------  Carrier 7 (initial : 8000, seq : 1)
	constant INITIAL_CARRIER_8	:		std_logic_vector(15 downto 0) := "0001011101110000";  --------  Carrier 8 (initial : 6000, seq : 1)
	constant INITIAL_CARRIER_9	:		std_logic_vector(15 downto 0) := "0000111110100000";  --------  Carrier 9 (initial : 4000, seq : 1)
	constant INITIAL_CARRIER_10:		std_logic_vector(15 downto 0) := "0000011111010000";  --------  Carrier 10(initial : 2000, seq : 1)
	
	signal cnt_1_value			:		std_logic_vector(15 downto 0);
	signal cnt_2_value			:		std_logic_vector(15 downto 0);
	signal cnt_3_value			:		std_logic_vector(15 downto 0);
	signal cnt_4_value			:		std_logic_vector(15 downto 0);
	signal cnt_5_value			:		std_logic_vector(15 downto 0);
	signal cnt_6_value			:		std_logic_vector(15 downto 0);
	signal cnt_7_value			:		std_logic_vector(15 downto 0);
	signal cnt_8_value			:		std_logic_vector(15 downto 0);
	signal cnt_9_value			:		std_logic_vector(15 downto 0);
	signal cnt_10_value			:		std_logic_vector(15 downto 0);
	
	signal cnt_1_seq				: 		std_logic;
	signal cnt_2_seq				: 		std_logic;			
	signal cnt_3_seq				: 		std_logic;			
	signal cnt_4_seq				: 		std_logic;			
	signal cnt_5_seq				: 		std_logic;
	signal cnt_6_seq				: 		std_logic;			
	signal cnt_7_seq				: 		std_logic;			
	signal cnt_8_seq				: 		std_logic;			
	signal cnt_9_seq				: 		std_logic;			
	signal cnt_10_seq				: 		std_logic;			

begin
		process(OP_CLK)
		begin
			if(OP_CLK'event and OP_CLK = '1') then
				cnt_reg <= cnt_reg(0) & PWM_CNT_EN;
			end if;
		end process;
	
		process(OP_CLK, cnt_reg, CNT_1_OUT,cnt_1_flag,cnt_1_seq,cnt_1_value) 					--------  Carrier 1
		begin
			if (OP_CLK'event and OP_CLK = '1') then
				cnt_1_flag <= '1';
				if (cnt_reg = "10") then    							
					cnt_1_value <= INITIAL_CARRIER_1;					
					cnt_1_seq <= SEQ1;
					cnt_1_flag <= '1';				
				else
					if(cnt_1_seq = SEQ1) then
						cnt_1_value <= cnt_1_value + '1';
						
						if(cnt_1_value = HALF_CNT) then    
							cnt_1_seq <= SEQ0;
						end if;
					elsif(cnt_1_seq = SEQ0) then
						cnt_1_value <= cnt_1_value - '1';
						
						if(cnt_1_value = ZERO_CNT) then
							cnt_1_seq <= SEQ1;
							cnt_1_flag <= '0';
						end if;
					end if;					
				end if;
				

			end if;
			
			CNT_1_OUT <= cnt_1_value;
			SEQ_1_OUT <= cnt_1_seq;
			CNT_1_FLAG_OUT <= cnt_1_flag;
		end process;
		
		process(OP_CLK, cnt_reg, CNT_2_OUT,cnt_2_flag,cnt_2_seq,cnt_2_value) 					--------  Carrier 2
		begin
			if (OP_CLK'event and OP_CLK = '1') then
				cnt_2_flag <= '1';			
				if (cnt_reg = "10") then    							
					cnt_2_value <= INITIAL_CARRIER_2;				
					cnt_2_seq <= SEQ0;
					cnt_2_flag <= '1';
				else
					if(cnt_2_seq = SEQ1) then
						cnt_2_value <= cnt_2_value + '1';
						
						if(cnt_2_value = HALF_CNT) then   
							cnt_2_seq <= SEQ0;
						end if;
					elsif(cnt_2_seq = SEQ0) then
						cnt_2_value <= cnt_2_value - '1';
						
						if(cnt_2_value = ZERO_CNT) then
							cnt_2_seq <= SEQ1;
							cnt_2_flag <= '0';
						end if;
					end if;					
				end if;
				

			end if;
			
			CNT_2_OUT <= cnt_2_value;
			SEQ_2_OUT <= cnt_2_seq;
			CNT_2_FLAG_OUT <= cnt_2_flag;
		end process;
		
		process(OP_CLK, cnt_reg, CNT_3_OUT,cnt_3_flag,cnt_3_seq,cnt_3_value)					--------  Carrier 3 
		begin
			if (OP_CLK'event and OP_CLK = '1') then
				cnt_3_flag <= '1';			
				if (cnt_reg = "10") then    							
					cnt_3_value <= INITIAL_CARRIER_3;					
					cnt_3_seq <= SEQ0;
					cnt_3_flag <= '1';
				else
					if(cnt_3_seq = SEQ1) then
						cnt_3_value <= cnt_3_value + '1';
						
						if(cnt_3_value = HALF_CNT) then    
							cnt_3_seq <= SEQ0;
						end if;
					elsif(cnt_3_seq = SEQ0) then
						cnt_3_value <= cnt_3_value - '1';
						
						if(cnt_3_value = ZERO_CNT) then
							cnt_3_seq <= SEQ1;
							cnt_3_flag <= '0';
						end if;
					end if;					
				end if;
				

			end if;
			
			CNT_3_OUT <= cnt_3_value;
			SEQ_3_OUT <= cnt_3_seq;
			CNT_3_FLAG_OUT <= cnt_3_flag;
		end process;
		
		process(OP_CLK, cnt_reg, CNT_4_OUT,cnt_4_value,cnt_4_seq,cnt_4_flag)					--------  Carrier 4 
		begin
			if (OP_CLK'event and OP_CLK = '1') then
				cnt_4_flag <= '1';
				if (cnt_reg = "10") then   	
					cnt_4_value <= INITIAL_CARRIER_4;					
					cnt_4_seq <= SEQ0;
					cnt_4_flag <= '1';
				else
					if(cnt_4_seq = SEQ1) then
						cnt_4_value <= cnt_4_value + '1';
						
						if(cnt_4_value = HALF_CNT) then    
							cnt_4_seq <= SEQ0;
						end if;
					elsif(cnt_4_seq = SEQ0) then
						cnt_4_value <= cnt_4_value - '1';
						
						if(cnt_4_value = ZERO_CNT) then
							cnt_4_seq <= SEQ1;
							cnt_4_flag <= '0';
						end if;
					end if;					
				end if;
			end if;
			
			CNT_4_OUT <= cnt_4_value;
			SEQ_4_OUT <= cnt_4_seq;
			CNT_4_FLAG_OUT <= cnt_4_flag;
		end process;
		
		process(OP_CLK, cnt_reg, CNT_5_OUT,cnt_5_flag,cnt_5_seq,cnt_5_value) 					--------  Carrier 5
		begin
			if (OP_CLK'event and OP_CLK = '1') then
				cnt_5_flag <= '1';
				if (cnt_reg = "10") then    							
					cnt_5_value <= INITIAL_CARRIER_5;					
					cnt_5_seq <= SEQ0;
					cnt_5_flag <= '1';				
				else
					if(cnt_5_seq = SEQ1) then
						cnt_5_value <= cnt_5_value + '1';
						
						if(cnt_5_value = HALF_CNT) then    
							cnt_5_seq <= SEQ0;
						end if;
					elsif(cnt_5_seq = SEQ0) then
						cnt_5_value <= cnt_5_value - '1';
						
						if(cnt_5_value = ZERO_CNT) then
							cnt_5_seq <= SEQ1;
							cnt_5_flag <= '0';
						end if;
					end if;					
				end if;
				

			end if;
			
			CNT_5_OUT <= cnt_5_value;
			SEQ_5_OUT <= cnt_5_seq;
			CNT_5_FLAG_OUT <= cnt_5_flag;
		end process;
		
		process(OP_CLK, cnt_reg, CNT_6_OUT,cnt_6_flag,cnt_6_seq,cnt_6_value) 					--------  Carrier 6
		begin
			if (OP_CLK'event and OP_CLK = '1') then
				cnt_6_flag <= '1';			
				if (cnt_reg = "10") then    							
					cnt_6_value <= INITIAL_CARRIER_6;				
					cnt_6_seq <= SEQ0;
					cnt_6_flag <= '1';
				else
					if(cnt_6_seq = SEQ1) then
						cnt_6_value <= cnt_6_value + '1';
						
						if(cnt_6_value = HALF_CNT) then   
							cnt_6_seq <= SEQ0;
						end if;
					elsif(cnt_6_seq = SEQ0) then
						cnt_6_value <= cnt_6_value - '1';
						
						if(cnt_6_value = ZERO_CNT) then
							cnt_6_seq <= SEQ1;
							cnt_6_flag <= '0';
						end if;
					end if;					
				end if;
				

			end if;
			
			CNT_6_OUT <= cnt_6_value;
			SEQ_6_OUT <= cnt_6_seq;
			CNT_6_FLAG_OUT <= cnt_6_flag;
		end process;
end arch;