$date
	Fri Jun 28 12:31:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_2bit_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 1 $ a0 $end
$var reg 1 % a1 $end
$var reg 1 & b0 $end
$var reg 1 ' b1 $end
$scope module uut $end
$var wire 1 $ a0 $end
$var wire 1 % a1 $end
$var wire 1 & b0 $end
$var wire 1 ' b1 $end
$var reg 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
0$
0#
0"
1!
$end
#10
0!
1"
0'
0&
#20
1#
0"
1'
1&
1$
#30
0#
1"
0'
0&
#40
