<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1007</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1007-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1007.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;22-3</p>
<p style="position:absolute;top:47px;left:657px;white-space:nowrap" class="ft01">ARCHITECTURE&#160;COMPATIBILITY</p>
<p style="position:absolute;top:97px;left:69px;white-space:nowrap" class="ft02">22.6&#160;</p>
<p style="position:absolute;top:97px;left:148px;white-space:nowrap" class="ft02">STREAMING SIMD EXTENSIONS (SSE)</p>
<p style="position:absolute;top:133px;left:69px;white-space:nowrap" class="ft06">The Streaming&#160;SIMD&#160;Extensions (SSE) were&#160;introduced&#160;in the&#160;Pentium&#160;III&#160;processor.&#160;The&#160;SSE&#160;extensions consist of&#160;<br/>a new set&#160;of&#160;instructions and a new set&#160;of&#160;registers. The&#160;new&#160;registers include&#160;the&#160;eight&#160;128-bit XMM&#160;registers and&#160;<br/>the 32-bit MXCSR control&#160;and&#160;status&#160;register.&#160;These instructions&#160;and registers&#160;are&#160;designed&#160;to allow SIMD compu-<br/>tations to be made on single-precision&#160;floating-point numbers.&#160;Several&#160;of&#160;these new instructions also&#160;operate in the&#160;<br/>MMX&#160;registers.&#160;SSE instructions and&#160;registers are described&#160;<a href="˛ˇ">in Section 10,&#160;‚ÄúProgramming with Streaming SIMD&#160;<br/>Extensions (SSE),‚Äù&#160;in&#160;</a>the&#160;<a href="˛ˇ"><i>Intel¬Æ 64&#160;and&#160;IA-32 Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volume 1</i>, and&#160;</a>in the&#160;<br/><a href="˛ˇ"><i>Intel¬Æ 64&#160;and&#160;IA-32 Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volumes&#160;2A, 2B, 2C &amp;&#160;2D</i>.&#160;</a></p>
<p style="position:absolute;top:288px;left:69px;white-space:nowrap" class="ft02">22.7&#160;</p>
<p style="position:absolute;top:288px;left:148px;white-space:nowrap" class="ft02">STREAMING SIMD EXTENSIONS 2 (SSE2)</p>
<p style="position:absolute;top:324px;left:69px;white-space:nowrap" class="ft06">The Streaming SIMD&#160;Extensions&#160;2&#160;(SSE2) were&#160;introduced in&#160;the&#160;Pentium 4&#160;and Intel Xeon&#160;processors. They&#160;<br/>consist&#160;of a new set of instructions that operate on&#160;the XMM and MXCSR registers and&#160;perform SIMD&#160;operations on&#160;<br/>double-precision floating-point&#160;values and&#160;on integer values.&#160;Several of these new instructions also&#160;operate in&#160;the&#160;<br/>MMX registers. SSE2&#160;instructions and&#160;registers are&#160;described&#160;<a href="˛ˇ">in Chapter&#160;11, ‚ÄúProgramming with&#160;Streaming SIMD&#160;<br/>Extensions 2 (SSE2),‚Äù&#160;in the&#160;<i>Intel¬Æ 64 and&#160;IA-32 Architectures Software&#160;Developer‚Äôs Manual, Volume 1</i>, and</a>&#160;in&#160;the&#160;<br/><a href="˛ˇ"><i>Intel¬Æ 64&#160;and&#160;IA-32 Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volumes&#160;2A, 2B, 2C &amp;&#160;2D</i>.</a></p>
<p style="position:absolute;top:462px;left:69px;white-space:nowrap" class="ft02">22.8&#160;</p>
<p style="position:absolute;top:462px;left:148px;white-space:nowrap" class="ft02">STREAMING SIMD EXTENSIONS 3 (SSE3)</p>
<p style="position:absolute;top:498px;left:69px;white-space:nowrap" class="ft07">The&#160;Streaming SIMD&#160;Extensions&#160;3 (SSE3)&#160;were&#160;introduced&#160;in&#160;Pentium 4&#160;processors&#160;supporting&#160;Intel&#160;Hyper-<br/>Threading Technology and Intel&#160;Xeon&#160;processors. SSE3&#160;extensions&#160;include&#160;13&#160;instructions. Ten of&#160;these&#160;13&#160;instruc-<br/>tions&#160;support the single instruction multiple&#160;data&#160;(SIMD)&#160;execution model&#160;used&#160;with SSE/SSE2 extensions.&#160;One&#160;<br/>SSE3 instruction accelerates x87 style programming for conversion to&#160;integer.&#160;The&#160;remaining two&#160;instructions&#160;<br/>(MONITOR&#160;and MWAIT)&#160;accelerate&#160;synchronization&#160;of&#160;threads.&#160;SSE3 instructions&#160;are described&#160;in<a href="˛ˇ">&#160;Chapter&#160;12,&#160;<br/>‚ÄúProgramming&#160;with SSE3,&#160;SSSE3 and SSE4,‚Äù</a>&#160;<a href="˛ˇ">in the&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developer‚Äôs&#160;<br/>Manual, Volume 1</i>, and</a>&#160;in the&#160;<a href="˛ˇ"><i>Intel¬Æ 64 and IA-32&#160;Architectures Software&#160;Developer‚Äôs Manual, Volumes 2A,&#160;2B, 2C&#160;<br/>&amp;&#160;2D</i></a>.</p>
<p style="position:absolute;top:669px;left:69px;white-space:nowrap" class="ft02">22.9&#160;</p>
<p style="position:absolute;top:669px;left:148px;white-space:nowrap" class="ft02">ADDITIONAL STREAMING SIMD EXTENSIONS</p>
<p style="position:absolute;top:705px;left:69px;white-space:nowrap" class="ft07">The&#160;Supplemental Streaming SIMD Extensions&#160;3&#160;(SSSE3) were&#160;introduced&#160;in the&#160;Intel Core 2 processor and&#160;Intel&#160;<br/>Xeon processor 5100 series.&#160;Streaming SIMD Extensions 4 provided&#160;54&#160;new&#160;instructions introduced&#160;in 45&#160;nm Intel&#160;<br/>Xeon processors and Intel Core 2 processors. SSSE3,&#160;SSE4.1&#160;and SSE4.2&#160;instructions are described<a href="˛ˇ">&#160;in Chapter&#160;12,&#160;<br/>‚ÄúProgramming with&#160;SSE3,&#160;SSSE3 and SSE4,‚Äù</a>&#160;in&#160;<a href="˛ˇ">the&#160;<i>Intel¬Æ 64 and IA-32 Architectures Software&#160;Developer‚Äôs&#160;<br/>Manual, Volume 1</i>, and in the&#160;<i>Intel¬Æ 64 and&#160;IA-32 Architectures Software Developer‚Äôs Manual,&#160;Volumes 2A, 2B,&#160;2C&#160;<br/>&amp;&#160;2D</i></a>.</p>
<p style="position:absolute;top:843px;left:69px;white-space:nowrap" class="ft02">22.10&#160;&#160;INTEL HYPER-THREADING TECHNOLOGY</p>
<p style="position:absolute;top:879px;left:69px;white-space:nowrap" class="ft06">Intel Hyper-Threading&#160;Technology&#160;provides two logical processors&#160;that&#160;can execute two separate&#160;code&#160;streams&#160;<br/>(called&#160;<i>threads</i>)&#160;concurrently&#160;by using shared&#160;resources in a single&#160;processor core&#160;or in a&#160;physical&#160;package.&#160;<br/>This feature&#160;was&#160;introduced&#160;in&#160;the Intel Xeon&#160;processor&#160;MP&#160;and&#160;later steppings of the&#160;Intel Xeon processor,&#160;and&#160;<br/>Pentium&#160;4&#160;processors&#160;supporting Intel&#160;Hyper-Threading Technology.&#160;The feature&#160;is also&#160;found in&#160;the&#160;Pentium&#160;<br/>processor Extreme Edition. See&#160;<a href="o_fe12b1e2a880e0ce-282.html">also: Section 8.7, ‚ÄúIntel</a></p>
<p style="position:absolute;top:950px;left:445px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-282.html">¬Æ</a></p>
<p style="position:absolute;top:952px;left:456px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-282.html">&#160;Hyper-Threading&#160;Technology Architecture.‚Äù</a></p>
<p style="position:absolute;top:976px;left:69px;white-space:nowrap" class="ft06">45&#160;nm&#160;and 32 nm&#160;Intel Atom processors&#160;support Intel&#160;Hyper-Threading Technology.<br/>Intel Atom processors based on Silvermont&#160;and Airmont&#160;microarchitectures do not support Intel Hyper-Threading&#160;<br/>Technology</p>
</div>
</body>
</html>
