Classic Timing Analyzer report for arbi
Fri Nov 08 23:08:20 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                        ; To                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.161 ns                        ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; ADDRESS[0]                                                  ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 163.45 MHz ( period = 6.118 ns ) ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; 21           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                             ;                                                             ;            ;          ; 21           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 216.12 MHz ( period = 4.627 ns )                    ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 370.23 MHz ( period = 2.701 ns )                    ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; 370.51 MHz ( period = 2.699 ns )                    ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 457.25 MHz ( period = 2.187 ns )                    ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 457.25 MHz ( period = 2.187 ns )                    ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; master:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; master:inst2|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; master:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; master:inst4|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; master:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst4|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                    ; slave:inst15|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst15|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst4|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst4|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst3|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst2|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]              ; master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]              ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst14|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst13|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst11|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst11|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst12|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst12|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; slave:inst15|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; slave:inst15|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                   ;
+------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; master:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; master:inst2|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst4|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; master:inst4|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; master:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; master:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 15.161 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[0] ; clk        ;
; N/A   ; None         ; 15.035 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; BUSY       ; clk        ;
; N/A   ; None         ; 14.867 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[0]    ; clk        ;
; N/A   ; None         ; 14.671 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[3] ; clk        ;
; N/A   ; None         ; 14.571 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[3]    ; clk        ;
; N/A   ; None         ; 14.371 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[2] ; clk        ;
; N/A   ; None         ; 14.329 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[1] ; clk        ;
; N/A   ; None         ; 14.108 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[1]    ; clk        ;
; N/A   ; None         ; 14.038 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[0] ; clk        ;
; N/A   ; None         ; 13.936 ns  ; master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[2]    ; clk        ;
; N/A   ; None         ; 13.912 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; BUSY       ; clk        ;
; N/A   ; None         ; 13.744 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[0]    ; clk        ;
; N/A   ; None         ; 13.579 ns  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                     ; SLAVE_1[0] ; clk        ;
; N/A   ; None         ; 13.548 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[3] ; clk        ;
; N/A   ; None         ; 13.517 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[2] ; clk        ;
; N/A   ; None         ; 13.448 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[3]    ; clk        ;
; N/A   ; None         ; 13.206 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[1] ; clk        ;
; N/A   ; None         ; 13.119 ns  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; SLAVE_2[1] ; clk        ;
; N/A   ; None         ; 13.085 ns  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                     ; SLAVE_5[0] ; clk        ;
; N/A   ; None         ; 13.046 ns  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                     ; SLAVE_1[2] ; clk        ;
; N/A   ; None         ; 12.985 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[1]    ; clk        ;
; N/A   ; None         ; 12.813 ns  ; master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[2]    ; clk        ;
; N/A   ; None         ; 12.086 ns  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                     ; SLAVE_2[2] ; clk        ;
; N/A   ; None         ; 12.068 ns  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; SLAVE_2[3] ; clk        ;
; N/A   ; None         ; 12.009 ns  ; slave:inst12|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                     ; SLAVE_2[0] ; clk        ;
; N/A   ; None         ; 11.855 ns  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; SLAVE_1[1] ; clk        ;
; N/A   ; None         ; 11.798 ns  ; slave:inst11|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; SLAVE_1[3] ; clk        ;
; N/A   ; None         ; 11.609 ns  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                     ; SLAVE_5[2] ; clk        ;
; N/A   ; None         ; 11.590 ns  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; SLAVE_5[1] ; clk        ;
; N/A   ; None         ; 11.575 ns  ; slave:inst15|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; SLAVE_5[3] ; clk        ;
; N/A   ; None         ; 11.287 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[0] ; clk        ;
; N/A   ; None         ; 11.161 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; BUSY       ; clk        ;
; N/A   ; None         ; 11.030 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[0]    ; clk        ;
; N/A   ; None         ; 10.797 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[3] ; clk        ;
; N/A   ; None         ; 10.697 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[3]    ; clk        ;
; N/A   ; None         ; 10.665 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[2] ; clk        ;
; N/A   ; None         ; 10.455 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; ADDRESS[1] ; clk        ;
; N/A   ; None         ; 10.234 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[1]    ; clk        ;
; N/A   ; None         ; 10.062 ns  ; master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; DATA[2]    ; clk        ;
; N/A   ; None         ; 9.598 ns   ; master:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req1       ; clk        ;
; N/A   ; None         ; 9.299 ns   ; master:inst2|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req2       ; clk        ;
; N/A   ; None         ; 9.164 ns   ; master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req1       ; clk        ;
; N/A   ; None         ; 8.966 ns   ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; SSYN       ; clk        ;
; N/A   ; None         ; 8.927 ns   ; master:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req2       ; clk        ;
; N/A   ; None         ; 8.916 ns   ; master:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req1_2     ; clk        ;
; N/A   ; None         ; 8.856 ns   ; master:inst4|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req1       ; clk        ;
; N/A   ; None         ; 8.752 ns   ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; SSYN       ; clk        ;
; N/A   ; None         ; 8.718 ns   ; master:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req2       ; clk        ;
; N/A   ; None         ; 8.657 ns   ; master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req1_1     ; clk        ;
; N/A   ; None         ; 8.370 ns   ; slave:inst11|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; SSYN       ; clk        ;
; N/A   ; None         ; 8.301 ns   ; master:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req2_3     ; clk        ;
; N/A   ; None         ; 8.266 ns   ; master:inst2|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req2_1     ; clk        ;
; N/A   ; None         ; 8.213 ns   ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; SSYN       ; clk        ;
; N/A   ; None         ; 8.159 ns   ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; SSYN       ; clk        ;
; N/A   ; None         ; 8.054 ns   ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.993 ns   ; master:inst4|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req1_3     ; clk        ;
; N/A   ; None         ; 7.920 ns   ; master:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; req2_2     ; clk        ;
; N/A   ; None         ; 7.920 ns   ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.873 ns   ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.811 ns   ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.802 ns   ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.752 ns   ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.744 ns   ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.710 ns   ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.708 ns   ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.665 ns   ; slave:inst12|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.655 ns   ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.598 ns   ; slave:inst13|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.496 ns   ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.451 ns   ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.436 ns   ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.396 ns   ; slave:inst15|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.340 ns   ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.303 ns   ; master:inst3|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.249 ns   ; slave:inst14|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; SSYN       ; clk        ;
; N/A   ; None         ; 7.223 ns   ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.200 ns   ; master:inst2|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; MSYN       ; clk        ;
; N/A   ; None         ; 7.084 ns   ; master:inst4|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; MSYN       ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 08 23:08:20 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off arbi -c arbi --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1" is a latch
    Warning: Node "lpm_mux1:inst45|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 83 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_mux1:inst45|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "slave:inst15|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "slave:inst12|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "slave:inst11|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "slave:inst11|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "slave:inst11|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1" as buffer
    Info: Detected ripple clock "slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "slave:inst12|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "slave:inst12|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "master:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "master:inst3|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "master:inst3|inst16" as buffer
    Info: Detected gated clock "master:inst2|inst16" as buffer
    Info: Detected gated clock "master:inst2|inst25" as buffer
    Info: Detected gated clock "master:inst4|inst16" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "master:inst4|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "master:inst3|inst25" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst2|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][2]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "master:inst4|inst25" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst3|delay:inst27|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "master:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "master:inst3|inst9~1" as buffer
    Info: Detected gated clock "master:inst3|inst9~2" as buffer
    Info: Detected gated clock "master:inst2|inst9" as buffer
    Info: Detected gated clock "master:inst4|inst9~1" as buffer
    Info: Detected ripple clock "master:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "master:inst4|inst9~2" as buffer
    Info: Detected gated clock "master:inst3|inst9" as buffer
    Info: Detected ripple clock "master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "master:inst4|inst9" as buffer
    Info: Detected ripple clock "master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "slave:inst15|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave:inst15|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "slave:inst15|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "slave:inst15|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1" as buffer
Info: Clock "clk" has Internal fmax of 163.45 MHz between source register "master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" and destination register "master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" (period= 6.118 ns)
    Info: + Longest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.446 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 50; CLK Node = 'clk'
            Info: 2: + IC(0.771 ns) + CELL(0.712 ns) = 2.337 ns; Loc. = LCFF_X2_Y10_N21; Fanout = 3; REG Node = 'master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 3: + IC(0.754 ns) + CELL(0.053 ns) = 3.144 ns; Loc. = LCCOMB_X6_Y11_N22; Fanout = 1; COMB Node = 'master:inst4|inst9~1'
            Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 3.510 ns; Loc. = LCCOMB_X6_Y11_N8; Fanout = 1; COMB Node = 'master:inst4|inst9'
            Info: 5: + IC(0.216 ns) + CELL(0.618 ns) = 4.344 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.391 ns ( 55.04 % )
            Info: Total interconnect delay = 1.953 ns ( 44.96 % )
        Info: - Longest clock path from clock "clk" to source register is 9.790 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 50; CLK Node = 'clk'
            Info: 2: + IC(1.178 ns) + CELL(0.712 ns) = 2.744 ns; Loc. = LCFF_X11_Y12_N5; Fanout = 3; REG Node = 'master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]'
            Info: 3: + IC(0.346 ns) + CELL(0.357 ns) = 3.447 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 2; COMB Node = 'master:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.314 ns) + CELL(0.225 ns) = 3.986 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 1; COMB Node = 'master:inst2|inst16'
            Info: 5: + IC(0.306 ns) + CELL(0.712 ns) = 5.004 ns; Loc. = LCFF_X10_Y12_N25; Fanout = 7; REG Node = 'master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 6: + IC(0.305 ns) + CELL(0.154 ns) = 5.463 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 1; COMB Node = 'master:inst2|inst9'
            Info: 7: + IC(0.215 ns) + CELL(0.712 ns) = 6.390 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 22; REG Node = 'master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 8: + IC(0.819 ns) + CELL(0.357 ns) = 7.566 ns; Loc. = LCCOMB_X6_Y11_N28; Fanout = 1; COMB Node = 'master:inst3|inst9'
            Info: 9: + IC(0.308 ns) + CELL(0.712 ns) = 8.586 ns; Loc. = LCFF_X7_Y11_N5; Fanout = 21; REG Node = 'master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 10: + IC(0.317 ns) + CELL(0.053 ns) = 8.956 ns; Loc. = LCCOMB_X6_Y11_N8; Fanout = 1; COMB Node = 'master:inst4|inst9'
            Info: 11: + IC(0.216 ns) + CELL(0.618 ns) = 9.790 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 5.466 ns ( 55.83 % )
            Info: Total interconnect delay = 4.324 ns ( 44.17 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" and destination pin or register "master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" for clock "clk" (Hold time is 5.013 ns)
    Info: + Largest clock skew is 5.446 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.790 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 50; CLK Node = 'clk'
            Info: 2: + IC(1.178 ns) + CELL(0.712 ns) = 2.744 ns; Loc. = LCFF_X11_Y12_N5; Fanout = 3; REG Node = 'master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]'
            Info: 3: + IC(0.346 ns) + CELL(0.357 ns) = 3.447 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 2; COMB Node = 'master:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.314 ns) + CELL(0.225 ns) = 3.986 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 1; COMB Node = 'master:inst2|inst16'
            Info: 5: + IC(0.306 ns) + CELL(0.712 ns) = 5.004 ns; Loc. = LCFF_X10_Y12_N25; Fanout = 7; REG Node = 'master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 6: + IC(0.305 ns) + CELL(0.154 ns) = 5.463 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 1; COMB Node = 'master:inst2|inst9'
            Info: 7: + IC(0.215 ns) + CELL(0.712 ns) = 6.390 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 22; REG Node = 'master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 8: + IC(0.819 ns) + CELL(0.357 ns) = 7.566 ns; Loc. = LCCOMB_X6_Y11_N28; Fanout = 1; COMB Node = 'master:inst3|inst9'
            Info: 9: + IC(0.308 ns) + CELL(0.712 ns) = 8.586 ns; Loc. = LCFF_X7_Y11_N5; Fanout = 21; REG Node = 'master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 10: + IC(0.317 ns) + CELL(0.053 ns) = 8.956 ns; Loc. = LCCOMB_X6_Y11_N8; Fanout = 1; COMB Node = 'master:inst4|inst9'
            Info: 11: + IC(0.216 ns) + CELL(0.618 ns) = 9.790 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 5.466 ns ( 55.83 % )
            Info: Total interconnect delay = 4.324 ns ( 44.17 % )
        Info: - Shortest clock path from clock "clk" to source register is 4.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 50; CLK Node = 'clk'
            Info: 2: + IC(0.771 ns) + CELL(0.712 ns) = 2.337 ns; Loc. = LCFF_X2_Y10_N21; Fanout = 3; REG Node = 'master:inst3|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 3: + IC(0.754 ns) + CELL(0.053 ns) = 3.144 ns; Loc. = LCCOMB_X6_Y11_N22; Fanout = 1; COMB Node = 'master:inst4|inst9~1'
            Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 3.510 ns; Loc. = LCCOMB_X6_Y11_N8; Fanout = 1; COMB Node = 'master:inst4|inst9'
            Info: 5: + IC(0.216 ns) + CELL(0.618 ns) = 4.344 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.391 ns ( 55.04 % )
            Info: Total interconnect delay = 1.953 ns ( 44.96 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "clk" to destination pin "ADDRESS[0]" through register "master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" is 15.161 ns
    Info: + Longest clock path from clock "clk" to source register is 9.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 50; CLK Node = 'clk'
        Info: 2: + IC(1.178 ns) + CELL(0.712 ns) = 2.744 ns; Loc. = LCFF_X11_Y12_N5; Fanout = 3; REG Node = 'master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2]'
        Info: 3: + IC(0.346 ns) + CELL(0.357 ns) = 3.447 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 2; COMB Node = 'master:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
        Info: 4: + IC(0.314 ns) + CELL(0.225 ns) = 3.986 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 1; COMB Node = 'master:inst2|inst16'
        Info: 5: + IC(0.306 ns) + CELL(0.712 ns) = 5.004 ns; Loc. = LCFF_X10_Y12_N25; Fanout = 7; REG Node = 'master:inst2|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 6: + IC(0.305 ns) + CELL(0.154 ns) = 5.463 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 1; COMB Node = 'master:inst2|inst9'
        Info: 7: + IC(0.215 ns) + CELL(0.712 ns) = 6.390 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 22; REG Node = 'master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 8: + IC(0.819 ns) + CELL(0.357 ns) = 7.566 ns; Loc. = LCCOMB_X6_Y11_N28; Fanout = 1; COMB Node = 'master:inst3|inst9'
        Info: 9: + IC(0.308 ns) + CELL(0.712 ns) = 8.586 ns; Loc. = LCFF_X7_Y11_N5; Fanout = 21; REG Node = 'master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 10: + IC(0.317 ns) + CELL(0.053 ns) = 8.956 ns; Loc. = LCCOMB_X6_Y11_N8; Fanout = 1; COMB Node = 'master:inst4|inst9'
        Info: 11: + IC(0.216 ns) + CELL(0.618 ns) = 9.790 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 5.466 ns ( 55.83 % )
        Info: Total interconnect delay = 4.324 ns ( 44.17 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y11_N21; Fanout = 9; REG Node = 'master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.806 ns) + CELL(0.053 ns) = 0.859 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 12; COMB Node = 'lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][2]'
        Info: 3: + IC(2.318 ns) + CELL(2.100 ns) = 5.277 ns; Loc. = PIN_L15; Fanout = 0; PIN Node = 'ADDRESS[0]'
        Info: Total cell delay = 2.153 ns ( 40.80 % )
        Info: Total interconnect delay = 3.124 ns ( 59.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Fri Nov 08 23:08:21 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


