library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity FiltroDigital_Tb is
end FiltroDigital_Tb;

architecture Behavior of FiltroDigital_Tb is

	signal s_clock, s_reset, s_enable: std_logic;

begin

	uut:	entity	work.FiltroDigital(Behavior)
						port map(

end Behavior;