Line 340: Send IPC msg to NR Process for update External Harq  active cc num:%d
Line 347: No Need to Send IPC msg to NR Process for update External Harq  reconfig_mask:%d tbs coreIdx :%d, coreTBS : %d
Line 363: Internal HARQ Mode :%d coreIdx :%d, coreTBS : %d
Line 709: HBufAllocInternal hid:%d, cb_nir:%d, ncb:%d, comp_m:%d, hbuf_row:%d
Line 903: [HARQ] External addr changed  hid:%d, cwCbuNum:%d, cwCbuCrcBitmap:0x%x, hid_alloc->size:%d Prev extAddr:0x%x, Cur extAddr:0x%x
Line 914: [CBG] hid:%d, cwCbuNum:%d, cwCbuCrcBitmap:0x%x, cbg_good_bitmap:%x, crcBadCbuNum:%d hid_alloc->size:%d cbg_enable:%d
Line 1017: (W) HBufException, CC:%d ac_id:%d, SCRATCH_FAIL_INFO(0x%x), EXTOUT_FAIL_INFO(0x%x), SCRATCH_CTRL_STATE:0x%x, EXT_BUF_ERROR:0x%x, STARTQUE_FAIL:0x%x, Read Err:%d
Line 1252: NR Status Changed[Release]. corek(%d), Prev(%d), Receive(%d) Stored Status(%d) LTE Active CC num:%d  NR CC Num Core0:%d Core1:%d INTERN_HARQ_STARTADDR_4G:0x%x
Line 1261: NR Status Changed[Setup]. corek(%d), Prev(%d), Receive(%d) Stored Status(%d) external_hbuf_on core0:%d NR CC Num Core0:%d Core1:%d  INTERN_HARQ_STARTADDR_4G:0x%x
Line 1325: Send IPC msg to NR LTE CA deactivated TBS CORE0:%d CORE2:%d
Line 1441:  Init External Harq buffer Register _exthbuf_base_address :%x CORE: %d, lteIntBufferStartAddr:%d,PRE_SCHE_DMP_RDY_DLY_CYC:0x%x  PRE_SCHE_1CB_ALLOC_ROW:0x%x, PRE_SCHE_CBWAITING 0:0x%x, 1:0x%x, HM0_HW_REQ_BLOCK:0x%x HM1_HW_REQ_BLOCK:0x%x
Line 450: HBufDediAlloc, cc_idx:%d, hbuf_rows_per_cw:%d, kmimo:%d nproc%d base_comp_mode(%d) BufOffset(%d) coreIdx(%d)
Line 568: HBufExtAlloc, cc_idx:%d, hbuf_offset_per_cw:%d, kmimo:%d, nproc%d, base_comp_mode(%d), alloc_index(%d), Decompon(%d) coreIdx(%d) 
Line 629: HBufExtAlloc,internal_HARQ_size:%d nr_active_on :%d LTE alloc index last:0x%x extenral addr:0x%x coreIdx:%d
Line 1202:  Unit time:%d ,Units CC0:%d, CC1:%d, CC2:%d, CC3:%d, CC4:%d CC5:%d CC6:%d CC7:%d coreIdx:%d
Line 1513:  LTE tBcrc CORE :%d CB_MAX CC0: 0x%x CC1: 0x%x CC2: 0x%x CC3: 0x%x MEM_4G_STARTADDR CC0: 0x%x CC1: 0x%x CC2: 0x%x CC3 : 0x%x
Line 1577: CORE:%d SCH_OBUF_MODE_SETTING:0x%x NR_CWBUF_SUB6_MMWAVE_BOUNDARY:0x%x MaxA:%d
