{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451382705939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451382705939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 16:51:45 2015 " "Processing started: Tue Dec 29 16:51:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451382705939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451382705939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off template_matching -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off template_matching -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451382705939 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1451382708279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/vertical_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/vertical_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_processor " "Found entity 1: vertical_processor" {  } { { "../vertical_processor.v" "" { Text "D:/Documents/GitHub/sad-processor/vertical_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/toplevel_withoutuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/toplevel_withoutuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel_withoutUART " "Found entity 1: topLevel_withoutUART" {  } { { "../topLevel_withoutUART.v" "" { Text "D:/Documents/GitHub/sad-processor/topLevel_withoutUART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/template_image_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/template_image_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 template_image_rom " "Found entity 1: template_image_rom" {  } { { "../template_image_rom.v" "" { Text "D:/Documents/GitHub/sad-processor/template_image_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Documents/GitHub/sad-processor/RAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/pe.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pe " "Found entity 1: pe" {  } { { "../pe.v" "" { Text "D:/Documents/GitHub/sad-processor/pe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/hardware.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/hardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 hardware " "Found entity 1: hardware" {  } { { "../hardware.v" "" { Text "D:/Documents/GitHub/sad-processor/hardware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../encoder.v" "" { Text "D:/Documents/GitHub/sad-processor/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.v" "" { Text "D:/Documents/GitHub/sad-processor/control_unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/bufferserial.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/bufferserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 BufferSerial " "Found entity 1: BufferSerial" {  } { { "../BufferSerial.v" "" { Text "D:/Documents/GitHub/sad-processor/BufferSerial.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/bcdto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/bcdto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "../bcdto7seg.v" "" { Text "D:/Documents/GitHub/sad-processor/bcdto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "D:/Documents/GitHub/sad-processor/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "../BaudTickGen.v" "" { Text "D:/Documents/GitHub/sad-processor/BaudTickGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/sad-processor/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/sad-processor/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "../async_receiver.v" "" { Text "D:/Documents/GitHub/sad-processor/async_receiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451382708388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardware " "Elaborating entity \"hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1451382708466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:UART_Rx " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:UART_Rx\"" {  } { { "../../GitHub/sad-processor/hardware.v" "UART_Rx" { Text "../../GitHub/sad-processor/hardware.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:UART_Rx\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:UART_Rx\|BaudTickGen:tickgen\"" {  } { { "../../GitHub/sad-processor/async_receiver.v" "tickgen" { Text "../../GitHub/sad-processor/async_receiver.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topLevel_withoutUART topLevel_withoutUART:top_level " "Elaborating entity \"topLevel_withoutUART\" for hierarchy \"topLevel_withoutUART:top_level\"" {  } { { "../../GitHub/sad-processor/hardware.v" "top_level" { Text "../../GitHub/sad-processor/hardware.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit topLevel_withoutUART:top_level\|control_unit:controlUnit " "Elaborating entity \"control_unit\" for hierarchy \"topLevel_withoutUART:top_level\|control_unit:controlUnit\"" {  } { { "../../GitHub/sad-processor/topLevel_withoutUART.v" "controlUnit" { Text "../../GitHub/sad-processor/topLevel_withoutUART.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708482 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(73) " "Verilog HDL Case Statement information at control_unit.v(73): all case item expressions in this case statement are onehot" {  } { { "../../GitHub/sad-processor/control_unit.v" "" { Text "../../GitHub/sad-processor/control_unit.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1451382708482 "|hardware|topLevel_withoutUART:top_level|control_unit:controlUnit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(135) " "Verilog HDL Case Statement information at control_unit.v(135): all case item expressions in this case statement are onehot" {  } { { "../../GitHub/sad-processor/control_unit.v" "" { Text "../../GitHub/sad-processor/control_unit.v" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1451382708482 "|hardware|topLevel_withoutUART:top_level|control_unit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferSerial topLevel_withoutUART:top_level\|BufferSerial:buffer0 " "Elaborating entity \"BufferSerial\" for hierarchy \"topLevel_withoutUART:top_level\|BufferSerial:buffer0\"" {  } { { "../../GitHub/sad-processor/topLevel_withoutUART.v" "buffer0" { Text "../../GitHub/sad-processor/topLevel_withoutUART.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM topLevel_withoutUART:top_level\|RAM:RAM0 " "Elaborating entity \"RAM\" for hierarchy \"topLevel_withoutUART:top_level\|RAM:RAM0\"" {  } { { "../../GitHub/sad-processor/topLevel_withoutUART.v" "RAM0" { Text "../../GitHub/sad-processor/topLevel_withoutUART.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "template_image_rom topLevel_withoutUART:top_level\|template_image_rom:ROM " "Elaborating entity \"template_image_rom\" for hierarchy \"topLevel_withoutUART:top_level\|template_image_rom:ROM\"" {  } { { "../../GitHub/sad-processor/topLevel_withoutUART.v" "ROM" { Text "../../GitHub/sad-processor/topLevel_withoutUART.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_processor topLevel_withoutUART:top_level\|vertical_processor:PE0 " "Elaborating entity \"vertical_processor\" for hierarchy \"topLevel_withoutUART:top_level\|vertical_processor:PE0\"" {  } { { "../../GitHub/sad-processor/topLevel_withoutUART.v" "PE0" { Text "../../GitHub/sad-processor/topLevel_withoutUART.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pe topLevel_withoutUART:top_level\|vertical_processor:PE0\|pe:processing_element_0 " "Elaborating entity \"pe\" for hierarchy \"topLevel_withoutUART:top_level\|vertical_processor:PE0\|pe:processing_element_0\"" {  } { { "../../GitHub/sad-processor/vertical_processor.v" "processing_element_0" { Text "../../GitHub/sad-processor/vertical_processor.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder topLevel_withoutUART:top_level\|vertical_processor:PE0\|encoder:encdr " "Elaborating entity \"encoder\" for hierarchy \"topLevel_withoutUART:top_level\|vertical_processor:PE0\|encoder:encdr\"" {  } { { "../../GitHub/sad-processor/vertical_processor.v" "encdr" { Text "../../GitHub/sad-processor/vertical_processor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382708544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:converter_x " "Elaborating entity \"bcd\" for hierarchy \"bcd:converter_x\"" {  } { { "../../GitHub/sad-processor/hardware.v" "converter_x" { Text "../../GitHub/sad-processor/hardware.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382709199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:segx0conv " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:segx0conv\"" {  } { { "../../GitHub/sad-processor/hardware.v" "segx0conv" { Text "../../GitHub/sad-processor/hardware.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451382709199 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "topLevel_withoutUART:top_level\|RAM:RAM0\|ram_rtl_0 " "Inferred RAM node \"topLevel_withoutUART:top_level\|RAM:RAM0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1451383391926 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "topLevel_withoutUART:top_level\|RAM:RAM0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"topLevel_withoutUART:top_level\|RAM:RAM0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 640 " "Parameter WIDTH_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 640 " "Parameter WIDTH_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 480 " "Parameter NUMWORDS_B set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "topLevel_withoutUART:top_level\|template_image_rom:ROM\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"topLevel_withoutUART:top_level\|template_image_rom:ROM\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/template_matching.rom0_template_image_rom_466fa709.hdl.mif " "Parameter INIT_FILE set to db/template_matching.rom0_template_image_rom_466fa709.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1451383482223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1451383482223 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1451383482223 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_x\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_x\|Mod0\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Mod0" { Text "../../GitHub/sad-processor/bcd.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_x\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_x\|Mod1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Mod1" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_x\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_x\|Div0\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Div0" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_x\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_x\|Div1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Div1" { Text "../../GitHub/sad-processor/bcd.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_y\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_y\|Mod0\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Mod0" { Text "../../GitHub/sad-processor/bcd.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_y\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_y\|Mod1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Mod1" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_y\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_y\|Div0\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Div0" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter_y\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter_y\|Div1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "Div1" { Text "../../GitHub/sad-processor/bcd.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383482385 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1451383482385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topLevel_withoutUART:top_level\|RAM:RAM0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"topLevel_withoutUART:top_level\|RAM:RAM0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383483881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topLevel_withoutUART:top_level\|RAM:RAM0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"topLevel_withoutUART:top_level\|RAM:RAM0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 640 " "Parameter \"WIDTH_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 640 " "Parameter \"WIDTH_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 480 " "Parameter \"NUMWORDS_B\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383483911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383483911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fc1 " "Found entity 1: altsyncram_4fc1" {  } { { "db/altsyncram_4fc1.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/altsyncram_4fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383484717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383484717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topLevel_withoutUART:top_level\|template_image_rom:ROM\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"topLevel_withoutUART:top_level\|template_image_rom:ROM\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383484912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topLevel_withoutUART:top_level\|template_image_rom:ROM\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"topLevel_withoutUART:top_level\|template_image_rom:ROM\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/template_matching.rom0_template_image_rom_466fa709.hdl.mif " "Parameter \"INIT_FILE\" = \"db/template_matching.rom0_template_image_rom_466fa709.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383484913 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383484913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k091 " "Found entity 1: altsyncram_k091" {  } { { "db/altsyncram_k091.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/altsyncram_k091.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter_x\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:converter_x\|lpm_divide:Mod0\"" {  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383485136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter_x\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:converter_x\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485136 ""}  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383485136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6m " "Found entity 1: lpm_divide_d6m" {  } { { "db/lpm_divide_d6m.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/lpm_divide_d6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter_x\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bcd:converter_x\|lpm_divide:Mod1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383485712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter_x\|lpm_divide:Mod1 " "Instantiated megafunction \"bcd:converter_x\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485712 ""}  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383485712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter_x\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:converter_x\|lpm_divide:Div0\"" {  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383485899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter_x\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:converter_x\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383485900 ""}  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383485900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383485993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383485993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter_x\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcd:converter_x\|lpm_divide:Div1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383486008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter_x\|lpm_divide:Div1 " "Instantiated megafunction \"bcd:converter_x\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486008 ""}  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383486008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "D:/Documents/GitHub/sad-processor/Project Files/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451383486131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451383486131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter_y\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:converter_y\|lpm_divide:Mod0\"" {  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383486155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter_y\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:converter_y\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486155 ""}  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383486155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter_y\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bcd:converter_y\|lpm_divide:Mod1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383486171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter_y\|lpm_divide:Mod1 " "Instantiated megafunction \"bcd:converter_y\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486171 ""}  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383486171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter_y\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcd:converter_y\|lpm_divide:Div1\"" {  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383486201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter_y\|lpm_divide:Div1 " "Instantiated megafunction \"bcd:converter_y\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451383486201 ""}  } { { "../../GitHub/sad-processor/bcd.v" "" { Text "../../GitHub/sad-processor/bcd.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1451383486201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1451383562281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1451383569213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451383569213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28786 " "Implemented 28786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1451383573406 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1451383573406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28099 " "Implemented 28099 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1451383573406 ""} { "Info" "ICUT_CUT_TM_RAMS" "641 " "Implemented 641 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1451383573406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1451383573406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451383573649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 17:06:13 2015 " "Processing ended: Tue Dec 29 17:06:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451383573649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:28 " "Elapsed time: 00:14:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451383573649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:52 " "Total CPU time (on all processors): 00:13:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451383573649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451383573649 ""}
