

================================================================
== Vivado HLS Report for 'poly6'
================================================================
* Date:           Mon Apr 27 12:14:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.678|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  40202|  40202|  40202|  40202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  40200|  40200|       402|          -|          -|   100|    no    |
        | + Loop 1.1  |    400|    400|         4|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !21"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [poly6.cpp:3]   --->   Operation 12 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly6_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %.loopexit" [poly6.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %i_0, -28" [poly6.cpp:10]   --->   Operation 17 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [poly6.cpp:10]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %.preheader.preheader" [poly6.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader" [poly6.cpp:12]   --->   Operation 21 'br' <Predicate = (!icmp_ln10)> <Delay = 0.60>
ST_2 : Operation 22 [2/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [poly6.cpp:40]   --->   Operation 22 'load' 'v' <Predicate = (icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 23 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp eq i7 %k_0, -28" [poly6.cpp:12]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 25 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [poly6.cpp:12]   --->   Operation 26 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %1" [poly6.cpp:12]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %k_0 to i64" [poly6.cpp:13]   --->   Operation 28 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 29 'getelementptr' 'b_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [poly6.cpp:13]   --->   Operation 30 'load' 'b_load' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 31 'getelementptr' 'c_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [poly6.cpp:13]   --->   Operation 32 'load' 'c_load' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.59>
ST_4 : Operation 34 [1/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [poly6.cpp:13]   --->   Operation 34 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %b_load to i32" [poly6.cpp:13]   --->   Operation 35 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [poly6.cpp:13]   --->   Operation 36 'load' 'c_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %c_load to i32" [poly6.cpp:13]   --->   Operation 37 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %c_load to i23" [poly6.cpp:13]   --->   Operation 38 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln13_4 = sext i16 %c_load to i17" [poly6.cpp:13]   --->   Operation 39 'sext' 'sext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln13_5 = sext i16 %c_load to i28" [poly6.cpp:13]   --->   Operation 40 'sext' 'sext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln13_6 = sext i16 %c_load to i25" [poly6.cpp:13]   --->   Operation 41 'sext' 'sext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %b_load, i3 0)" [poly6.cpp:13]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln13_7 = sext i19 %shl_ln to i20" [poly6.cpp:13]   --->   Operation 43 'sext' 'sext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.56ns)   --->   "%tmp = add i20 %sext_ln13_7, 126144" [poly6.cpp:13]   --->   Operation 44 'add' 'tmp' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_cast = sext i20 %tmp to i32" [poly6.cpp:13]   --->   Operation 45 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.49ns) (grouped into DSP with root node tmp12)   --->   "%mul_ln13 = mul i32 %sext_ln13, %tmp_cast" [poly6.cpp:13]   --->   Operation 46 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 47 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [poly6.cpp:13]   --->   Operation 48 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %b_load, i1 false)" [poly6.cpp:13]   --->   Operation 49 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl11_cast = sext i17 %p_shl to i18" [poly6.cpp:13]   --->   Operation 50 'sext' 'p_shl11_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.59ns)   --->   "%add_ln13_10 = add i18 %p_shl11_cast, -432" [poly6.cpp:13]   --->   Operation 51 'add' 'add_ln13_10' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln13_8 = sext i18 %add_ln13_10 to i20" [poly6.cpp:13]   --->   Operation 52 'sext' 'sext_ln13_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.56ns)   --->   "%add_ln13 = add i20 %sext_ln13_7, %sext_ln13_8" [poly6.cpp:13]   --->   Operation 53 'add' 'add_ln13' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln13_9 = sext i20 %add_ln13 to i32" [poly6.cpp:13]   --->   Operation 54 'sext' 'sext_ln13_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln13_1 = mul i32 %sext_ln13, %sext_ln13" [poly6.cpp:13]   --->   Operation 55 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (3.17ns)   --->   "%mul_ln13_2 = mul i32 %sext_ln13_9, %mul_ln13_1" [poly6.cpp:13]   --->   Operation 56 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln13_6, 414" [poly6.cpp:13]   --->   Operation 57 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %mul_ln13_3, -20736" [poly6.cpp:13]   --->   Operation 58 'add' 'add_ln13_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln13_10 = sext i25 %add_ln13_1 to i32" [poly6.cpp:13]   --->   Operation 59 'sext' 'sext_ln13_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_4 = mul i28 %sext_ln13_5, 3456" [poly6.cpp:13]   --->   Operation 60 'mul' 'mul_ln13_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_2 = add i28 %mul_ln13_4, -1492992" [poly6.cpp:13]   --->   Operation 61 'add' 'add_ln13_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln13_11 = sext i28 %add_ln13_2 to i32" [poly6.cpp:13]   --->   Operation 62 'sext' 'sext_ln13_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_5)   --->   "%add_ln13_3 = add i17 %sext_ln13_4, -32" [poly6.cpp:13]   --->   Operation 63 'add' 'add_ln13_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_5)   --->   "%sext_ln13_12 = sext i17 %add_ln13_3 to i32" [poly6.cpp:13]   --->   Operation 64 'sext' 'sext_ln13_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_5)   --->   "%mul_ln13_5 = mul nsw i32 %sext_ln13, %sext_ln13_12" [poly6.cpp:13]   --->   Operation 65 'mul' 'mul_ln13_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node mul_ln13_6)   --->   "%add_ln13_4 = add i17 %sext_ln13_4, -72" [poly6.cpp:13]   --->   Operation 66 'add' 'add_ln13_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node mul_ln13_6)   --->   "%sext_ln13_13 = sext i17 %add_ln13_4 to i32" [poly6.cpp:13]   --->   Operation 67 'sext' 'sext_ln13_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln13_6 = mul nsw i32 %sext_ln13_1, %sext_ln13_13" [poly6.cpp:13]   --->   Operation 68 'mul' 'mul_ln13_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_5 = add nsw i32 %mul_ln13_6, %mul_ln13_5" [poly6.cpp:13]   --->   Operation 69 'add' 'add_ln13_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_6)   --->   "%mul_ln13_8 = mul i23 %sext_ln13_3, 87" [poly6.cpp:13]   --->   Operation 70 'mul' 'mul_ln13_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_6 = add i23 %mul_ln13_8, 2592" [poly6.cpp:13]   --->   Operation 71 'add' 'add_ln13_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln13_14 = sext i23 %add_ln13_6 to i32" [poly6.cpp:13]   --->   Operation 72 'sext' 'sext_ln13_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_8)   --->   "%add_ln13_7 = add i17 %sext_ln13_4, -864" [poly6.cpp:13]   --->   Operation 73 'add' 'add_ln13_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_8)   --->   "%sext_ln13_15 = sext i17 %add_ln13_7 to i32" [poly6.cpp:13]   --->   Operation 74 'sext' 'sext_ln13_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_8)   --->   "%mul_ln13_9 = mul nsw i32 %sext_ln13_1, %sext_ln13_15" [poly6.cpp:13]   --->   Operation 75 'mul' 'mul_ln13_9' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_8 = add nsw i32 %mul_ln13_9, -186624" [poly6.cpp:13]   --->   Operation 76 'add' 'add_ln13_8' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.66ns)   --->   "%sub_ln13 = sub i32 %add_ln13_8, %sext_ln13_14" [poly6.cpp:13]   --->   Operation 77 'sub' 'sub_ln13' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln13_1 = sub i32 %mul_ln13_2, %sext_ln13_11" [poly6.cpp:13]   --->   Operation 78 'sub' 'sub_ln13_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln13_2 = sub i32 %sub_ln13_1, %sext_ln13_10" [poly6.cpp:13]   --->   Operation 79 'sub' 'sub_ln13_2' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp12 = add i32 %mul_ln13, 2985984" [poly6.cpp:13]   --->   Operation 80 'add' 'tmp12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.67>
ST_5 : Operation 81 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [poly6.cpp:13]   --->   Operation 81 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %a_load to i32" [poly6.cpp:13]   --->   Operation 82 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.17ns)   --->   "%mul_ln13_7 = mul i32 %add_ln13_5, %mul_ln13_1" [poly6.cpp:13]   --->   Operation 83 'mul' 'mul_ln13_7' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (3.17ns)   --->   "%mul_ln13_10 = mul i32 %sext_ln13_1, %sub_ln13" [poly6.cpp:13]   --->   Operation 84 'mul' 'mul_ln13_10' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.66ns)   --->   "%add_ln13_9 = add i32 %mul_ln13_10, %mul_ln13_7" [poly6.cpp:13]   --->   Operation 85 'add' 'add_ln13_9' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (3.17ns)   --->   "%mul_ln13_11 = mul nsw i32 %sext_ln13_2, %add_ln13_9" [poly6.cpp:13]   --->   Operation 86 'mul' 'mul_ln13_11' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (3.17ns)   --->   "%mul_ln13_12 = mul i32 %sext_ln13_1, %sub_ln13_2" [poly6.cpp:13]   --->   Operation 87 'mul' 'mul_ln13_12' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.66ns)   --->   "%sub_ln13_3 = sub i32 %mul_ln13_12, %mul_ln13_11" [poly6.cpp:13]   --->   Operation 88 'sub' 'sub_ln13_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (3.17ns)   --->   "%tmp13 = mul i32 %sext_ln13_1, %tmp12" [poly6.cpp:13]   --->   Operation 89 'mul' 'tmp13' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.99>
ST_6 : Operation 90 [1/1] (3.17ns)   --->   "%mul_ln13_13 = mul nsw i32 %sext_ln13_2, %sub_ln13_3" [poly6.cpp:13]   --->   Operation 90 'mul' 'mul_ln13_13' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.66ns)   --->   "%sub_ln13_4 = sub i32 %tmp13, %mul_ln13_13" [poly6.cpp:13]   --->   Operation 91 'sub' 'sub_ln13_4' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 92 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.15ns)   --->   "store i32 %sub_ln13_4, i32* %out_addr_1, align 4" [poly6.cpp:13]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader" [poly6.cpp:12]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.15>
ST_7 : Operation 95 [1/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [poly6.cpp:40]   --->   Operation 95 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "ret i32 %v" [poly6.cpp:47]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly6.cpp:10) [14]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', poly6.cpp:40) on array 'out_r' [94]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly6.cpp:12) [22]  (0 ns)
	'getelementptr' operation ('b_addr', poly6.cpp:13) [29]  (0 ns)
	'load' operation ('b_load', poly6.cpp:13) on array 'b' [30]  (1.16 ns)

 <State 4>: 7.59ns
The critical path consists of the following:
	'load' operation ('b_load', poly6.cpp:13) on array 'b' [30]  (1.16 ns)
	'mul' operation of DSP[53] ('mul_ln13_1', poly6.cpp:13) [53]  (2.53 ns)
	'mul' operation ('mul_ln13_2', poly6.cpp:13) [54]  (3.17 ns)
	'sub' operation ('sub_ln13_1', poly6.cpp:13) [80]  (0 ns)
	'sub' operation ('sub_ln13_2', poly6.cpp:13) [81]  (0.731 ns)

 <State 5>: 7.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln13_7', poly6.cpp:13) [68]  (3.17 ns)
	'add' operation ('add_ln13_9', poly6.cpp:13) [78]  (0.669 ns)
	'mul' operation ('mul_ln13_11', poly6.cpp:13) [79]  (3.17 ns)
	'sub' operation ('sub_ln13_3', poly6.cpp:13) [83]  (0.669 ns)

 <State 6>: 5ns
The critical path consists of the following:
	'mul' operation ('mul_ln13_13', poly6.cpp:13) [84]  (3.17 ns)
	'sub' operation ('sub_ln13_4', poly6.cpp:13) [87]  (0.669 ns)
	'store' operation ('store_ln13', poly6.cpp:13) of variable 'sub_ln13_4', poly6.cpp:13 on array 'out_r' [89]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', poly6.cpp:40) on array 'out_r' [94]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
