
22. Printing statistics.

=== andGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2_X2                         1

   Chip area for module '\andGate': 1.330000
     of which used for sequential elements: 0.000000 (0.00%)

