transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd}
vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd}

