static unsigned long F_1 ( unsigned long V_1 )\r\n{\r\nunsigned long V_2 ;\r\n__asm__ __volatile__("ldxa [%1] %2, %0"\r\n: "=&r" (ret)\r\n: "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));\r\nreturn V_2 ;\r\n}\r\nstatic void F_2 ( unsigned long V_1 , unsigned long V_3 )\r\n{\r\n__asm__ __volatile__("stxa %0, [%1] %2\n\t"\r\n"membar #Sync"\r\n:\r\n: "r" (val), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E)\r\n: "memory");\r\nif ( V_1 == V_4 ) {\r\nF_3 ( 1 ) ;\r\n}\r\n}\r\nstatic void F_4 ( int V_5 )\r\n{\r\nunsigned long V_6 = F_1 ( V_7 ) ;\r\nif ( V_5 )\r\nV_6 |= V_8 ;\r\nelse\r\nV_6 &= ~ V_8 ;\r\nF_2 ( V_7 , V_6 ) ;\r\n( void ) F_1 ( V_7 ) ;\r\n}\r\nstatic void F_5 ( int V_9 ,\r\nunsigned long V_10 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nunsigned long V_13 , V_14 , V_6 ;\r\nV_14 = ( V_10 * V_15 ) ;\r\nV_14 /= ( V_16 * V_12 * 1000000000UL ) ;\r\nV_6 = F_1 ( V_7 ) ;\r\nV_13 = ( V_6 & V_17 )\r\n>> V_18 ;\r\nV_6 &= ~ V_17 ;\r\nV_6 |= V_14 << V_18 ;\r\nF_2 ( V_7 , V_6 ) ;\r\nV_6 = F_1 ( V_7 ) ;\r\nif ( V_9 && ! ( V_6 & V_8 ) ) {\r\nunsigned long V_19 ;\r\nV_19 = ( V_16 *\r\n( V_14 + V_13 ) *\r\n1000000UL *\r\nV_11 ) / V_10 ;\r\nF_3 ( V_19 + 1UL ) ;\r\n}\r\n}\r\nstatic void F_6 ( unsigned long V_20 , unsigned long V_21 ,\r\nunsigned long V_10 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nV_20 &= ~ V_22 ;\r\nif ( V_11 == 2 && V_12 == 1 ) {\r\nF_4 ( 0 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_5 ( 0 , V_10 , V_11 , V_12 ) ;\r\n} else if ( V_11 == 1 && V_12 == 2 ) {\r\nF_5 ( 1 , V_10 , V_11 , V_12 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_4 ( 1 ) ;\r\n} else if ( V_11 == 1 && V_12 > 2 ) {\r\nF_6 ( V_20 , V_23 , V_10 ,\r\n1 , 2 ) ;\r\nF_6 ( V_20 , V_21 , V_10 ,\r\n2 , V_12 ) ;\r\n} else if ( V_11 > 2 && V_12 == 1 ) {\r\nF_6 ( V_20 , V_23 , V_10 ,\r\nV_11 , 2 ) ;\r\nF_6 ( V_20 , V_21 , V_10 ,\r\n2 , V_12 ) ;\r\n} else if ( V_11 < V_12 ) {\r\nF_5 ( 0 , V_10 , V_11 , V_12 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\n} else if ( V_11 > V_12 ) {\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_5 ( 1 , V_10 , V_11 , V_12 ) ;\r\n} else {\r\nF_7 () ;\r\n}\r\n}\r\nstatic unsigned long F_8 ( unsigned int V_24 )\r\n{\r\nswitch ( V_24 ) {\r\ncase 0 :\r\nreturn V_25 ;\r\ncase 1 :\r\nreturn V_23 ;\r\ncase 2 :\r\nreturn V_26 ;\r\ncase 3 :\r\nreturn V_27 ;\r\ncase 4 :\r\nreturn V_28 ;\r\ndefault:\r\nF_7 () ;\r\n}\r\n}\r\nstatic unsigned long F_9 ( unsigned int V_24 )\r\n{\r\nswitch ( V_24 ) {\r\ncase 0 :\r\nreturn 1 ;\r\ncase 1 :\r\nreturn 2 ;\r\ncase 2 :\r\nreturn 4 ;\r\ncase 3 :\r\nreturn 6 ;\r\ncase 4 :\r\nreturn 8 ;\r\ndefault:\r\nF_7 () ;\r\n}\r\n}\r\nstatic unsigned long F_10 ( unsigned long V_20 )\r\n{\r\nunsigned long V_2 ;\r\nswitch ( V_20 & V_22 ) {\r\ncase V_25 :\r\nV_2 = 1 ;\r\nbreak;\r\ncase V_23 :\r\nV_2 = 2 ;\r\nbreak;\r\ncase V_26 :\r\nV_2 = 4 ;\r\nbreak;\r\ncase V_27 :\r\nV_2 = 6 ;\r\nbreak;\r\ncase V_28 :\r\nV_2 = 8 ;\r\nbreak;\r\ndefault:\r\nF_7 () ;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic void F_11 ( void * V_29 )\r\n{\r\nunsigned long * V_20 = V_29 ;\r\n* V_20 = F_1 ( V_4 ) ;\r\n}\r\nstatic unsigned int F_12 ( unsigned int V_30 )\r\n{\r\nunsigned long V_10 , V_20 ;\r\nV_10 = F_13 ( V_30 ) / 1000 ;\r\nif ( F_14 ( V_30 , F_11 , & V_20 , 1 ) )\r\nreturn 0 ;\r\nreturn V_10 / F_10 ( V_20 ) ;\r\n}\r\nstatic void F_15 ( void * V_29 )\r\n{\r\nunsigned int V_30 = F_16 () ;\r\nunsigned int * V_24 = V_29 ;\r\nunsigned long V_21 , V_31 ;\r\nunsigned long V_10 , V_12 , V_11 , V_20 ;\r\nV_31 = V_10 = F_13 ( V_30 ) / 1000 ;\r\nV_21 = F_8 ( * V_24 ) ;\r\nV_12 = F_9 ( * V_24 ) ;\r\nV_31 /= V_12 ;\r\nV_20 = F_1 ( V_4 ) ;\r\nV_11 = F_10 ( V_20 ) ;\r\nif ( V_11 != V_12 ) {\r\nF_6 ( V_20 , V_21 , V_10 * 1000 ,\r\nV_11 , V_12 ) ;\r\n}\r\n}\r\nstatic int F_17 ( struct V_32 * V_33 , unsigned int V_24 )\r\n{\r\nunsigned int V_30 = V_33 -> V_30 ;\r\nreturn F_14 ( V_30 , F_15 , & V_24 , 1 ) ;\r\n}\r\nstatic int T_1 F_18 ( struct V_32 * V_33 )\r\n{\r\nunsigned int V_30 = V_33 -> V_30 ;\r\nunsigned long V_10 = F_13 ( V_30 ) / 1000 ;\r\nstruct V_34 * V_35 =\r\n& V_36 [ V_30 ] . V_35 [ 0 ] ;\r\nV_35 [ 0 ] . V_37 = 0 ;\r\nV_35 [ 0 ] . V_38 = V_10 / 1 ;\r\nV_35 [ 1 ] . V_37 = 1 ;\r\nV_35 [ 1 ] . V_38 = V_10 / 2 ;\r\nV_35 [ 2 ] . V_37 = 2 ;\r\nV_35 [ 2 ] . V_38 = V_10 / 4 ;\r\nV_35 [ 2 ] . V_37 = 3 ;\r\nV_35 [ 2 ] . V_38 = V_10 / 6 ;\r\nV_35 [ 2 ] . V_37 = 4 ;\r\nV_35 [ 2 ] . V_38 = V_10 / 8 ;\r\nV_35 [ 2 ] . V_37 = 5 ;\r\nV_35 [ 3 ] . V_38 = V_39 ;\r\nV_33 -> V_40 . V_41 = 0 ;\r\nV_33 -> V_42 = V_10 ;\r\nreturn F_19 ( V_33 , V_35 ) ;\r\n}\r\nstatic int F_20 ( struct V_32 * V_33 )\r\n{\r\nif ( V_43 )\r\nF_17 ( V_33 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_21 ( void )\r\n{\r\nunsigned long V_44 , V_45 , V_46 ;\r\nint V_2 ;\r\nif ( V_47 != V_48 )\r\nreturn - V_49 ;\r\n__asm__("rdpr %%ver, %0" : "=r" (ver));\r\nV_44 = ( ( V_46 >> 48 ) & 0xffff ) ;\r\nV_45 = ( ( V_46 >> 32 ) & 0xffff ) ;\r\nif ( V_44 == 0x17 && V_45 == 0x13 ) {\r\nstruct V_50 * V_51 ;\r\nV_2 = - V_52 ;\r\nV_51 = F_22 ( sizeof( * V_51 ) , V_53 ) ;\r\nif ( ! V_51 )\r\ngoto V_54;\r\nV_36 = F_22 ( ( V_55 * sizeof( * V_36 ) ) ,\r\nV_53 ) ;\r\nif ( ! V_36 )\r\ngoto V_54;\r\nV_51 -> V_56 = F_18 ;\r\nV_51 -> V_57 = V_58 ;\r\nV_51 -> V_59 = F_17 ;\r\nV_51 -> V_60 = F_12 ;\r\nV_51 -> exit = F_20 ;\r\nstrcpy ( V_51 -> V_61 , L_1 ) ;\r\nV_43 = V_51 ;\r\nV_2 = F_23 ( V_51 ) ;\r\nif ( V_2 )\r\ngoto V_54;\r\nreturn 0 ;\r\nV_54:\r\nif ( V_51 ) {\r\nF_24 ( V_51 ) ;\r\nV_43 = NULL ;\r\n}\r\nF_24 ( V_36 ) ;\r\nV_36 = NULL ;\r\nreturn V_2 ;\r\n}\r\nreturn - V_49 ;\r\n}\r\nstatic void T_2 F_25 ( void )\r\n{\r\nif ( V_43 ) {\r\nF_26 ( V_43 ) ;\r\nF_24 ( V_43 ) ;\r\nV_43 = NULL ;\r\nF_24 ( V_36 ) ;\r\nV_36 = NULL ;\r\n}\r\n}
