// Seed: 2522120334
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6
    , id_16,
    input wand id_7,
    input wire id_8,
    output wand id_9,
    input supply1 id_10,
    output wor id_11,
    input wire id_12,
    output logic id_13,
    input supply1 id_14
);
  always id_13 <= 1;
  xnor primCall (id_9, id_14, id_5, id_0, id_12, id_3, id_7, id_8, id_10, id_1, id_4);
  module_0 modCall_1 (id_16);
endmodule
