<?xml version="1.1" encoding="utf-8"?>
<HiddenLog BUILDID="A9E164AUS">
	<define name="IMC_VID" value="0x8086" />
	<define name="JKT_IMC_DID" value="0x3CA8" />
	<define name="ALL_DVID" value="0xFFFFFFFF" />
	<define name="JCK_DID" value="0x0883" />
	<define name="LVMODE_DDR3" value="0" />
	<define name="LVMODE_DDR3L" value="1" />
	<define name="LVMODE_DDR3U" value="2" condition="SV_OR_SDP_FLAG"/>
	<define name="LVMODE_DDR4" value="3" />
	<define name="VOC_RX_VREF" value="0x20" />
	<define name="DDR_PARERR_VREF" value="0x20" />
	<define name="VSSHI_CODETARGET" value="0x24" />
	<define name="VSSHI_PANICTHRESHOLD" value="0x5" />
	<define name="VSSHI_FASTBWFACTOR" value="0x2" />
	<define name="VSSHI_SLOWBWFACTOR" value="0x2" />
	<define name="VSSHI_DIVIDERCTL" value="0x1" />
	<define name="VSSHI_SLOWBWMAXERROR" value="0x1" />
	<define name="VSSHI_PANICENABLE" value="0x1" />
	<define name="VSSHI_GAINBOOST" value="0x1" />
	<define name="RCOMP_DRVDQ_PUP" value="32" />
	<define name="RCOMP_DRVDQ_PDN" value="32" />
	<define name="RCOMP_DRVCLK_PUP" value="32" />
	<define name="RCOMP_DRVCLK_PDN" value="32" />
	<define name="RCOMP_DRVCTL_PUP" value="32" />
	<define name="RCOMP_DRVCTL_PDN" value="32" />
	<define name="RCOMP_DRVCMD_PDN" value="32" />
	<define name="RCOMP_DRVCMD_PUP" value="44" />
	<define name="RCOMP_DRVODT_PUP_50" value="53" />
	<define name="RCOMP_DRVODT_PUP_100" value="32" />
	<define name="FPT_OK" value="(0x00)" />
	<define name="FPT_REC_ENABLE_FAILED" value="(BIT0)" />
	<define name="FPT_RD_DQ_DQS_FAILED" value="(BIT1)" />
	<define name="FPT_WR_LEVELING_FAILED" value="(BIT2)" />
	<define name="FPT_WR_FLY_BY_FAILED" value="(BIT3)" />
	<define name="FPT_WR_DQ_DQS_FAILED" value="(BIT4)" />
	<define name="FPT_MEM_BIST_FAILED" value="(BIT5)" />
	<define name="FPT_LRDIMM_TRAINING_FAILED" value="(BIT6)" />
	<define name="FPT_ADV_TRAINING_FAILED" value="(BIT7)" />
	<define name="FPT_PI_READ_TYPE" value="(BIT0)" />
	<define name="FPT_PI_WRITE_TYPE" value="(BIT1)" />
	<define name="FPT_PI_LRDIMM_READ_TYPE" value="(BIT2)" />
	<define name="FPT_PI_LRDIMM_WRITE_TYPE" value="(BIT3)" />
	<define name="FPT_PI_LRDIMM_RD_MRD_TYPE" value="(BIT4)" />
	<define name="FPT_PI_LRDIMM_WR_MRD_TYPE" value="(BIT5)" />
	<define name="FPT_NO_ERROR" value="(0x00)" />
	<define name="FPT_CORRECTABLE_ERROR" value="(BIT0)" />
	<define name="FPT_NO_CORRECTABLE_ERROR" value="(BIT1)" />
	<define name="MAX_BITS_IN_BYTE" value="8" />
	<define name="DDRIO_DDR" value="0" />
	<define name="DDR4_RCOMP_DRVDQ_PUP" value="41" />
	<define name="DDR4_RCOMP_DRVDQ_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVCLK_PUP" value="41" />
	<define name="DDR4_RCOMP_DRVCLK_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVCTL_PUP" value="41" />
	<define name="DDR4_RCOMP_DRVCTL_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVCMD_PUP" value="44" />
	<define name="DDR4_RCOMP_DRVCMD_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVODT_PUP" value="53" />
	<define name="DDR4_RCOMP_DRVODT_PDN" value="53" />
	<define name="DDR4_RCOMP_DRVDQ_PUP" value="27" />
	<define name="DDR4_RCOMP_DRVDQ_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVCLK_PUP" value="27" />
	<define name="DDR4_RCOMP_DRVCLK_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVCTL_PUP" value="27" />
	<define name="DDR4_RCOMP_DRVCTL_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVCMD_PUP" value="27" />
	<define name="DDR4_RCOMP_DRVCMD_PDN" value="32" />
	<define name="DDR4_RCOMP_DRVODT_PUP" value="53" />
	<define name="DDR4_RCOMP_DRVODT_PDN" value="45" />
	<define name="DDR4_RCOMP_DRVODT_PUP_50_A0" value="56" />
	<define name="DDR4_RCOMP_DRVODT_PUP_100_A0" value="36" />
	<define name="DDR4_RCOMP_DRVCMD_PUP_A0" value="32" />
	<define name="DDR3_800" value="0" />
	<define name="DDR3_1067" value="1" />
	<define name="DDR3_1333" value="2" />
	<define name="DDR3_1600" value="3" />
	<define name="DDR3_1867" value="4" />
	<define name="DDR3_2133" value="5" />
	<define name="DDR3_2400" value="6" />
	<define name="MEMORY_SPEED_MINIMAL_POWER" value="2" condition="(IBM_PORT)"/>
	<define name="MEMORY_SPEED_POWER_EFFICIENCY" value="3" condition="(IBM_PORT)"/>
	<define name="MEMORY_SPEED_PERFORMANCE_OPTIMIZED" value="0" condition="(IBM_PORT)"/>
	<define name="DDR4_800" value="DDR3_800" />
	<define name="DDR4_1066" value="DDR3_1067" />
	<define name="DDR4_1333" value="DDR3_1333" />
	<define name="DDR4_1600" value="DDR3_1600" />
	<define name="DDR4_1866" value="DDR3_1867" />
	<define name="DDR4_1867" value="DDR4_1866" />
	<define name="DDR4_2133" value="DDR3_2133" />
	<define name="DDR4_2400" value="DDR3_2400" />
	<define name="DDR4_2667" value="7" />
	<define name="DDR4_3200" value="8" />
	<define name="FREQUENCY_MTB_OFFSET" value="1000000" />
	<define name="FREQUENCY_FTB_OFFSET" value="1000" />
	<define name="DDR_800_TCK_MIN" value="2500000" />
	<define name="DDR_1000_TCK_MIN" value="2000000" />
	<define name="DDR_1067_TCK_MIN" value="1875000" />
	<define name="DDR_1200_TCK_MIN" value="1667000" />
	<define name="DDR_1333_TCK_MIN" value="1500000" />
	<define name="DDR_1400_TCK_MIN" value="1429000" />
	<define name="DDR_1600_TCK_MIN" value="1250000" />
	<define name="DDR_1800_TCK_MIN" value="1110000" />
	<define name="DDR_1867_TCK_MIN" value="1070000" />
	<define name="DDR_2000_TCK_MIN" value="1000000" />
	<define name="DDR_2133_TCK_MIN" value="938000" />
	<define name="DDR_2200_TCK_MIN" value="909000" />
	<define name="DDR_2400_TCK_MIN" value="833000" />
	<define name="DDR_2600_TCK_MIN" value="769000" />
	<define name="DDR_2667_TCK_MIN" value="750000" />
	<define name="DDR_2800_TCK_MIN" value="714000" />
	<define name="DDR_2933_TCK_MIN" value="682000" />
	<define name="DDR_3000_TCK_MIN" value="667000" />
	<define name="DDR_3200_TCK_MIN" value="625000" />
	<define name="MAX_EDGES" value="2" />
	<define name="MAX_BITS_IN_BYTE" value="8" />
	<define name="MAX_CS" value="10" />
	<define name="MFGID_AENEON" value="0x5705" />
	<define name="MFGID_QIMONDA" value="0x5105" />
	<define name="MFGID_NEC" value="0x1000" />
	<define name="MFGID_IDT" value="0xB300" />
	<define name="MFGID_TI" value="0x9700" />
	<define name="MFGID_HYNIX" value="0xAD00" />
	<define name="MFGID_MICRON" value="0x2C00" />
	<define name="MFGID_INFINEON" value="0xC100" />
	<define name="MFGID_SAMSUNG" value="0xCE00" />
	<define name="MFGID_TEK" value="0x3D00" />
	<define name="MFGID_KINGSTON" value="0x9801" />
	<define name="MFGID_ELPIDA" value="0xFE02" />
	<define name="MFGID_SMART" value="0x9401" />
	<define name="MFGID_AGILENT" value="0xC802" />
	<define name="MFGID_NANYA" value="0x0B03" />
	<define name="MFGID_INPHI" value="0xB304" />
	<define name="MFGID_MONTAGE" value="0x3206" />
	<define name="MC_MAX_NODE" value="(MAX_HA*MAX_SOCKET)" />
	<define name="MAX_JCK_CH" value="2" />
	<define name="MAX_HA_CH" value="4" />
	<define name="SAD_RULES_ADDR_RANGE" value="4" />
	<define name="MAX_CH" value="(MAX_HA_CH)" condition="~MAX_CH"/>
	<define name="MAX_SKT_CH" value="(MAX_CH*MAX_HA)" />
	<define name="MAX_SYS_CH" value="(MAX_CH * MC_MAX_NODE)" />
	<define name="MAX_DIMM" value="DIMM_NUM_SLOT" condition="~MAX_DIMM"/>
	<define name="MAX_BITS" value="72" />
	<define name="MAX_TECH" value="14" />
	<define name="MAX_TECH_DDR4" value="12" />
	<define name="MAX_SUP_FREQ" value="7" />
	<define name="MAX_DENSITY" value="4" />
	<define name="MAX_RM" value="2" />
	<define name="MAX_RIR" value="5" />
	<define name="MAX_RIR_WAYS" value="8" />
	<define name="TAD_RULES" value="12" />
	<define name="MAX_TAD_WAYS" value="4" />
	<define name="SAD_RULES" value="20" />
	<define name="MAX_SAD_WAYS" value="8" />
	<define name="SAD_ATTR_DRAM" value="0" />
	<define name="MAX_RAW_CARD" value="5" />
	<define name="MAX_STROBE" value="18" />
	<define name="FOUR_GB_MEM" value="0x40" />
	<define name="MAX_MEM_ADDR" value="0x1000" />
	<define name="MAX_SPD_BYTE" value="256" />
	<define name="MAX_SEEDS" value="10" />
	<define name="VMSE_MAX_VCMD_LANE" value="17" />
	<define name="VMSE_MAX_STROBE" value="(MAX_STROBE/2)" />
	<define name="MAX_VMSE_BIT_LANE" value="8" />
	<define name="MAX_SIDE" value="2" />
	<define name="MAX_JC_CMDFUBS" value="4" />
	<define name="SPD_MODULE_PART" value="18" />
	<define name="SPD_MODULE_PART_DDR4" value="20" />
	<define name="MAX_PB_DESKEW_GROUP" value="4" />
	<define name="NIBBLES_PER_BYTE" value="2" />
	<define name="DRAM_ODT_DIS" value="0" />
	<define name="RTT_WR_ODT_60" value="BIT9" />
	<define name="RTT_WR_ODT_120" value="BIT10" />
	<define name="RTT_WR_ODT_MASK" value="(BIT10 | BIT9)" />
	<define name="RTT_NOM_ODT_60" value="BIT2" />
	<define name="RTT_NOM_ODT_120" value="BIT6" />
	<define name="RTT_NOM_ODT_40" value="(BIT6 | BIT2)" />
	<define name="RTT_NOM_ODT_20" value="BIT9" />
	<define name="RTT_NOM_ODT_30" value="(BIT9 | BIT2)" />
	<define name="RTT_NOM_ODT_MASK" value="(BIT9 | BIT6 | BIT2)" />
	<define name="DDR4_VREF_RANGE1_OFFSET" value="64" />
	<define name="DDR4_VREF_RANGE2_OFFSET" value="41" />
	<define name="DDR4_RTT_WR_DIS" value="0" />
	<define name="DDR4_RTT_WR_120" value="BIT0" />
	<define name="DDR4_RTT_WR_240" value="BIT1" />
	<define name="DDR4_RTT_WR_INF" value="(BIT1 | BIT0)" />
	<define name="DDR4_RTT_NOM_DIS" value="0" />
	<define name="DDR4_RTT_NOM_INF" value="0" />
	<define name="DDR4_RTT_NOM_60" value="BIT0" />
	<define name="DDR4_RTT_NOM_120" value="BIT1" />
	<define name="DDR4_RTT_NOM_40" value="(BIT1 | BIT0)" />
	<define name="DDR4_RTT_NOM_240" value="BIT2" />
	<define name="DDR4_RTT_NOM_48" value="(BIT2 | BIT0)" />
	<define name="DDR4_RTT_NOM_80" value="(BIT2 | BIT1)" />
	<define name="DDR4_RTT_NOM_34" value="(BIT2 | BIT1 | BIT0)" />
	<define name="DDR4_RTT_PARK_DIS" value="0" />
	<define name="DDR4_RTT_PARK_INF" value="0" />
	<define name="DDR4_RTT_PARK_60" value="BIT0" />
	<define name="DDR4_RTT_PARK_120" value="BIT1" />
	<define name="DDR4_RTT_PARK_40" value="(BIT1 | BIT0)" />
	<define name="DDR4_RTT_PARK_240" value="BIT2" />
	<define name="DDR4_RTT_PARK_48" value="(BIT2 | BIT0)" />
	<define name="DDR4_RTT_PARK_80" value="(BIT2 | BIT1)" />
	<define name="DDR4_RTT_PARK_34" value="(BIT2 | BIT1 | BIT0)" />
	<define name="DDR4_RTT_WR_ODT_SHIFT" value="9" />
	<define name="DDR4_RTT_WR_ODT_MASK" value="(BIT11 | BIT10 | BIT9)" />
	<define name="DDR4_RTT_PRK_ODT_SHIFT" value="6" />
	<define name="DDR4_RTT_PRK_ODT_MASK" value="(BIT8 | BIT7 | BIT6)" />
	<define name="DDR4_RTT_NOM_ODT_SHIFT" value="8" />
	<define name="DDR4_RTT_NOM_ODT_MASK" value="(BIT10 | BIT9 | BIT8)" />
	<define name="ODT_RD_CYCLE_LEADING" value="0" />
	<define name="ODT_RD_CYCLE_TRAILING" value="0" />
	<define name="ODT_WR_CYCLE_LEADING" value="1" />
	<define name="ODT_WR_CYCLE_TRAILING" value="0" />
	<define name="MAX_RD_VREF_OFFSET" value="48" />
	<define name="MAX_WR_VREF_OFFSET" value="31" />
	<define name="MAX_TIMING_OFFSET" value="31" />
	<define name="MAX_MARGIN_INIT_OFFSET" value="3" />
	<define name="MAX_FAN_STEPS" value="3" />
	<define name="FAN_RIGHT" value="0" />
	<define name="FAN_LEFT" value="1" />
	<define name="FAN_CENTER" value="2" />
	<define name="FAN_ENABLE" value="1" />
	<define name="FAN_DISABLE" value="0" />
	<define name="MAX_TIMIMG_RETRY" value="5" />
	<define name="EXECUTE_IOSAV" value="1" />
	<define name="NOEXECUTE_IOSAV" value="0" />
	<define name="SP_CMD_ADDR" value="BIT0" />
	<define name="ADDR_UPDT" value="BIT1" />
	<define name="ADDR_LFSR" value="BIT2" />
	<define name="SP_CMD_CTL" value="BIT3" />
	<define name="SUBSEQ_CTL" value="BIT4" />
	<define name="SEQ_CTL" value="BIT5" />
	<define name="UPDATE_REPEATS" value="SEQ_CTL" />
	<define name="ALL_IOSAV_REGS" value="(SP_CMD_ADDR + ADDR_UPDT + ADDR_LFSR + SP_CMD_CTL + SUBSEQ_CTL + SEQ_CTL)" />
	<define name="DRAM_TCASE_DEFAULT" value="(85 shl 4)" />
	<define name="DRAM_TCASE_MAX" value="(95 shl 4)" />
	<define name="CATCHALL_TIMEOUT" value="100000" />
	<define name="TIMEOUT_1MS" value="1000" />
	<define name="TIMEOUT_50US" value="50" />
	<define name="tDLLK" value="512" />
	<define name="ZQ_SHORT" value="0" />
	<define name="ZQ_LONG" value="1" />
	<define name="tZQOPER" value="300" />
	<define name="tZQOPER_DDR4" value="512" />
	<define name="tZQinit" value="512" />
	<define name="tZQCS" value="64" />
	<define name="tZQCS_DDR4" value="128" />
	<define name="tMRD" value="1" />
	<define name="BROADCAST_COMMAND" value="(100)" />
	<define name="MEMTEST" value="0" />
	<define name="MEMINIT" value="1" />
	<define name="WCRDT" value="32" />
	<define name="RCRDT" value="22" />
	<define name="BANK0" value="0" />
	<define name="BANK1" value="BIT0" />
	<define name="BANK2" value="BIT1" />
	<define name="BANK3" value="BIT0 + BIT1" />
	<define name="BANK4" value="BIT2" />
	<define name="BANK5" value="BIT2 + BIT0" />
	<define name="BANK6" value="BIT2 + BIT1" />
	<define name="BANK7" value="BIT2 + BIT1 + BIT0" />
	<define name="RDIMM_RC00" value="0x00" />
	<define name="RDIMM_RC01" value="0x01" />
	<define name="RDIMM_RC02" value="0x02" />
	<define name="RDIMM_RC03" value="0x03" />
	<define name="RDIMM_RC04" value="0x04" />
	<define name="RDIMM_RC05" value="0x05" />
	<define name="RDIMM_RC06" value="0X06" />
	<define name="RDIMM_RC08" value="0x08" />
	<define name="RDIMM_RC09" value="0x09" />
	<define name="RDIMM_RC0A" value="0x0A" />
	<define name="RDIMM_RC0B" value="0x0B" />
	<define name="RDIMM_RC0C" value="0x0C" />
	<define name="RDIMM_RC0D" value="0x0D" />
	<define name="RDIMM_RC0E" value="0x0E" />
	<define name="RDIMM_RC0F" value="0x0F" />
	<define name="RDIMM_RC2x" value="0x20" />
	<define name="RDIMM_RC3x" value="0x30" />
	<define name="RDIMM_RC4x" value="0x40" />
	<define name="RDIMM_RC8x" value="0x80" />
	<define name="RDIMM_RC9x" value="0x90" />
	<define name="RDIMM_RCAx" value="0xA0" />
	<define name="RDIMM_RCBx" value="0xB0" />
	<define name="LRDIMM_BC00" value="0x00" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC01" value="0x01" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC02" value="0x02" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC03" value="0x03" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC04" value="0x04" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC05" value="0x05" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC06" value="0x06" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC07" value="0x07" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC08" value="0x08" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC09" value="0x09" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0A" value="0x0A" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0B" value="0x0B" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0C" value="0x0C" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0E" value="0x0E" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0x" value="0x00" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC1x" value="0x10" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC2x" value="0x20" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC3x" value="0x30" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC4x" value="0x40" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC5x" value="0x50" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC6x" value="0x60" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC7x" value="0x70" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC8x" value="0x80" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC9x" value="0x90" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BCAx" value="0xA0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BCBx" value="0xB0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BCCx" value="0xC0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BCDx" value="0xD0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BCEx" value="0xE0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BCFx" value="0xF0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_F0" value="0x0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_F1" value="0x1" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_F5" value="0x5" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_F6" value="0x6" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_F7" value="0x7" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_F9" value="0x9" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_HOSTDQDQSDRIVERS_DISABLE" value="BIT3" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_ZQCL" value="0x01" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_ZQCS" value="0x02" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0A_DDR4_1600" value="0x0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0A_DDR4_1866" value="0x1" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0A_DDR4_2133" value="0x2" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0A_DDR4_2400" value="0x3" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0A_DDR4_2666" value="0x4" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_BC0A_DDR4_3200" value="0x5" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_NORMAL_MODE" value="0x0" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_MREP_TRAINING_MODE" value="0x1" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_DWL_TRAINING_MODE" value="0x4" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_HWL_TRAINING_MODE" value="0x5" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_MRD_TRAINING_MODE" value="0x6" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_MWD_TRAINING_MODE" value="0x7" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_PBA_MODE" value="0x1" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_MPR_OVERRIDE_MODE" value="0x2" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_PDA_MODE" value="0x4" condition="LRDIMM_SUPPORT"/>
	<define name="LRDIMM_RD_PREAMBLE_TRAINING_MODE" value="0x10" condition="LRDIMM_SUPPORT"/>
	<define name="LFSR_ORDER" value="23" />
	<define name="LFSR_POLY" value="0x840001" />
	<define name="RDPTR_INIT_RCVEN" value="5" />
	<define name="RDPTR_INIT_WRLEVEL" value="6" />
	<define name="LATENCY_INIT_RCVEN" value="16" />
	<define name="NUM_SWEEPS_MAX" value="4" />
	<define name="NUM_SWEEPS_RCVEN" value="4" />
	<define name="NUM_STEPS_RDDQDQS" value="72" />
	<define name="NUM_STEPS_RCVEN" value="128" />
	<define name="NUM_STEPS_WRLEVEL" value="128" />
	<define name="NUM_STEPS_WRDQDQS" value="128" />
	<define name="MAX_DELAY_TYPES" value="3" />
	<define name="DELAY_TYPE_DQ" value="0" />
	<define name="DELAY_TYPE_DQS" value="1" />
	<define name="DELAY_TYPE_RCVEN" value="2" />
	<define name="MAX_CLK_DELAY" value="128" />
	<define name="CDIEVSSHI_BDW" value="2000" condition="BDX_HOST"/>
	<define name="PANICCOMPUPMULT" value="0x0000007F" condition="BDX_HOST"/>
	<define name="PANICCOMPDNMULT" value="0x0000007F" condition="BDX_HOST"/>
	<define name="GSM_READ" value="BIT0" />
	<define name="GSM_WRITE" value="BIT1" />
	<define name="DOUBLE_REFI" value="BIT1" />
	<define name="EXTENDED_TEMP" value="BIT2" />
	<define name="X4_PRESENT" value="BIT3" />
	<define name="X8_PRESENT" value="BIT4" />
	<define name="X4_AND_X8_PRESENT" value="BIT5" />
	<define name="ASR_SUPPORT" value="BIT6" />
	<define name="X16_PRESENT" value="BIT7" />
	<define name="MR0_B4" value="BIT1" />
	<define name="MR0_RBT" value="BIT3" />
	<define name="MR0_TM" value="BIT7" />
	<define name="MR0_DLL" value="BIT8" />
	<define name="MR0_PPD" value="BIT12" />
	<define name="MR1_DLL" value="BIT0" />
	<define name="MR1_WLE" value="BIT7" />
	<define name="MR1_TDQS" value="BIT11" />
	<define name="MR1_QOFF" value="BIT12" />
	<define name="MR2_ASR" value="BIT6" />
	<define name="MR2_SRT" value="BIT7" />
	<define name="MR2_ASR_DDR4" value="BIT6 | BIT7" />
	<define name="MR3_MPR" value="BIT2" />
	<define name="MR3_PDA" value="BIT4" />
	<define name="MR4_RE" value="BIT10" />
	<define name="NO_PDA" value="0" />
	<define name="ALL_DATABUFFERS" value="0xFF" />
	<define name="NO_PDA" value="0" />
	<define name="ENTER_PDA" value="1" />
	<define name="EXIT_PDA" value="2" />
	<define name="SIDE_A" value="0" />
	<define name="SIDE_B" value="1" />
	<define name="VMT_MODE_PI_SWEEP" value="0" />
	<define name="VMT_MODE_VREF_SWEEP" value="1" />
	<define name="VMSE_MAX_BIT_LANE" value="72" />
	<define name="MAX_LOG" value="64" />
	<define name="WA_SCRAMBLER_DIS" value="BIT0" />
	<define name="WA_NO_MORE_RCW" value="BIT1" />
	<define name="SINGLE_CHANNEL_MODE" value="0" />
	<define name="LOCKSTEP_CHANNEL_MODE" value="1" />
	<define name="CH_INDEPENDENT" value="0" />
	<define name="CH_MIRROR" value="BIT0" />
	<define name="CH_LOCKSTEP" value="BIT1" />
	<define name="RK_SPARE" value="BIT2" />
	<define name="PARTIAL_MIRR_EN" value="BIT3" />
	<define name="CH_ML" value="(CH_MIRROR | CH_LOCKSTEP)" />
	<define name="CH_SL" value="(RK_SPARE  | CH_LOCKSTEP)" />
	<define name="CH_MS" value="(CH_MIRROR | RK_SPARE)" />
	<define name="CH_MLS" value="(CH_MIRROR | CH_LOCKSTEP | RK_SPARE)" />
	<define name="CH_PML" value="(PARTIAL_MIRR_EN | CH_LOCKSTEP)" condition="(IBM_PORT)"/>
	<define name="DEVTAGGING_EN" value="BIT0" />
	<define name="DMNDSCRB_EN" value="BIT1" />
	<define name="PTRLSCRB_EN" value="BIT2" />
	<define name="DDDC_EN" value="BIT3" />
	<define name="A7_MODE" value="BIT4" />
	<define name="DDDC_WIREKILL" value="BIT5" />
	<define name="GLOBAL_RAS_POLICY" value="BIT6" />
	<define name="BDDDC_EN" value="BIT7" />
	<define name="BSDDC_EN" value="BIT8" />
	<define name="VMSE_MODE_2_1" value="BIT0" />
	<define name="VMSE_PREAMBLE_2UI" value="BIT1" />
	<define name="JCK_MODE_QRATE" value="BIT2" />
	<define name="SAFE_TURN_AROUND_TIMINGS" value="BIT3" />
	<define name="VMSE_RANK_MARGIN_TOOL_EN" value="BIT4" />
	<define name="VMSE_NB_PERST_EN" value="BIT5" />
	<define name="VMSE_SB_PERST_EN" value="BIT6" />
	<define name="VMSE_DISABLE_SCRAMBLING" value="BIT7" />
	<define name="VMSE_TRAIN_READ_USE_LFSR" value="BIT9" />
	<define name="VMSE_TRAIN_READ_VOC_LANE_OFFSET_EN" value="BIT10" />
	<define name="VMSE_MODE_1_1" value="0" />
	<define name="VMSE_MODE_2_2" value="BIT11" />
	<define name="RESTORE_VMSE_TRAININGS_ON_FAST_BOOT" value="BIT12" />
	<define name="VMSE_DATA_SCRAMBLING_EN" value="BIT13" />
	<define name="VMSE_CMD_SCRAMBLING_EN" value="BIT14" />
	<define name="VMSE_CMD_SCR_ON_RETRY_EN" value="BIT15" />
	<define name="TEMPHIGH_EN" value="BIT0" />
	<define name="PDWN_IBT_OFF_EN" value="BIT1" />
	<define name="PDWN_SR_CKE_MODE" value="BIT2" />
	<define name="OPP_SELF_REF_EN" value="BIT3" />
	<define name="MDLL_SHUT_DOWN_EN" value="BIT4" />
	<define name="PAGE_POLICY" value="BIT5" />
	<define name="ALLOW2XREF_EN" value="BIT6" />
	<define name="MULTI_THREAD_MRC_EN" value="BIT7" />
	<define name="ADAPTIVE_PAGE_EN" value="BIT8" />
	<define name="CMD_CLK_TRAINING_EN" value="BIT9" />
	<define name="SCRAMBLE_EN" value="BIT10" />
	<define name="ZQ_CALIBRATION_EN" value="BIT11" />
	<define name="NUMA_AWARE" value="BIT12" />
	<define name="PC6_CMD_ADDR_STANDBY_EN" value="BIT13" />
	<define name="LRD_SUBRNK_C2CAS_TIM_EN" value="BIT14" />
	<define name="ECC_CHECK_EN" value="BIT15" />
	<define name="ECC_MIX_EN" value="BIT16" />
	<define name="BALANCED_4WAY_EN" value="BIT17" />
	<define name="DIMM_LRDIMM_3DS_SUPPORT" value="BIT18" />
	<define name="SPLIT_BELOW_4GB_EN" value="BIT19" />
	<define name="MARGIN_RANKS_EN" value="BIT20" />
	<define name="DISPLAY_EYE_EN" value="BIT21" />
	<define name="PER_NIBBLE_EYE_EN" value="BIT22" />
	<define name="CA_PARITY_EN" value="BIT23" />
	<define name="MEMORY_TEST_FAST_BOOT_EN" value="BIT24" />
	<define name="ATTEMPT_FAST_BOOT" value="BIT25" />
	<define name="PROC_EIST_EN" value="BIT27" />
	<define name="PROMOTE_MEM_TRAIN_ERRORS" value="BIT28" />
	<define name="PROMOTE_MEM_RAS_WARNINGS" value="BIT29" />
	<define name="VMSE_CLOCK_STOP_EN" value="BIT30" />
	<define name="SAFE_MC_BGF_PSV_EN" value="BIT31" />
	<define name="ADR_SUPPORT_EN" value="BIT0" />
	<define name="HA_EARLY_WRITE_POST_EN" value="BIT1" />
	<define name="MC_CHANNEL_HASH_MODE" value="BIT2" />
	<define name="UNUSED_MEM_CHANNEL_INPUTS_EN" value="BIT3" />
	<define name="READ_VREF_CENTER_EN" value="BIT4" />
	<define name="WRITE_VREF_CENTER_EN" value="BIT5" />
	<define name="CMD_2_DATA_TUNING" value="BIT7" />
	<define name="THERMAL_SENSOR_EN" value="BIT8" />
	<define name="CATASTROPHIC_TRIP_EN" value="BIT9" />
	<define name="VUNIT_CLOCK_GATING_EN" value="BIT10" />
	<define name="TUNIT_CLOCK_GATING_EN" value="BIT11" />
	<define name="MUNIT_CLOCK_GATING_EN" value="BIT12" />
	<define name="DUNIT_CLOCK_GATING_EN" value="BIT13" />
	<define name="CPGC_MEMORY_TEST_EN" value="BIT14" />
	<define name="JKT_ERROR_FLOW" value="BIT15" />
	<define name="PSMI_SUPPORT_EN" value="BIT16" />
	<define name="JCK_PWR_MGMT_EN" value="BIT17" />
	<define name="DDR4_DIMM_ISOLATION_ENABLE" value="BIT18" />
	<define name="ADVANCED_CLK_TRAINING" value="BIT19" />
	<define name="ADVANCED_STROBE_CENTERING" value="BIT20" />
	<define name="MIRROR_SCRUB" value="BIT21" />
	<define name="EXT_DIMM_VREF_CIRCUIT" value="BIT22" />
	<define name="BIOS_VMSE_RESET" value="BIT23" />
	<define name="PERBIT_DESKEW_TRAINING" value="BIT24" />
	<define name="RXVREF_PERSTROBE_TRAINING" value="BIT24" />
	<define name="CPGC_MEMORY_ECC_EN" value="BIT25" />
	<define name="ODT_TIMING_AGGRESSIVE_MODE" value="BIT26" />
	<define name="VMSE_DISABLE_RCOMP" value="BIT27" />
	<define name="MXB_RANK_SHARING_MAX_PERFORMANCE" value="BIT28" />
	<define name="PER_DIMM_PARITY_ERROR_EN" value="BIT29" />
	<define name="PDA_EN" value="BIT30" />
	<define name="JCK_SAVE_ERRLOGS" value="BIT31" />
	<define name="RD_VREF_EN" value="READ_VREF_CENTER_EN" />
	<define name="WR_VREF_EN" value="WRITE_VREF_CENTER_EN" />
	<define name="MH_OUTPUT_EN" value="BIT0" />
	<define name="MH_SENSE_EN" value="BIT1" />
	<define name="OLTT_EN" value="BIT2" />
	<define name="CLTT_EN" value="BIT3" />
	<define name="MEM_RNK_SPAR_SCK0_MC0" value="BIT0" />
	<define name="MEM_RNK_SPAR_SCK0_MC1" value="BIT1" />
	<define name="MEM_RNK_SPAR_SCK1_MC0" value="BIT2" />
	<define name="MEM_RNK_SPAR_SCK1_MC1" value="BIT3" />
	<define name="MEM_RNK_SPAR_SCK2_MC0" value="BIT4" />
	<define name="MEM_RNK_SPAR_SCK2_MC1" value="BIT5" />
	<define name="MEM_RNK_SPAR_SCK3_MC0" value="BIT6" />
	<define name="MEM_RNK_SPAR_SCK3_MC1" value="BIT7" />
	<define name="MEM_RNK_SPAR_SCK4_MC0" value="BIT8" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_RNK_SPAR_SCK4_MC1" value="BIT9" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_RNK_SPAR_SCK5_MC0" value="BIT10" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_RNK_SPAR_SCK5_MC1" value="BIT11" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_RNK_SPAR_SCK6_MC0" value="BIT12" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_RNK_SPAR_SCK6_MC1" value="BIT13" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_RNK_SPAR_SCK7_MC0" value="BIT14" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_RNK_SPAR_SCK7_MC1" value="BIT15" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="ALL_SPARE_MODES" value="(MEM_RNK_SPAR_SCK0_MC0 | MEM_RNK_SPAR_SCK0_MC1 | MEM_RNK_SPAR_SCK1_MC0 | MEM_RNK_SPAR_SCK1_MC1 |  MEM_RNK_SPAR_SCK2_MC0 | MEM_RNK_SPAR_SCK2_MC1 | MEM_RNK_SPAR_SCK3_MC0 | MEM_RNK_SPAR_SCK3_MC1 |  MEM_RNK_SPAR_SCK4_MC0 | MEM_RNK_SPAR_SCK4_MC1 | MEM_RNK_SPAR_SCK5_MC0 | MEM_RNK_SPAR_SCK5_MC1 |  MEM_RNK_SPAR_SCK6_MC0 | MEM_RNK_SPAR_SCK6_MC1 | MEM_RNK_SPAR_SCK7_MC0 | MEM_RNK_SPAR_SCK7_MC1)" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="ALL_SPARE_MODES" value="(MEM_RNK_SPAR_SCK0_MC0 | MEM_RNK_SPAR_SCK0_MC1 | MEM_RNK_SPAR_SCK1_MC0 | MEM_RNK_SPAR_SCK1_MC1 |  MEM_RNK_SPAR_SCK2_MC0 | MEM_RNK_SPAR_SCK2_MC1 | MEM_RNK_SPAR_SCK3_MC0 | MEM_RNK_SPAR_SCK3_MC1)" condition="(IBM_PORT) AND ~(MAX_SOCKET > 4)"/>
	<define name="ALL_SPARE_MODES" value="(MEM_RNK_SPAR_SCK0_MC0 | MEM_RNK_SPAR_SCK0_MC1 | MEM_RNK_SPAR_SCK1_MC0 | MEM_RNK_SPAR_SCK1_MC1 |  MEM_RNK_SPAR_SCK2_MC0 | MEM_RNK_SPAR_SCK2_MC1 | MEM_RNK_SPAR_SCK3_MC0 | MEM_RNK_SPAR_SCK3_MC1)" condition="~(IBM_PORT)"/>
	<define name="MEM_MIRR_SCK0_MC0" value="BIT0" />
	<define name="MEM_MIRR_SCK0_MC1" value="BIT1" />
	<define name="MEM_MIRR_SCK1_MC0" value="BIT2" />
	<define name="MEM_MIRR_SCK1_MC1" value="BIT3" />
	<define name="MEM_MIRR_SCK2_MC0" value="BIT4" />
	<define name="MEM_MIRR_SCK2_MC1" value="BIT5" />
	<define name="MEM_MIRR_SCK3_MC0" value="BIT6" />
	<define name="MEM_MIRR_SCK3_MC1" value="BIT7" />
	<define name="MEM_MIRR_SCK4_MC0" value="BIT8" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_SCK4_MC1" value="BIT9" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_SCK5_MC0" value="BIT10" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_SCK5_MC1" value="BIT11" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_SCK6_MC0" value="BIT12" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_SCK6_MC1" value="BIT13" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_SCK7_MC0" value="BIT14" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_SCK7_MC1" value="BIT15" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_ALL" value="(MEM_MIRR_SCK0_MC0 | MEM_MIRR_SCK0_MC1 | MEM_MIRR_SCK1_MC0 | MEM_MIRR_SCK1_MC1 |  MEM_MIRR_SCK2_MC0 | MEM_MIRR_SCK2_MC1 | MEM_MIRR_SCK3_MC0 | MEM_MIRR_SCK3_MC1 |  MEM_MIRR_SCK4_MC0 | MEM_MIRR_SCK4_MC1 | MEM_MIRR_SCK5_MC0 | MEM_MIRR_SCK5_MC1 |  MEM_MIRR_SCK6_MC0 | MEM_MIRR_SCK6_MC1 | MEM_MIRR_SCK7_MC0 | MEM_MIRR_SCK7_MC1)" condition="(IBM_PORT) AND (MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_ALL" value="(MEM_MIRR_SCK0_MC0 | MEM_MIRR_SCK0_MC1 | MEM_MIRR_SCK1_MC0 | MEM_MIRR_SCK1_MC1 |  MEM_MIRR_SCK2_MC0 | MEM_MIRR_SCK2_MC1 | MEM_MIRR_SCK3_MC0 | MEM_MIRR_SCK3_MC1)" condition="(IBM_PORT) AND ~(MAX_SOCKET > 4)"/>
	<define name="MEM_MIRR_ALL" value="(MEM_MIRR_SCK0_MC0 | MEM_MIRR_SCK0_MC1 | MEM_MIRR_SCK1_MC0 | MEM_MIRR_SCK1_MC1 |  MEM_MIRR_SCK2_MC0 | MEM_MIRR_SCK2_MC1 | MEM_MIRR_SCK3_MC0 | MEM_MIRR_SCK3_MC1)" condition="~(IBM_PORT)"/>
	<define name="DRAM_RAPL_DISABLED" value="0" />
	<define name="DRAM_RAPL_ESTIMATED" value="1" />
	<define name="DRAM_RAPL_VR_MEASURED" value="2" />
	<define name="RDIMM" value="0" />
	<define name="UDIMM" value="1" />
	<define name="RDIMMandUDIMM" value="2" />
	<define name="SODIMM" value="2" />
	<define name="LRDIMM" value="9" />
	<define name="QRDIMM" value="10" />
	<define name="LRDIMMRMX4" value="11" />
	<define name="X_OVER_DIS" value="BIT0" />
	<define name="SENSE_AMP_DIS" value="BIT1" />
	<define name="E_CMDCLK_DIS" value="BIT2" />
	<define name="REC_EN_DIS" value="BIT3" />
	<define name="RD_DQS_DIS" value="BIT4" />
	<define name="WR_LVL_DIS" value="BIT5" />
	<define name="WR_FLYBY_DIS" value="BIT6" />
	<define name="WR_DQ_DIS" value="BIT7" />
	<define name="CMDCLK_DIS" value="BIT8" />
	<define name="RD_ADV_DIS" value="BIT9" />
	<define name="WR_ADV_DIS" value="BIT10" />
	<define name="RD_VREF_DIS" value="BIT11" />
	<define name="WR_VREF_DIS" value="BIT12" />
	<define name="RT_OPT_DIS" value="BIT13" />
	<define name="RX_DESKEW_DIS" value="BIT14" />
	<define name="TX_DESKEW_DIS" value="BIT14" />
	<define name="MEMTEST_DIS" value="BIT29" />
	<define name="NORMAL_MODE_DIS" value="BIT30" />
	<define name="NO_RESET" value="0" />
	<define name="CPU_ONLY_RESET" value="1" />
	<define name="POWER_GOOD_RESET" value="2" />
	<define name="WARM_RESET" value="3" />
	<define name="MRC_WDB_LINES" value="32" />
	<define name="MRC_WDB_LINE_SIZE" value="64" />
	<define name="CADB_LINES" value="16" />
	<define name="DTI_TSOD" value="0x03" />
	<define name="DTI_EEPROM" value="0x0A" />
	<define name="DTI_WP_EEPROM" value="0x06" />
	<define name="DTI_LRDIMM" value="0x0B" />
	<define name="DTI_DCP_FIVE" value="0x05" />
	<define name="DTI_DCP_SEVEN" value="0x07" />
	<define name="CMD_GROUP0" value="0" />
	<define name="CMD_GROUP1" value="1" />
	<define name="CMD_GROUP2" value="2" />
	<define name="CMD_GROUPALL" value="3" />
	<define name="MAX_CMD" value="3" />
	<define name="MAX_CLK" value="4" />
	<define name="MAX_CMD_GROUP_RETRY" value="4" />
	<define name="MIN_RD_PTR_OFFSET_RCVEN" value="3" />
	<define name="RD_PTR_OFFSET_RCVEN_ADJUSTMENT" value="2" />
	<define name="MIN_RD_PTR_OFFSET_DQ" value="3" />
	<define name="RD_PTR_OFFSET_DQ_ADJUSTMENT" value="2" />
	<define name="MIN_RD_PTR_OFFSET_DQS" value="3" />
	<define name="RD_PTR_OFFSET_DQS_ADJUSTMENT" value="2" />
	<define name="RE_LOGIC_DELAY_MAX_VALUE" value="2" />
	<define name="RE_EDGE_SIZE_THRESHOLD" value="3" />
	<define name="RE_MAX_LOGIC_DELAY" value="7" />
	<define name="RE_TRAINING_RESULT_HIGH_IN_BITS" value="32" />
	<define name="CMD_CTRL_RDPTR_MIN" value="2" />
	<define name="CMD_CTRL_RDPTR_MAX" value="14" />
	<define name="CMD_CTRL_PI_MAX" value="63" />
	<define name="CMD_CTRL_OFFSET" value="CMD_CTRL_RDPTR_MIN * 64" />
	<define name="MAX_CMD_CTRL_VALUE" value="((CMD_CTRL_RDPTR_MAX * 64) + CMD_CTRL_PI_MAX) - CMD_CTRL_OFFSET" />
	<define name="MIN_CMD_CTRL_VALUE" value="(CMD_CTRL_RDPTR_MIN * 64) - CMD_CTRL_OFFSET" />
	<define name="MAX_CLK_VALUE" value="127" />
	<define name="MIN_CLK_VALUE" value="0" />
	<define name="MAX_PHASE_IN_FINE_ADJUSTMENT" value="64" />
	<define name="MAX_PHASE_IN_READ_ADJUSTMENT" value="72" />
	<define name="RAS_ROW_BITS" value="6" />
	<define name="RAS_LR_ROW_BITS" value="1" />
	<define name="CAS_ROW_BITS" value="0" />
	<define name="MRC_ROUND_TRIP_DEFAULT_VALUE" value="55" />
	<define name="MRC_IO_LATENCY_DEFAULT_VALUE" value="4" />
	<define name="MRC_ROUND_TRIP_IO_COMPENSATION" value="13" />
	<define name="MRC_ROUND_TRIP_IO_COMP_START" value="5" />
	<define name="TX_LOGIC_DELAY_MAX_VALUE" value="2" />
	<define name="ALL_STROBES" value="0xFF" />
	<define name="ALL_BITS" value="0xFF" />
	<define name="EVEN_STROBES" value="0xFE" />
	<define name="MRC_ROUND_TRIP_MAX_SCR_B0_VALUE" value="47" />
	<define name="ALL_LOWER_NIBBLES_FOUND" value="0x001FF" />
	<define name="ALL_UPPER_NIBBLES_FOUND" value="0x3FE00" />
	<define name="REC_EN_STEP_SIZE" value="1" />
	<define name="REC_EN_LOOP_COUNT" value="7" />
	<define name="REC_EN_PI_START" value="0" />
	<define name="REC_EN_PI_RANGE" value="128" />
	<define name="LRDIMM_BACKSIDE_PI_START" value="0" />
	<define name="LRDIMM_BACKSIDE_PI_RANGE" value="128" />
	<define name="LRDIMM_BACKSIDE_STEP_SIZE" value="2" />
	<define name="LRDIMM_BACKSIDE_READ_DELAY_START" value="-15" />
	<define name="LRDIMM_BACKSIDE_READ_DELAY_END" value="16" />
	<define name="LRDIMM_BACKSIDE_READ_DELAY_STEP_SIZE" value="1" />
	<define name="LRDIMM_BACKSIDE_WRITE_DELAY_START" value="-15" />
	<define name="LRDIMM_BACKSIDE_WRITE_DELAY_END" value="16" />
	<define name="LRDIMM_BACKSIDE_WRITE_DELAY_STEP_SIZE" value="1" />
	<define name="WR_LVL_STEP_SIZE" value="1" />
	<define name="WR_LVL_LOOP_COUNT" value="1" />
	<define name="WR_LVL_PI_START" value="128" />
	<define name="WR_LVL_PI_RANGE" value="128" />
	<define name="WR_DQ_STEP_SIZE" value="1" />
	<define name="WR_DQ_LOOP_COUNT" value="1" />
	<define name="WR_DQ_PI_START" value="0" />
	<define name="WR_DQ_PI_RANGE" value="128" />
	<define name="NO_CHANGE" value="0" />
	<define name="LFSR_NO_UPDATE" value="1" />
	<define name="LFSR_UPDATE" value="2" />
	<define name="MRS_LFSR_SEED_VALUE" value="(0x11111111)" />
	<define name="ZQCL_LFSR_SEED_VALUE" value="(0x22222222)" />
	<define name="ZQCL_AS_NOP_LFSR_SEED_VALUE" value="(0x33333333)" />
	<define name="PREA_LFSR_SEED_VALUE" value="(0x44444444)" />
	<define name="RD_LFSR_SEED_VALUE" value="(0x389ABCD)" />
	<define name="NOP_WRITE_LFSR_SEED_VALUE" value="(RD_LFSR_SEED_VALUE)" />
	<define name="NOP_READ_LFSR_SEED_VALUE" value="(RD_LFSR_SEED_VALUE)" />
	<define name="NOP_LFSR_SEED_VALUE" value="(0x88888888)" />
	<define name="ACT_LFSR_SEED_VALUE" value="(0x99999999)" />
	<define name="WR_LFSR_SEED_VALUE" value="(RD_LFSR_SEED_VALUE)" />
	<define name="READA_LFSR_SEED_VALUE" value="(RD_LFSR_SEED_VALUE)" />
	<define name="DUMMY_READ_LFSR_SEED_VALUE" value="(RD_LFSR_SEED_VALUE)" />
	<define name="RC_LFSR_SEED_VALUE" value="(0xDDDDDDDD)" />
	<define name="CT_LFSR_SEED_VALUE" value="(0x13579B)" />
	<define name="CT_MPR_LFSR_SEED_VALUE" value="(0x1B579B)" />
	<define name="CT_G1_LFSR_SEED_VALUE" value="(0x0000BB83)" />
	<define name="MRC_WDB_BYTES_PER_TRANSFER" value="8" />
	<define name="MRC_WDB_TRANSFERS_PER_LINE" value="8" />
	<define name="SUB_SEQUENCES_NUMBER" value="4" />
	<define name="GDCR_TX_DQ_DELAY_CYCLE" value="0" />
	<define name="GDCR_TX_DQS_OUTPUT_ENABLE_DELAY" value="1" />
	<define name="GDCR_REC_EN_LOGIC_DELAY" value="2" />
	<define name="GDCR_REC_EN_CODING" value="3" />
	<define name="GDCR_TX_DQ_CODING" value="4" />
	<define name="GDCR_TX_DQS_CODING" value="5" />
	<define name="GDCR_RX_DQS_CODING" value="6" />
	<define name="GDCR_RX_DQSP_CODING" value="7" />
	<define name="GDCR_RX_DQSN_CODING" value="8" />
	<define name="GDCR_RX_BIT_DESKEW_ENABLE" value="9" />
	<define name="GDCR_TX_BIT_DESKEW_ENABLE" value="10" />
	<define name="GDCR_REC_EN_LOGIC_DELAY_PTR" value="11" />
	<define name="GDCR_TX_DQ_LOGIC_DELAY_PTR" value="12" />
	<define name="GDCR_TX_DQS_LOGIC_DELAY_PTR" value="13" />
	<define name="GDCR_REC_EN_LOGIC_DELAY_COARSE" value="14" />
	<define name="GDCR_TX_DQ_LOGIC_DELAY_COARSE" value="15" />
	<define name="GDCR_TX_DQS_LOGIC_DELAY_COARSE" value="16" />
	<define name="GDCR_REC_EN_LOGIC_DELAY_LAT" value="17" />
	<define name="GDCR_TX_DQ_LOGIC_DELAY_LAT" value="18" />
	<define name="GDCR_TX_DQS_LOGIC_DELAY_LAT" value="19" />
	<define name="GDCR_RX_FIFO_SKEW_SELECT" value="20" />
	<define name="GDCR_RX_DESKEW_CODING" value="21" />
	<define name="GDCR_TX_DESKEW_CODING" value="22" />
	<define name="GDCR_REC_EN_DB_CODING" value="23" />
	<define name="GDCR_TX_DQS_DB_CODING" value="24" />
	<define name="GDCR_TX_DQ_DB_CODING" value="25" />
	<define name="GDCR_RX_DQ_LOGIC_DELAY" value="26" />
	<define name="GDCR_LOGIC_DELAY_MAX" value="13" />
	<define name="GDCR_LOGIC_DELAY_MIN" value="2" />
	<define name="GDCR_COARSE_DELAY_INIT" value="2" />
	<define name="GDCR_COARSE_BASE0_OFFSET" value="2" />
	<define name="TIMING_1N" value="0" />
	<define name="TIMING_2N" value="2" />
	<define name="TIMING_3N" value="3" />
	<define name="RECEIVE_ENABLE_BASIC" value="0" />
	<define name="WRITE_LEVELING_BASIC" value="1" />
	<define name="WR_FLY_BY" value="2" />
	<define name="RX_DQ_DQS_BASIC" value="3" />
	<define name="TX_DQ_BASIC" value="4" />
	<define name="CMD_CLK_BASIC" value="5" />
	<define name="TRAIN_RD_DQS" value="6" />
	<define name="TRAIN_WR_DQS" value="7" />
	<define name="TRAIN_RD_VREF" value="8" />
	<define name="TRAIN_WR_VREF" value="9" />
	<define name="WR_STATIC_PREAMBLE" value="10" />
	<define name="GDCR_TX_DESKEW_FLOP_SETUP" value="11" />
	<define name="CLEAR_MODE" value="0xFF" />
	<define name="TRAIN_CMD_EARLY" value="0" />
	<define name="TRAIN_BASIC_RXDQDQS" value="1" />
	<define name="TRAIN_BASIC_RCVEN" value="2" />
	<define name="TRAIN_BASIC_WRLEVEL" value="3" />
	<define name="TRAIN_BASIC_WRLEVELCOARSE" value="4" />
	<define name="TRAIN_BASIC_TXDQDQS" value="5" />
	<define name="TRAIN_CMD_LATE" value="6" />
	<define name="TRAIN_WTC_2D" value="7" />
	<define name="TRAIN_RTC_2D" value="8" />
	<define name="TRAIN_WR_VOLTAGE" value="9" />
	<define name="TRAIN_RD_VOLTAGE" value="10" />
	<define name="TRAIN_RD_PER_BIT_VOLTAGE" value="11" />
	<define name="TRAIN_PER_BIT_DESKEW_RX" value="12" />
	<define name="TRAIN_PER_BIT_DESKEW_TX" value="13" />
	<define name="POST_DDR_TRAINING" value="14" />
	<define name="POST_CPGCMEM_TEST" value="15" />
	<define name="POST_DDR_TRAINING_START" value="16" />
	<define name="BASIC_TRAINING_DONE" value="17" />
	<define name="TRAIN_RX_VREF_QUICK" value="18" />
	<define name="TRAIN_TX_VREF_QUICK" value="19" />
	<define name="TRAIN_LRDIMM_BACKSIDE_RX" value="20" condition="LRDIMM_SUPPORT"/>
	<define name="TRAIN_LRDIMM_BACKSIDE_TX" value="21" condition="LRDIMM_SUPPORT"/>
	<define name="TRAIN_ROUND_TRIP" value="22" />
	<define name="TRAIN_RMT" value="23" />
	<define name="TRAIN_RXVREF_TUNING" value="24" />
	<define name="TRAIN_RXVREF_EARLY" value="25" />
	<define name="PPR_FLOW" value="26" />
	<define name="PPR_PRE_TEST" value="27" />
	<define name="PPR_SEQ_BEGIN" value="28" />
	<define name="PPR_POST_TEST" value="29" />
	<define name="JCK_MAX_CMD_GROUP0" value="3" />
	<define name="JCK_MAX_CMD_GROUP1" value="3" />
	<define name="JCK_MAX_CMD_GROUP2" value="7" />
	<define name="JCK_MAX_CMD_GROUPALL" value="13" />
	<define name="HSX_MAX_CMD_GROUP0" value="2" />
	<define name="HSX_MAX_CMD_GROUP1" value="2" />
	<define name="HSX_MAX_CMD_GROUP2" value="2" />
	<define name="HSX_MAX_CMD_GROUPALL" value="6" />
	<define name="JCK_MAX_CTL_GROUP0" value="3" />
	<define name="JCK_MAX_CTL_GROUP1" value="1" />
	<define name="JCK_MAX_CTL_GROUP2" value="3" />
	<define name="JCK_MAX_CTL_GROUP3" value="1" />
	<define name="JCK_MAX_CTL_GROUP4" value="3" />
	<define name="JCK_MAX_CTL_GROUPALL" value="11" />
	<define name="HSX_MAX_CTL_GROUP0" value="4" />
	<define name="HSX_MAX_CTL_GROUP1" value="3" />
	<define name="HSX_MAX_CTL_GROUP2" value="5" />
	<define name="HSX_MAX_CTL_GROUP3" value="3" />
	<define name="HSX_MAX_CTL_GROUP4" value="6" />
	<define name="HSX_MAX_CTL_GROUPALL" value="21" />
	<define name="MAX_CMD_GROUP0" value="HSX_MAX_CMD_GROUP0" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CMD_GROUP1" value="HSX_MAX_CMD_GROUP1" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CMD_GROUP2" value="HSX_MAX_CMD_GROUP2" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CMD_GROUPALL" value="HSX_MAX_CMD_GROUPALL" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP0" value="HSX_MAX_CTL_GROUP0" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP1" value="HSX_MAX_CTL_GROUP1" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP2" value="HSX_MAX_CTL_GROUP2" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP3" value="HSX_MAX_CTL_GROUP3" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP4" value="HSX_MAX_CTL_GROUP4" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUPALL" value="HSX_MAX_CTL_GROUPALL" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroup0" value="hsxPlatformCmdGroup0" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroup1" value="hsxPlatformCmdGroup1" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroup2" value="hsxPlatformCmdGroup2" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroupAll" value="hsxPlatformCmdGroupAll" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup0" value="hsxPlatformCtlGroup0" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup1" value="hsxPlatformCtlGroup1" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup2" value="hsxPlatformCtlGroup2" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup3" value="hsxPlatformCtlGroup3" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup4" value="hsxPlatformCtlGroup4" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroupAll" value="hsxPlatformCtlGroupAll" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="signals" value="signalsHSX" condition="USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CMD_GROUP0" value="JCK_MAX_CMD_GROUP0" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CMD_GROUP1" value="JCK_MAX_CMD_GROUP1" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CMD_GROUP2" value="JCK_MAX_CMD_GROUP2" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CMD_GROUPALL" value="JCK_MAX_CMD_GROUPALL" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP0" value="JCK_MAX_CTL_GROUP0" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP1" value="JCK_MAX_CTL_GROUP1" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP2" value="JCK_MAX_CTL_GROUP2" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP3" value="JCK_MAX_CTL_GROUP3" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUP4" value="JCK_MAX_CTL_GROUP4" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="MAX_CTL_GROUPALL" value="JCK_MAX_CTL_GROUPALL" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroup0" value="jckPlatformCmdGroup0" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroup1" value="jckPlatformCmdGroup1" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroup2" value="jckPlatformCmdGroup2" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCmdGroupAll" value="jckPlatformCmdGroupAll" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup0" value="jckPlatformCtlGroup0" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup1" value="jckPlatformCtlGroup1" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup2" value="jckPlatformCtlGroup2" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup3" value="jckPlatformCtlGroup3" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroup4" value="jckPlatformCtlGroup4" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="platformCtlGroupAll" value="jckPlatformCtlGroupAll" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="signals" value="signalsIVT" condition="~USE_HSX_SIGNAL_GROUPS_MAP"/>
	<define name="RECEIVE_ENABLE_DELAY" value="REC_EN_DELAY" />
	<define name="WRITE_LEVEL_DELAY" value="WR_LVL_DELAY" />
	<define name="COARSE_WRITE_LEVEL_DELAY" value="WR_LVL_COARSE_DELAY" />
	<define name="CMD_GRP_DELAY" value="0" />
	<define name="CMD_SIGNAL_DELAY" value="1" />
	<define name="NUM_SIGNALS_T0_SWEEP" value="23" />
	<define name="GSM_READ_CSR" value="BIT0" />
	<define name="GSM_READ_ONLY" value="BIT1" />
	<define name="GSM_WRITE_OFFSET" value="BIT2" />
	<define name="GSM_FORCE_WRITE" value="BIT3" />
	<define name="GSM_UPDATE_CACHE" value="BIT4" />
	<define name="GSM_COMBINE_EDGES" value="BIT5" />
	<define name="GSM_COMBINE_GROUP" value="BIT6" />
	<define name="GSM_DEFAULT" value="GSM_UPDATE_CACHE" />
	<define name="WDB_BURST_LENGTH" value="32" />
	<define name="WDB_END" value="7" />
	<define name="LFSR0_SEED" value="0x0C6C6C" />
	<define name="LFSR1_SEED" value="0x05A5A5" />
	<define name="LFSR2_SEED" value="0" />
	<define name="INTERLEAVE_MODE0" value="0" />
	<define name="INTERLEAVE_MODE1" value="1" />
	<define name="TRR_MODE_B_SUPPORT" value="1" />
	<define name="PTRR_MODE" value="BIT0" />
	<define name="TRR_MODE_A" value="BIT1" />
	<define name="TRR_IMMUNE" value="BIT2" />
	<define name="TRR_MODE_B" value="BIT3" condition="TRR_MODE_B_SUPPORT"/>
	<define name="PPR_STS_SUCCESS" value="0x00" />
	<define name="PPR_STS_ADDR_VALID" value="0x01" />
	<define name="PPR_STS_FAILED" value="0x02" />
	<define name="PPR_GUARD_KEY0" value="0xCFF" />
	<define name="PPR_GUARD_KEY1" value="0x7FF" />
	<define name="PPR_GUARD_KEY2" value="0xBFF" />
	<define name="PPR_GUARD_KEY3" value="0x3FF" />
	<define name="DRAM_UNKNOWN" value="0xFF" />
	<define name="PGT_TIMER_ENABLE" value="1" />
	<define name="PGT_TIMER_DISABLE" value="0" />
	<define name="REFRESH_SYNC_TIME" value="7800" />
	<define name="BIT0" value="1" condition="~BIT0"/>
	<define name="BIT1" value="(1 shl 1)" condition="~BIT0"/>
	<define name="BIT2" value="(1 shl 2)" condition="~BIT0"/>
	<define name="BIT3" value="(1 shl 3)" condition="~BIT0"/>
	<define name="BIT4" value="(1 shl 4)" condition="~BIT0"/>
	<define name="BIT5" value="(1 shl 5)" condition="~BIT0"/>
	<define name="BIT6" value="(1 shl 6)" condition="~BIT0"/>
	<define name="BIT7" value="(1 shl 7)" condition="~BIT0"/>
	<define name="BIT8" value="(1 shl 8)" condition="~BIT0"/>
	<define name="BIT9" value="(1 shl 9)" condition="~BIT0"/>
	<define name="BIT10" value="(1 shl 10)" condition="~BIT10"/>
	<define name="BIT11" value="(1 shl 11)" condition="~BIT10"/>
	<define name="BIT12" value="(1 shl 12)" condition="~BIT10"/>
	<define name="BIT13" value="(1 shl 13)" condition="~BIT10"/>
	<define name="BIT14" value="(1 shl 14)" condition="~BIT10"/>
	<define name="BIT15" value="(1 shl 15)" condition="~BIT10"/>
	<define name="BIT16" value="(1 shl 16)" condition="~BIT10"/>
	<define name="BIT17" value="(1 shl 17)" condition="~BIT10"/>
	<define name="BIT18" value="(1 shl 18)" condition="~BIT10"/>
	<define name="BIT19" value="(1 shl 19)" condition="~BIT10"/>
	<define name="BIT20" value="(1 shl 20)" condition="~BIT10"/>
	<define name="BIT21" value="(1 shl 21)" condition="~BIT10"/>
	<define name="BIT22" value="(1 shl 22)" condition="~BIT10"/>
	<define name="BIT23" value="(1 shl 23)" condition="~BIT10"/>
	<define name="BIT24" value="(1 shl 24)" condition="~BIT10"/>
	<define name="BIT25" value="(1 shl 25)" condition="~BIT10"/>
	<define name="BIT26" value="(1 shl 26)" condition="~BIT10"/>
	<define name="BIT27" value="(1 shl 27)" condition="~BIT10"/>
	<define name="BIT28" value="(1 shl 28)" condition="~BIT10"/>
	<define name="BIT29" value="(1 shl 29)" condition="~BIT10"/>
	<define name="BIT30" value="(1 shl 30)" condition="~BIT10"/>
	<define name="BIT31" value="(1 shl 31)" condition="~BIT10"/>
	<define name="TRUE" value="( 1 == 1)" condition="~TRUE"/>
	<define name="FALSE" value="( 0 == 1)" condition="~FALSE"/>
	<define name="PCIEXBAR_MSR" value="0x300" />
	<define name="BRICKLAND_BIOS_HEADER_OVERRIDE" value="1" />
	<define name="CC_MISC_CTL_QPIAGENT_DFX_COMMON_REG" value="0x06064230" />
	<define name="CC_PWR_QPIAGENT_DFX_COMMON_REG" value="0x0606423C" />
	<define name="CC_MISC_CTL_2_QPIAGENT_DFX_COMMON_REG" value="0x06064248" />
	<define name="QPI_DFX_LCK_CTL_CFG_QPIAGENT_LL_REG" value="0x060040F4" />
	<define name="QPIREUT_PM_R0_QPIAGENT_REUT_REG" value="0x06024190" />
	<define name="MSR_UNCORE_FREQ" value="0x0620" />
	<define name="LPC_BUS" value="0" condition="~_SB_H"/>
	<define name="LPC_DEVICE" value="31" condition="~_SB_H"/>
	<define name="P2P_DEVICE" value="30" condition="~_SB_H"/>
	<define name="EHCI1_DEVICE" value="29" condition="~_SB_H"/>
	<define name="HDA_DEVICE" value="27" condition="~_SB_H"/>
	<define name="EHCI2_DEVICE" value="26" condition="~_SB_H"/>
	<define name="EHCI1_FUNC" value="7" condition="~_SB_H"/>
	<define name="EHCI2_FUNC" value="7" condition="~_SB_H"/>
	<define name="LPC_FUNC" value="0" condition="~_SB_H"/>
	<define name="BIT_SLAVE_ADDR" value="BIT0" condition="~_SB_H"/>
	<define name="BIT_COMMAND" value="BIT1" condition="~_SB_H"/>
	<define name="BIT_DATA" value="BIT2" condition="~_SB_H"/>
	<define name="BIT_COUNT" value="BIT3" condition="~_SB_H"/>
	<define name="BIT_WORD" value="BIT4" condition="~_SB_H"/>
	<define name="BIT_CONTROL" value="BIT5" condition="~_SB_H"/>
	<define name="BIT_PEC" value="BIT6" condition="~_SB_H"/>
	<define name="BIT_READ" value="BIT7" condition="~_SB_H"/>
	<define name="SMBUS_IO_READ_BIT" value="BIT0" condition="~_SB_H"/>
	<define name="SMB_CMD_QUICK" value="0x00" condition="~_SB_H"/>
	<define name="SMB_CMD_BYTE" value="0x04" condition="~_SB_H"/>
	<define name="SMB_CMD_BYTE_DATA" value="0x08" condition="~_SB_H"/>
	<define name="SMB_CMD_WORD_DATA" value="0x0C" condition="~_SB_H"/>
	<define name="SMB_CMD_PROCESS_CALL" value="0x10" condition="~_SB_H"/>
	<define name="SMB_CMD_BLOCK" value="0x14" condition="~_SB_H"/>
	<define name="SMB_CMD_I2C_READ" value="0x18" condition="~_SB_H"/>
	<define name="SMB_CMD_RESERVED" value="0x1c" condition="~_SB_H"/>
	<define name="PCH_SMBUS_FUNC" value="3" condition="~_SB_H"/>
	<define name="HOST_STATUS_REGISTER" value="0x00" condition="~_SB_H"/>
	<define name="HST_STS_HOST_BUSY" value="BIT0" condition="~_SB_H"/>
	<define name="HST_STS_INTR" value="BIT1" condition="~_SB_H"/>
	<define name="HST_STS_DEV_ERR" value="BIT2" condition="~_SB_H"/>
	<define name="HST_STS_BUS_ERR" value="BIT3" condition="~_SB_H"/>
	<define name="HST_STS_FAILED" value="BIT4" condition="~_SB_H"/>
	<define name="HST_SMBUS_B_SMBALERT" value="BIT5" condition="~_SB_H"/>
	<define name="HST_STS_INUSE" value="BIT6" condition="~_SB_H"/>
	<define name="HST_SMBUS_B_BYTE_DONE" value="BIT7" condition="~_SB_H"/>
	<define name="SMBUS_B_HSTS_ALL" value="0xFF" condition="~_SB_H"/>
	<define name="HOST_CONTROL_REGISTER" value="0x02" condition="~_SB_H"/>
	<define name="HST_CNT_INTREN" value="BIT0" condition="~_SB_H"/>
	<define name="HST_CNT_KILL" value="BIT1" condition="~_SB_H"/>
	<define name="SMBUS_B_SMB_CMD" value="0x1C" condition="~_SB_H"/>
	<define name="SMBUS_V_SMB_CMD_QUICK" value="0x00" condition="~_SB_H"/>
	<define name="SMBUS_V_SMB_CMD_BYTE" value="0x04" condition="~_SB_H"/>
	<define name="SMBUS_V_SMB_CMD_BYTE_DATA" value="0x08" condition="~_SB_H"/>
	<define name="SMBUS_V_SMB_CMD_WORD_DATA" value="0x0C" condition="~_SB_H"/>
	<define name="SMBUS_V_SMB_CMD_PROCESS_CALL" value="0x10" condition="~_SB_H"/>
	<define name="SMBUS_V_SMB_CMD_BLOCK" value="0x14" condition="~_SB_H"/>
	<define name="SMBUS_V_SMB_CMD_IIC_READ" value="0x18" condition="~_SB_H"/>
	<define name="HST_SMBUS_B_LAST_BYTE" value="BIT5" condition="~_SB_H"/>
	<define name="HST_CNT_START" value="BIT6" condition="~_SB_H"/>
	<define name="HST_CNT_PEC_EN" value="BIT7" condition="~_SB_H"/>
	<define name="HOST_COMMAND_REGISTER" value="0x03" condition="~_SB_H"/>
	<define name="XMIT_SLAVE_ADDRESS_REGISTER" value="0x04" condition="~_SB_H"/>
	<define name="SMBUS_B_RW_SEL" value="0x01" condition="~_SB_H"/>
	<define name="SMBUS_B_ADDRESS" value="0xFE" condition="~_SB_H"/>
	<define name="HOST_DATA_0_REGISTER" value="0x05" condition="~_SB_H"/>
	<define name="HOST_DATA_1_REGISTER" value="0x06" condition="~_SB_H"/>
	<define name="HOST_BLOCK_DATA_BYTE_REGISTER" value="0x07" condition="~_SB_H"/>
	<define name="SMBUS_R_PEC" value="0x08" condition="~_SB_H"/>
	<define name="SMBUS_R_RSA" value="0x09" condition="~_SB_H"/>
	<define name="SMBUS_B_SLAVE_ADDR" value="0x7F" condition="~_SB_H"/>
	<define name="SMBUS_R_SD" value="0x0A" condition="~_SB_H"/>
	<define name="SMBUS_R_AUXS" value="0x0C" condition="~_SB_H"/>
	<define name="SMBUS_B_CRCE" value="0x01" condition="~_SB_H"/>
	<define name="AUXILIARY_CONTROL_REGISTER" value="0x0D" condition="~_SB_H"/>
	<define name="SMBUS_B_AAC" value="0x01" condition="~_SB_H"/>
	<define name="SMBUS_B_E32B" value="0x02" condition="~_SB_H"/>
	<define name="PM_SYNC_MISC_CFG" value="0x33C8" condition="~_SB_H"/>
	<define name="PM_SYNC_MODE" value="0x33D4" condition="~_SB_H"/>
	<define name="ADR_EN" value="0x33F0" condition="~_SB_H"/>
	<define name="SSB_PM_STS" value="0x331C" condition="~_SB_H"/>
	<define name="ADR_RST_STS" value="(1 shl 16)" condition="~_SB_H"/>
	<define name="GPIO_B_SEL" value="(1 shl 9)" condition="~_SB_H"/>
	<define name="GPIO_B_PM_SYNC_EN" value="(1 shl 29)" condition="~_SB_H"/>
	<define name="GPIO_B_C0_TX_EN" value="(1 shl 13)" condition="~_SB_H"/>
	<define name="REG_10_C0_TX_EN" value="(1 shl 9)" condition="~_SB_H"/>
	<define name="ADR_GPIO_SEL_B" value="(1 shl 30)" condition="~_SB_H"/>
	<define name="ADR_GPIO_RST_EN" value="(1 shl 29)" condition="~_SB_H"/>
	<define name="ADR_FEAT_EN" value="(1 shl 0)" condition="~_SB_H"/>
	<define name="GPIO_BASE_REG" value="((4 shl 28) | (0x2 shl 20) | (0x1F shl 15) | 0x48)" condition="~_SB_H"/>
	<define name="RCBA_BASE_REG" value="((4 shl 28) | (0x2 shl 20) | (0x1F shl 15) | 0xF0)" condition="~_SB_H"/>
	<define name="GPIO_INV" value="0x2C" condition="~_SB_H"/>
	<define name="BYTE_DATA" value="(HST_CNT_START | SMBUS_V_SMB_CMD_BYTE_DATA)" />
	<define name="WORD_DATA" value="(HST_CNT_START | SMBUS_V_SMB_CMD_WORD_DATA)" />
	<define name="SR_DATA" value="(HST_CNT_START | SMBUS_V_SMB_CMD_BYTE)" />
	<define name="BLOCK_DATA" value="(HST_CNT_START | SMBUS_V_SMB_CMD_BLOCK)" />
	<define name="NULL" value="0" condition="~NULL"/>
	<define name="CONST" value="const" />
	<define name="STATIC" value="static" />
	<define name="VOID" value="void" />
	<define name="VOLATILE" value="volatile" />
	<define name="QPI_SUCCESS" value="0" />
	<define name="QPI_REBOOT" value="1" />
	<define name="QPI_FAILURE" value="-1" />
	<define name="MAX_WARNING_LOGS" value="16" />
	<define name="WARNING_LOG_OVERFLOW" value="- 1" />
	<define name="QPI_LINK_SLOW_SPEED_MODE" value="0x0" />
	<define name="QPI_LINK_FULL_SPEED_MODE" value="0x1" />
	<define name="LINK0" value="0x0" />
	<define name="LINK1" value="0x1" />
	<define name="LINK2" value="0x2" />
	<define name="MIN_LOCAL_RTID" value="3" />
	<define name="MIN_REMOTE_RTID" value="2" />
	<define name="DEFAULT_ISOC_RTIDS" value="11" />
	<define name="DEFAULT_ISOC_VCp_RTIDS" value="6" />
	<define name="DEFAULT_ISOC_VC1_RTIDS" value="((DEFAULT_ISOC_RTIDS) - (DEFAULT_ISOC_VCp_RTIDS))" />
	<define name="DEFAULT_MESEG_RTIDS" value="1" />
	<define name="RTID_ALLOC_OPTIMUM" value="0" />
	<define name="RTID_ALLOC_SYMMETRIC" value="1" />
	<define name="RTID_ALLOC_ALTERNATE" value="2" />
	<define name="QPI_LL_VNA_NORMAL_IVT" value="100" />
	<define name="QPI_LL_VNA_NORMAL_HSX" value="126" />
	<define name="QPI_LL_VNA_MIN" value="0" />
	<define name="BDX_PER_LANE_EPARAM_LINK_INFO" value="HSX_PER_LANE_EPARAM_LINK_INFO" />
	<define name="BDX_ALL_LANES_EPARAM_LINK_INFO" value="HSX_ALL_LANES_EPARAM_LINK_INFO" />
	<define name="BDX_ALL_LANES_HS_EPARAM_LINK_INFO" value="HSX_ALL_LANES_HS_EPARAM_LINK_INFO" />
	<define name="inline" value="__inline" />
	<define name="CPU_SUCCESS" value="0" />
	<define name="CPU_FAILURE" value="-1" />
	<define name="DISCRETE_RESETS" value="1" />
	<define name="BYPASS_CPU_UCODE_LOAD" value="(1 shl 1)" />
	<define name="LOAD_2_3_PATCH" value="(1 shl 2)" />
	<define name="KEEP_MIXED_RATIO" value="(1 shl 3)" />
	<define name="SSR07_BIT_BYPASS_CPU_UCODE_LOAD" value="(1shl 25)" />
	<define name="SSR07_BIT_LOAD_2_3_PATCH" value="(1 shl 26)" />
	<define name="POST_RESET_NO_RESET" value="0x0" />
	<define name="POST_RESET_CPU_ONLY" value="0x1" />
	<define name="POST_RESET_WARM" value="0x2" />
	<define name="POST_RESET_POWERGOOD" value="0x4" />
	<define name="ERROR_CPU_BIST" value="0xC0" />
	<define name="ERROR_CPU_BIST_MINOR_SOME" value="0x01" />
	<define name="ERROR_CPU_BIST_MINOR_ALL" value="0x02" />
	<define name="OCLA_TOR_ENTRY_MIN" value="0" />
	<define name="OCLA_TOR_ENTRY_MAX" value="0x10" />
	<define name="OCLA_TOR_ENTRY_DEFAULT" value="1" />
	<define name="MSR_IA32_PLATFORM_ID" value="0x0017" condition="~MSR_IA32_PLATFORM_ID"/>
	<define name="MSR_APIC_BASE" value="0x001B" condition="~MSR_APIC_BASE"/>
	<define name="MSR_EBC_FREQUENCY_ID" value="0x002C" condition="~MSR_EBC_FREQUENCY_ID"/>
	<define name="MSR_CORE_THREAD_COUNT" value="0x0035" condition="~MSR_CORE_THREAD_COUNT"/>
	<define name="MSR_SOCKET_ID" value="0x0039" condition="~MSR_SOCKET_ID"/>
	<define name="MSR_IA32_FEATURE_CONTROL" value="0x003A" condition="~MSR_IA32_FEATURE_CONTROL"/>
	<define name="MSR_IA32_BIOS_UPDT_TRIG" value="0x0079" condition="~MSR_IA32_BIOS_UPDT_TRIG"/>
	<define name="MSR_IA32_BIOS_SIGN_ID" value="0x008B" condition="~MSR_IA32_BIOS_SIGN_ID"/>
	<define name="MSR_PLATFORM_INFO" value="0x00CE" condition="~MSR_PLATFORM_INFO"/>
	<define name="MSR_PMG_CST_CONFIG_CONTROL" value="0x00E2" condition="~MSR_PMG_CST_CONFIG_CONTROL"/>
	<define name="MSR_PMG_IO_CAPTURE_BASE" value="0x0E4" condition="~MSR_PMG_IO_CAPTURE_BASE"/>
	<define name="MSR_CLOCK_FLEX_MAX" value="0x0194" condition="~MSR_CLOCK_FLEX_MAX"/>
	<define name="MSR_IA32_PERF_STS" value="0x0198" condition="~MSR_IA32_PERF_STS"/>
	<define name="MSR_IA32_PERF_CTL" value="0x0199" condition="~MSR_IA32_PERF_CTL"/>
	<define name="MSR_IA32_MISC_ENABLES" value="0x01A0" condition="~MSR_IA32_MISC_ENABLES"/>
	<define name="MSR_MISC_PWR_MGMT" value="0x01AA" condition="~MSR_MISC_PWR_MGMT"/>
	<define name="MSR_TURBO_POWER_CURRENT_LIMIT" value="0x1AC" condition="~MSR_TURBO_POWER_CURRENT_LIMIT"/>
	<define name="MSR_TURBO_RATIO_LIMIT" value="0x01AD" condition="~MSR_TURBO_RATIO_LIMIT"/>
	<define name="MSR_POWER_CTRL" value="0x01FC" condition="~MSR_POWER_CTRL"/>
	<define name="MSR_NO_EVICT_MODE" value="0x02E0" condition="~MSR_NO_EVICT_MODE"/>
	<define name="MSR_IA32_MC7_CTL" value="0x041C" condition="~MSR_IA32_MC7_CTL"/>
	<define name="MSR_IA32_MC8_MISC2" value="0x0288" condition="~MSR_IA32_MC8_MISC2"/>
	<define name="MSR_PCIEXBAR" value="0x0300" condition="~MSR_PCIEXBAR"/>
	<define name="MSR_DFX_ENABLES" value="0x01E2" condition="~MSR_DFX_ENABLES"/>
	<define name="MTRR_PHYS_BASE_0" value="0x0200" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_0" value="0x0201" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_BASE_1" value="0x0202" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_1" value="0x0203" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_BASE_2" value="0x0204" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_2" value="0x0205" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_BASE_3" value="0x0206" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_3" value="0x0207" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_BASE_4" value="0x0208" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_4" value="0x0209" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_BASE_5" value="0x020A" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_5" value="0x020B" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_BASE_6" value="0x020C" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_6" value="0x020D" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_BASE_7" value="0x020E" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_7" value="0x020F" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_64K_00000" value="0x0250" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_16K_80000" value="0x0258" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_16K_A0000" value="0x0259" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_C0000" value="0x0268" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_C8000" value="0x0269" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_D0000" value="0x026A" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_D8000" value="0x026B" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_E0000" value="0x026C" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_E8000" value="0x026D" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_F0000" value="0x026E" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_FIX_4K_F8000" value="0x026F" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_DEF_TYPE" value="0x02FF" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_MEMORY_TYPE_UC" value="0x00" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_MEMORY_TYPE_WC" value="0x01" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_MEMORY_TYPE_WT" value="0x04" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_MEMORY_TYPE_WP" value="0x05" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_MEMORY_TYPE_WB" value="0x06" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_DEF_TYPE_E" value="0x0800" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_DEF_TYPE_FE" value="0x0400" condition="~MTRR_PHYS_BASE_0"/>
	<define name="MTRR_PHYS_MASK_VALID" value="0x0800" condition="~MTRR_PHYS_BASE_0"/>
	<define name="APIC_LOCAL_APIC_ID" value="0x020" />
	<define name="APIC_ICR_LO" value="0x300" />
	<define name="APIC_ICR_HI" value="0x310" />
	<define name="APIC_TMR_INITIAL_CNT" value="0x380" />
	<define name="APIC_TMR_CURRENT_CNT" value="0x390" />
	<define name="APIC_TMR_1US" value="(1 * 133 / 2)" />
	<define name="APIC_TMR_10US" value="(10 * 133 / 2)" />
	<define name="APIC_TMR_20US" value="(20 * 133 / 2)" />
	<define name="APIC_TMR_100US" value="(100 * 133 / 2)" />
	<define name="APIC_TMR_200US" value="(200 * 133 / 2)" />
	<define name="APIC_TMR_10MS" value="(10 * 1000 * 133 / 2)" />
	<define name="RC_REVISION_IVT" value="0x01400002" />
	<define name="RC_REVISION_HSX" value="0x01700001" />
	<define name="RC_REVISION" value="0x03910000" />
	<define name="SDBG_NONE" value="0" />
	<define name="SDBG_MIN" value="BIT0" />
	<define name="SDBG_MAX" value="BIT1" />
	<define name="SDBG_TRACE" value="BIT2" />
	<define name="SDBG_TST" value="SDBG_MAX" />
	<define name="SDBG_DDR_EYES" value="BIT3" />
	<define name="SDBG_DDR_L0" value="BIT4" />
	<define name="SDBG_DDR_L1" value="BIT5" />
	<define name="SDBG_DDR_L2" value="BIT6" />
	<define name="SDBG_VMSE_EYES" value="BIT7" />
	<define name="SDBG_RCWRITETAG" value="BIT8" />
	<define name="SDBG_MEM_TRAIN" value="SDBG_DDR_L2" />
	<define name="SDBG_GDCR" value="SDBG_DDR_L1" />
	<define name="SDBG_CPGC" value="SDBG_DDR_L2" />
	<define name="SDBG_MINMAX" value="SDBG_MIN + SDBG_MAX" />
	<define name="A0_REV" value="0x00" />
	<define name="A1_REV" value="0x01" />
	<define name="B0_REV" value="0x02" />
	<define name="B3_REV" value="0x03" />
	<define name="C0_REV" value="0x04" />
	<define name="C1_REV" value="0x05" />
	<define name="C2_REV" value="0x06" />
	<define name="D0_REV" value="0x07" />
	<define name="D1_REV" value="0x08" />
	<define name="ANY_REV" value="0xFF" />
	<define name="A0_REV_BDX" value="0x00" />
	<define name="B0_REV_BDX" value="0x01" />
	<define name="C0_REV_BDX" value="0x02" />
	<define name="A0_REV_HSX" value="0x00" />
	<define name="B0_REV_HSX" value="0x01" />
	<define name="C0_REV_HSX" value="0x02" />
	<define name="D0_REV_HSX" value="0x03" />
	<define name="E0_REV_HSX" value="0x04" />
	<define name="A0_REV_IVT" value="0x00" />
	<define name="A1_REV_IVT" value="0x01" />
	<define name="B0_REV_IVT" value="0x02" />
	<define name="B3_REV_IVT" value="0x03" />
	<define name="C0_REV_IVT" value="0x04" />
	<define name="C1_REV_IVT" value="0x05" />
	<define name="D0_REV_IVT" value="0x06" />
	<define name="D1_REV_IVT" value="0x07" />
	<define name="SOCKET_R" value="0" />
	<define name="SOCKET_B2" value="1" />
	<define name="PROMOTE_WARN_EN" value="BIT0" />
	<define name="PROMOTE_MRC_WARN_EN" value="BIT1" />
	<define name="HALT_ON_ERROR_EN" value="BIT2" />
	<define name="USB_BUF_LIMIT" value="512" />
	<define name="USB_BUF_SIZE" value="(USB_BUF_LIMIT + 160)" />
	<define name="MAX_DEV" value="16" />
	<define name="MAX_PROMOTE_WARN_LIMIT" value="32" />
	<define name="MAX_PREV_BOOT_ERR_ENTRIES" value="15" />
	<define name="MC_BANK_STATUS_REG" value="1" />
	<define name="MC_BANK_ADDRESS_REG" value="2" />
	<define name="MC_BANK_MISC_REG" value="3" />
	<define name="MSR_LOG_VALID" value="BIT31" />
	<define name="MSR_LOG_UC" value="BIT29" />
	<define name="MSR_LOG_EN" value="BIT28" />
	<define name="BITBUFSIZ" value="32" />
	<define name="MAXMATCH" value="256" />
	<define name="THRESHOLD" value="3" />
	<define name="CODE_BIT" value="16" />
	<define name="UINT8_MAX" value="0xff" condition="~UINT8_MAX"/>
	<define name="BAD_TABLE" value="- 1" />
	<define name="NC" value="(0xff + MAXMATCH + 2 - THRESHOLD)" />
	<define name="CBIT" value="9" />
	<define name="MAXPBIT" value="5" />
	<define name="TBIT" value="5" />
	<define name="MAXNP" value="((1U shl MAXPBIT) - 1)" />
	<define name="_NT" value="(CODE_BIT + 3)" />
	<define name="NPT" value="_NT" condition="_NT > MAXNP"/>
	<define name="NPT" value="MAXNP" condition="~_NT > MAXNP"/>
	<define name="BIOS_MAILBOX_DATA" value="BIOS_MAILBOX_DATA_PCU_FUN1_REG" />
	<define name="BIOS_MAILBOX_INTERFACE" value="BIOS_MAILBOX_INTERFACE_PCU_FUN1_REG" />
	<define name="MAILBOX_BIOS_CMD_ZERO" value="0x00" />
	<define name="MAILBOX_BIOS_CMD_READ_PCS_IVT" value="0x01" />
	<define name="MAILBOX_BIOS_CMD_WRITE_PCS_IVT" value="0x02" />
	<define name="MAILBOX_BIOS_CMD_RAS_START_IVT" value="0x03" />
	<define name="MAILBOX_BIOS_CMD_EXIT_RAS_IVT" value="0x04" />
	<define name="MAILBOX_BIOS_CMD_READ_PCU_MISC_CONFIG" value="0x05" />
	<define name="MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG" value="0x06" />
	<define name="MAILBOX_BIOS_CMD_WRITE_PCS" value="0x02" />
	<define name="MAILBOX_BIOS_CMD_READ_PCS" value="0x03" />
	<define name="MAILBOX_BIOS_CMD_RAS_START" value="0x9A" />
	<define name="MAILBOX_BIOS_CMD_EXIT_RAS" value="0x9B" />
	<define name="MAILBOX_BIOS_CMD_FAST_RAPL_DUTY_CYCLE" value="0x9D" />
	<define name="MAILBOX_BIOS_CMD_VR_INTERFACE" value="0x04" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_VENDOR_ID" value="0x00" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PRODUCT_ID" value="0x01" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PRODUCT_REV" value="0x02" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PRODUCT_DC" value="0x03" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_Lot_CODE" value="0x04" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PROTOCOL_ID" value="0x05" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_CAPABILITY" value="0x06" />
	<define name="MAILBOX_BIOS_VR_CMD_GET_REG" value="0x07" />
	<define name="MAILBOX_BIOS_CMD_VDD_RAMP" value="0x80" />
	<define name="MAILBOX_BIOS_CORE_VR_ADDR" value="(0 shl 8)" />
	<define name="MAILBOX_BIOS_SA_VR_ADDR" value="(1 shl 8)" />
	<define name="DRAM0_VR_ADDR" value="0x02" />
	<define name="DRAM1_VR_ADDR" value="0x04" />
	<define name="DRAM2_VR_ADDR" value="0x06" />
	<define name="DRAM3_VR_ADDR" value="0x08" />
	<define name="MAILBOX_BIOS_DRAM0_VR_ADDR" value="(DRAM0_VR_ADDR shl 8)" />
	<define name="MAILBOX_BIOS_DRAM1_VR_ADDR" value="(DRAM1_VR_ADDR shl 8)" />
	<define name="MAILBOX_BIOS_DRAM2_VR_ADDR" value="(DRAM2_VR_ADDR shl 8)" />
	<define name="MAILBOX_BIOS_DRAM3_VR_ADDR" value="(DRAM3_VR_ADDR shl 8)" />
	<define name="MAILBOX_BIOS_CMD_VDD_RAMP" value="0x80" />
	<define name="MAILBOX_BIOS_120V_RAMP_ENCODING_VR12" value="0xbf" />
	<define name="MAILBOX_BIOS_125V_RAMP_ENCODING_VR12" value="0xc9" />
	<define name="MAILBOX_BIOS_135V_RAMP_ENCODING_VR12" value="0xdd" />
	<define name="MAILBOX_BIOS_150V_RAMP_ENCODING_VR12" value="0xfb" />
	<define name="MAILBOX_BIOS_114V_RAMP_ENCODING_VR12_5" value="0x41" />
	<define name="MAILBOX_BIOS_120V_RAMP_ENCODING_VR12_5" value="0x47" />
	<define name="MAILBOX_BIOS_125V_RAMP_ENCODING_VR12_5" value="0x4c" />
	<define name="MAILBOX_BIOS_126V_RAMP_ENCODING_VR12_5" value="0x4D" />
	<define name="MAILBOX_BIOS_135V_RAMP_ENCODING_VR12_5" value="0x56" />
	<define name="MAILBOX_BIOS_150V_RAMP_ENCODING_VR12_5" value="0x65" />
	<define name="MAILBOX_BIOS_114V_RAMP_ENCODING" value="0xB3" />
	<define name="MAILBOX_BIOS_120V_RAMP_ENCODING" value="MAILBOX_BIOS_120V_RAMP_ENCODING_VR12" />
	<define name="MAILBOX_BIOS_125V_RAMP_ENCODING" value="MAILBOX_BIOS_125V_RAMP_ENCODING_VR12" />
	<define name="MAILBOX_BIOS_126V_RAMP_ENCODING" value="0xCB" />
	<define name="MAILBOX_BIOS_128V_RAMP_ENCODING" value="0xCF" />
	<define name="MAILBOX_BIOS_135V_RAMP_ENCODING" value="MAILBOX_BIOS_135V_RAMP_ENCODING_VR12" />
	<define name="MAILBOX_BIOS_1425V_RAMP_ENCODING" value="0xEC" />
	<define name="MAILBOX_BIOS_150V_RAMP_ENCODING" value="MAILBOX_BIOS_150V_RAMP_ENCODING_VR12" />
	<define name="MAILBOX_BIOS_1575V_RAMP_ENCODING" value="0xFF" />
	<define name="MAILBOX_BIOS_CMD_DIMM_VR_PHASE_SHED" value="0x81" />
	<define name="MAILBOX_BIOS_DATA_PS0" value="0x00" />
	<define name="MAILBOX_BIOS_DATA_PS1" value="0x01" />
	<define name="MAILBOX_BIOS_DATA_PS2" value="0x02" />
	<define name="MAILBOX_BIOS_CMD_NONGV_PTR_OVERIDE" value="0x7C" />
	<define name="MAILBOX_BIOS_BGF_ADDR_IIO_IIOLINK" value="0x00" />
	<define name="MAILBOX_BIOS_BGF_ADDR_PCU_IIOLINK" value="0x01" />
	<define name="MAILBOX_BIOS_BGF_ADDR_QPI_PCU" value="0x02" />
	<define name="MAILBOX_BIOS_CMD_GV_PTR_OVERIDE" value="0x7D" />
	<define name="MAILBOX_BIOS_BGF_ADDR_QPI_R3QPI" value="0x00" />
	<define name="MAILBOX_BIOS_BGF_ADDR_IIO_R2PCIE" value="0x01" />
	<define name="MAILBOX_BIOS_BGF_ADDR_IVT_HA_MC" value="0x02" />
	<define name="MAILBOX_BIOS_BGF_ADDR_QPI2_R3QPI" value="0x03" />
	<define name="MAILBOX_BIOS_BGF_ADDR_HSX_HA_MC_133" value="0x02" />
	<define name="MAILBOX_BIOS_BGF_ADDR_HSX_HA_MC_100" value="0x03" />
	<define name="MAILBOX_BIOS_BGF_ADDR_HSX_PCU_R3QPI" value="0x04" />
	<define name="MAILBOX_BIOS_CMD_IO_SA_CONFIG" value="0x7C" />
	<define name="MAILBOX_BIOS_CMD_MASK_FW_AGENT" value="0x7E" />
	<define name="MAILBOX_BIOS_CMD_IIO_DISABLE" value="0x7F" />
	<define name="MAILBOX_BIOS_CMD_DRAM_PM_RESET_CTR" value="0x82" />
	<define name="MAILBOX_BIOS_CMD_DRAM_PM_START_CTR" value="0x83" />
	<define name="MAILBOX_BIOS_CMD_DRAM_PM_STOP_CTR" value="0x84" />
	<define name="MAILBOX_BIOS_CMD_DRAM_PM_READ_CTR" value="0x85" />
	<define name="MAILBOX_BIOS_CMD_DRAM_PM_WRITE_POWER_COEFF" value="0x86" />
	<define name="MAILBOX_BIOS_CMD_ACTIVE_VR_MASK" value="0x87" />
	<define name="MAILBOX_BIOS_CMD_SET_QPI_FREQ" value="0x88" />
	<define name="MAILBOX_BIOS_CMD_READ_QPI_FREQ" value="0x89" />
	<define name="MAILBOX_BIOS_CMD_WRITE_PWR_BW_SCALE" value="0x8A" />
	<define name="MAILBOX_BIOS_WRITE_DRAM_PBM_THRT_ADJUST" value="0x8B" />
	<define name="MAILBOX_BIOS_CMD_QUIESCE_PECI" value="0x8C" />
	<define name="MAILBOX_BIOS_CMD_UNQUIESCE_PECI" value="0x8D" />
	<define name="MAILBOX_BIOS_CMD_EXPECT_CPU_ONLY_RESET" value="0x8E" />
	<define name="MAILBOX_BIOS_CMD_CPU_ONLY_RESET" value="0x8F" />
	<define name="MAILBOX_BIOS_CMD_PROGRAM_QPI_PORTS" value="0x91" />
	<define name="MAILBOX_BIOS_CMD_DDR_RANKS_PRESENT" value="0x92" />
	<define name="MAILBOX_BIOS_CMD_READ_CPU_VR_INFO" value="0x93" />
	<define name="MAILBOX_BIOS_CMD_SET_QPI_PRIVPTV" value="0xA2" />
	<define name="MAILBOX_BIOS_CMD_INVALIDATE_HA_HITME" value="0xA3" />
	<define name="MAILBOX_BIOS_PRIVPTV_ADDR_COLD_VALUES" value="0x000" />
	<define name="MAILBOX_BIOS_PRIVPTV_ADDR_WARM_VALUES" value="0x100" />
	<define name="MAILBOX_BIOS_CMD_MASK_FW_AGENT" value="0x7E" />
	<define name="MAILBOX_BIOS_CMD_IIO_DISABLE" value="0x7F" />
	<define name="MAILBOX_BIOS_CMD_NONGV_PTR_OVERIDE" value="0x7C" />
	<define name="MAILBOX_BIOS_BGF_ADDR_PCU_IIOLINK" value="0x01" />
	<define name="MAILBOX_BIOS_BGF_ADDR_QPI_PCU" value="0x02" />
	<define name="MAILBOX_BIOS_CMD_GV_PTR_OVERIDE" value="0x7D" />
	<define name="MAILBOX_BIOS_BGF_ADDR_QPI_R3QPI" value="0x00" />
	<define name="MAILBOX_BIOS_BGF_ADDR_IIO_R2PCIE" value="0x01" />
	<define name="MAILBOX_BIOS_BGF_ADDR_HA_MC" value="0x02" />
	<define name="MAILBOX_BIOS_BGF_ADDR_QPI2_R3QPI" value="0x03" />
	<define name="MAILBOX_BIOS_DATA_CORE_VR_ADDR" value="0x00" />
	<define name="MAILBOX_BIOS_DATA_SA_VR_ADDR" value="0x01" />
	<define name="MAILBOX_BIOS_DATA_DRAM0_VR_ADDR" value="0x02" />
	<define name="MAILBOX_BIOS_DATA_DRAM1_VR_ADDR" value="0x03" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_VENDOR_ID" value="0x00" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PRODUCT_ID" value="0x01" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PRODUCT_REV" value="0x02" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PRODUCT_DC" value="0x03" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_Lot_CODE" value="0x04" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_PROTOCOL_ID" value="0x05" />
	<define name="MAILBOX_BIOS_DATA_VR_REG_CAPABILITY" value="0x06" />
	<define name="MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG" value="0x06" />
	<define name="MC_BGF_PSV_SA_SEP0_SAFE_SETTING" value="0x3" />
	<define name="MC_BGF_PSV_SA_SEP1_SAFE_SETTING" value="0x3" />
	<define name="MC_BGF_PSV_GV_SEP0_SAFE_SETTING" value="0x3" />
	<define name="MC_BGF_PSV_GV_SEP1_SAFE_SETTING" value="0x3" />
	<define name="MC_BGF_PSV_SA_SEP0_LOW_AGRESSIVE_SETTING" value="0x0" />
	<define name="MC_BGF_PSV_SA_SEP1_LOW_AGRESSIVE_SETTING" value="0x0" />
	<define name="MC_BGF_PSV_GV_SEP0_LOW_AGRESSIVE_SETTING" value="0x0" />
	<define name="MC_BGF_PSV_GV_SEP1_LOW_AGRESSIVE_SETTING" value="0x7" />
	<define name="MC_BGF_PSV_SA_SEP0_HI_AGRESSIVE_SETTING" value="0x0" />
	<define name="MC_BGF_PSV_SA_SEP1_HI_AGRESSIVE_SETTING" value="0x0" />
	<define name="MC_BGF_PSV_GV_SEP0_HI_AGRESSIVE_SETTING" value="0x0" />
	<define name="MC_BGF_PSV_GV_SEP1_HI_AGRESSIVE_SETTING" value="0x0" />
	<define name="MAILBOX_BIOS_CMD_VR12_WA_ENABLE" value="0x94" />
	<define name="MAILBOX_BIOS_DATA_VR12WA_WC1" value="0x00" />
	<define name="MAILBOX_BIOS_DATA_VR12WA_WC2" value="0x01" />
	<define name="MAILBOX_BIOS_DATA_VR12WA_WC3" value="0x02" />
	<define name="MAILBOX_BIOS_DATA_VR12WA_WC4" value="0x03" />
	<define name="MAILBOX_BIOS_DATA_VR12WA_WD" value="`           0x00 / VR12 WA enable - WA Data" />
	<define name="MAILBOX_BIOS_CMD_VR12_WA_ENABLE_MASK" value="0x95" />
	<define name="MAILBOX_BIOS_CMD_DRAM_RAPL_MODE" value="0x96" />
	<define name="MAILBOX_BIOS_CMD_DRAM_PM_CHN_VR_MAP" value="0x97" />
	<define name="MAILBOX_BIOS_CMD_PROBE_DRAM_VR" value="0x98" />
	<define name="MAILBOX_BIOS_CMD_REMOVE_DRAM_VR" value="0x99" />
	<define name="MAILBOX_BIOS_CMD_QPI_DISABLE" value="0x9C" />
	<define name="MAILBOX_BIOS_ERROR_CODE_NO_ERROR" value="0x00" />
	<define name="MAILBOX_BIOS_ERROR_CODE_INVALID_COMMAND" value="0x01" />
	<define name="MAILBOX_BIOS_ERROR_CODE_BAD_VR_ADDR" value="0x02" />
	<define name="MAILBOX_BIOS_ERROR_CODE_SVID_ERROR" value="0x03" />
	<define name="MAILBOX_BIOS_ERROR_CODE_UNSUPPORTED_QPI_FREQ" value="0x04" />
	<define name="MAILBOX_BIOS_ERROR_CODE_UNSUPPORTED_IIO_FREQ" value="0x05" />
	<define name="MAILBOX_BIOS_ERROR_CODE_BAD_DIMM_INDEX" value="0x06" />
	<define name="MAILBOX_BIOS_ERROR_CODE_BAD_BW_SCALE" value="0x07" />
	<define name="MAILBOX_BIOS_ERROR_CODE_COUNTER_NOT_ENABLED" value="0x08" />
	<define name="MAILBOX_BIOS_ERROR_CODE_BAD_CHANNEL_INDEX" value="0x09" />
	<define name="MAILBOX_BIOS_ERROR_CODE_BAD_RANK_INDEX" value="0x0a" />
	<define name="MAILBOX_BIOS_ERROR_CODE_INVALID_VR_WA_CMD" value="0x0b" />
	<define name="MAILBOX_BIOS_ERROR_CODE_VR_REG_READ_ERROR" value="0x0c" />
	<define name="MAILBOX_BIOS_ERROR_CODE_VR_MAP_BAD_ERROR" value="0x0d" />
	<define name="BIOS_VCU_MAILBOX_DATA" value="BIOS_MAILBOX_DATA_PCU_FUN1_REG" />
	<define name="BIOS_VCU_MAILBOX_INTERFACE" value="BIOS_MAILBOX_INTERFACE_PCU_FUN1_REG" />
	<define name="VR_MODE_12" value="1" />
	<define name="VR_MODE_12_5" value="2" />
	<define name="VCODE_API_OPCODE_NOP" value="0x0" />
	<define name="VCODE_API_OPCODE_OPEN_SECURE_SEQUENCE" value="0x18" />
	<define name="VCODE_API_OPCODE_OPEN_SEQUENCE" value="0x2" />
	<define name="VCODE_API_OPCODE_SET_PARAMETER" value="0x6" />
	<define name="VCODE_API_OPCODE_CLOSE_SECURE_SEQUENCE" value="0x19" />
	<define name="VCODE_API_OPCODE_CLOSE_SEQUENCE" value="0x3" />
	<define name="VCODE_API_OPCODE_CPU_STATUS" value="0x1000" />
	<define name="VCODE_API_OPCODE_IOT_LLC_SETUP" value="0x100f" />
	<define name="VCODE_API_OPCODE_IOT_REG_READ" value="0x1010" />
	<define name="VCODE_API_OPCODE_IOT_REG_WRITE" value="0x1011" />
	<define name="VCODE_API_OPCODE_IOT_SETUP" value="0x100c" />
	<define name="VCODE_API_SEQ_ID_IOT_LLC_SETUP" value="0x1000a" />
	<define name="VCODE_API_SEQ_ID_OPEN_SEQUENCE" value="0x0" />
	<define name="VCODE_API_SEQ_ID_IOT_TRACE_DUMP_SETUP" value="0x10010" />
	<define name="VCODE_API_OPCODE_IOT_TRACE_DUMP_SETUP" value="0x1014" />
	<define name="VCODE_MAILBOX_CC_SUCCESS" value="0x40" />
	<define name="VCODE_MAILBOX_CC_TIMEOUT" value="0x80" />
	<define name="VCODE_MAILBOX_CC_THREAD_UNAVAILABLE" value="0x82" />
	<define name="VCODE_MAILBOX_CC_ILLEGAL" value="0x90" />
	<define name="BIOS_VCU_MAILBOX_TIMEOUT_RETRY" value="3" />
	<define name="MAILBOX_BIOS_ERROR_CODE_VR_MAP_BAD_ERROR" value="0x0d" />
	<define name="SR_WARMBOOT_MMCFG_DATA_CSR" value="BIOSSCRATCHPAD7_UBOX_MISC_REG" />
	<define name="SR_BDAT_STRUCT_PTR_CSR" value="(BIOSNONSTICKYSCRATCHPAD5_UBOX_MISC_REG)" />
	<define name="SR_PBSP_CHECKIN_CSR" value="(BIOSNONSTICKYSCRATCHPAD2_UBOX_MISC_REG)" />
	<define name="SR_BIOS_SERIAL_DEBUG_CSR" value="(BIOSSCRATCHPAD6_UBOX_MISC_REG)" />
	<define name="SR_POST_CODE_CSR" value="(BIOSNONSTICKYSCRATCHPAD7_UBOX_MISC_REG)" />
	<define name="SR_ERROR_CODE_CSR" value="(BIOSNONSTICKYSCRATCHPAD8_UBOX_MISC_REG)" />
	<define name="SR_PRINTF_SYNC_CSR" value="(BIOSNONSTICKYSCRATCHPAD9_UBOX_MISC_REG)" />
	<define name="SR_RC_REVISION_CSR" value="(BIOSNONSTICKYSCRATCHPAD12_UBOX_MISC_REG)" />
	<define name="PIPE_DISPATCH_SYNCH_PSYSHOST" value="4" />
	<define name="SR_MEMORY_DATA_STORAGE_DISPATCH_PIPE_CSR" value="(BIOSNONSTICKYSCRATCHPAD13_UBOX_MISC_REG)" />
	<define name="SR_MEMORY_DATA_STORAGE_COMMAND_PIPE_CSR" value="(BIOSNONSTICKYSCRATCHPAD14_UBOX_MISC_REG)" />
	<define name="SR_MEMORY_DATA_STORAGE_DATA_PIPE_CSR" value="(BIOSNONSTICKYSCRATCHPAD15_UBOX_MISC_REG)" />
	<define name="IVT_PCU_BIOS_SPARE2_UDIMM" value="0" />
	<define name="IVT_PCU_BIOS_SPARE2_RDIMM" value="BIT12" />
	<define name="IVT_PCU_BIOS_SPARE2_LRDIMM" value="BIT13" />
	<define name="IVT_PCU_BIOS_SPARE2_125V_DIMM" value="0" />
	<define name="IVT_PCU_BIOS_SPARE2_135V_DIMM" value="BIT14" />
	<define name="IVT_PCU_BIOS_SPARE2_150V_DIMM" value="BIT15" />
	<define name="SINT8" value="INT8" />
	<define name="SINT16" value="INT16" />
	<define name="SINT32" value="INT32" />
	<define name="VOID" value="void" />
	<define name="TRUE" value="( 1 == 1)" condition="~TRUE"/>
	<define name="FALSE" value="( 0 == 1)" condition="~FALSE"/>
	<define name="MAX_CPU_SOCKETS" value="MAX_SOCKET" />
	<define name="MAX_TREE_NODES" value="(MAX_CPU_SOCKETS + 2)" />
	<define name="MAX_RING_TREE_NODES" value="46" />
	<define name="MAX_RINGS" value="6" />
	<define name="VN0" value="0" />
	<define name="VN1" value="1" />
	<define name="TX" value="0" />
	<define name="RX" value="1" />
	<define name="SI_MAX_CPU_SOCKETS" value="8" />
	<define name="LEGACY_CPU" value="0" />
	<define name="SOCKET_TYPE_CPU" value="0" />
	<define name="MAX_CBO" value="15" />
	<define name="MAX_RTID_PER_POOL" value="8" />
	<define name="MAX_RTID_PER_SOC" value="64" />
	<define name="MAX_RTID_SYSTEM" value="128" />
	<define name="MAX_ISOC_RTID" value="8" />
	<define name="MAX_ISOC_VCP_RTID" value="4" />
	<define name="MAX_ISOC_VC1_RTID" value="4" />
	<define name="CBO_WB_RTIDS" value="1" />
	<define name="UBOX_RTIDS" value="3" />
	<define name="MAX_HOMEAGENT" value="2" />
	<define name="MAX_R3QPI" value="2" />
	<define name="MAX_PORT_IN_R3QPI" value="2" />
	<define name="MAX_SAD_TARGETS" value="8" />
	<define name="SADTGT_SIZE" value="3" />
	<define name="SAD_BUS_GRANTY" value="32" />
	<define name="SAD_LEG_IO_GRANTY" value="0x2000" />
	<define name="SAD_IOAPIC_GRANTY" value="0x20000" />
	<define name="SAD_MMIOL_GRANTY" value="0x4000000" />
	<define name="MAX_ADDR_LINE" value="46" />
	<define name="IOAPIC_BASE" value="0xFEC00000" />
	<define name="MMIOL_LIMIT" value="0xFBFFFFFF" />
	<define name="MMIOH_BASE" value="0x3E0000000000" condition="(IBM_PORT)"/>
	<define name="MMIOH_BASE" value="0x3F8000000000" condition="~(IBM_PORT)"/>
	<define name="SINGLE_POOL01_MODE" value="0" />
	<define name="DOUBLE_POOL10_MODE" value="1" />
	<define name="DOUBLE_POOL21_MODE" value="2" />
	<define name="DOUBLE_POOL20_MODE" value="3" />
	<define name="ROUTE_BACK_DYNAMIC" value="0" />
	<define name="ROUTE_BACK_STATIC" value="1" />
	<define name="MAX_RBT_ENTRIES" value="128" />
	<define name="RING_STOP_ID_UBOX" value="15" />
	<define name="MAX_QPI_PORTS" value="3" />
	<define name="QPI_INVALID_PORT" value="0xFF" />
	<define name="CSIPHYPORT_STATE_RESET_CALIB" value="0x1" />
	<define name="CSIPHYPORT_STATE_DETECT_CLKTERM" value="0x2" />
	<define name="CSIPHYPORT_STATE_L0" value="0xf" />
	<define name="CSIPHYPORT_STATE_LOOPBACK_MASTER" value="0x12" />
	<define name="CSI_LINK_DEFAULT_RESET_MODE" value="0x1" />
	<define name="CSI_LINK_SOFT_RESET_MODE" value="0x0" />
	<define name="SR_QPI_ADAPTATION_CSR" value="BIOSSCRATCHPAD5_1_11_3_CFG_R" />
	<define name="SR_QPI_ADAPTATION_BIT" value="0" />
	<define name="SR_56G_QPI_ADAPTATION_DONE_BIT" value="1" />
	<define name="SOCKET_ADAPTATION_DONE_BIT" value="8" />
	<define name="SR_QPI_ADAPTATION_LINK_0_CSR" value="(BIOSNONSTICKYSCRATCHPAD4_1_11_3_CFG_R)" />
	<define name="SR_QPI_ADAPTATION_LINK_1_CSR" value="(BIOSNONSTICKYSCRATCHPAD5_1_11_3_CFG_R)" />
	<define name="SR_QPI_ADAPTATION_LINK_2_CSR" value="(BIOSNONSTICKYSCRATCHPAD6_1_11_3_CFG_R)" />
	<define name="SPD_SIZE" value="0" />
	<define name="SPD_REVISION" value="1" />
	<define name="SPD_KEY_BYTE" value="2" />
	<define name="SPD_TYPE_DDR3" value="0x0B" />
	<define name="SPD_TYPE_DDR4" value="0x0C" />
	<define name="SPD_KEY_BYTE2" value="3" />
	<define name="SPD_RDIMM" value="1" />
	<define name="SPD_UDIMM" value="2" />
	<define name="SPD_SODIMM" value="3" />
	<define name="SPD_MICRO_DIMM" value="4" />
	<define name="SPD_LRDIMM_DDR4" value="4" condition="DDR4_SUPPORT"/>
	<define name="SPD_MINI_RDIMM" value="5" />
	<define name="SPD_MINI_UDIMM" value="6" />
	<define name="SPD_MINI_CDIMM" value="7" />
	<define name="SPD_ECC_SO_UDIMM" value="8" />
	<define name="SPD_ECC_SO_RDIMM" value="9" />
	<define name="SPD_ECC_SO_CDIMM" value="10" />
	<define name="SPD_LRDIMM" value="11" />
	<define name="SPD_SDRAM_BANKS" value="4" />
	<define name="SPD_1Gb" value="2" />
	<define name="SPD_2Gb" value="3" />
	<define name="SPD_4Gb" value="4" />
	<define name="SPD_8Gb" value="5" />
	<define name="SPD_16Gb" value="6" />
	<define name="SPD_32Gb" value="7" condition="DDR4_SUPPORT"/>
	<define name="SPD_SDRAM_ADDR" value="5" />
	<define name="SPD_ROW_12" value="0" />
	<define name="SPD_ROW_13" value="1" />
	<define name="SPD_ROW_14" value="2" />
	<define name="SPD_ROW_15" value="3" />
	<define name="SPD_ROW_16" value="4" />
	<define name="SPD_ROW_17" value="5" condition="DDR4_SUPPORT"/>
	<define name="SPD_ROW_18" value="6" condition="DDR4_SUPPORT"/>
	<define name="SPD_COL_9" value="0" />
	<define name="SPD_COL_10" value="1" />
	<define name="SPD_COL_11" value="2" />
	<define name="SPD_COL_12" value="3" />
	<define name="SPD_VDD_SUPPORT" value="6" />
	<define name="SPD_VDD_150" value="0" />
	<define name="SPD_VDD_135" value="BIT1" />
	<define name="SPD_VDD_125" value="BIT2" />
	<define name="SPD_VDD_120" value="3" condition="(IBM_PORT)"/>
	<define name="SPD_MODULE_ORG" value="7" />
	<define name="DEVICE_WIDTH_X4" value="0" />
	<define name="DEVICE_WIDTH_X8" value="1" />
	<define name="DEVICE_WIDTH_X16" value="2" />
	<define name="SPD_NUM_RANKS_1" value="0" />
	<define name="SPD_NUM_RANKS_2" value="1" />
	<define name="SPD_NUM_RANKS_4" value="3" />
	<define name="SPD_NUM_RANKS_8" value="4" />
	<define name="SPD_MEM_BUS_WID" value="8" />
	<define name="SPD_FTB" value="9" />
	<define name="SPD_MTB_DIVEND" value="10" />
	<define name="SPD_MTB_DIVISOR" value="11" />
	<define name="SPD_MIN_TCK" value="12" />
	<define name="SPD_TCKMIN_800" value="20" />
	<define name="SPD_TCKMIN_1067" value="15" />
	<define name="SPD_TCKMIN_1333" value="12" />
	<define name="SPD_TCKMIN_1600" value="10" />
	<define name="SPD_TCKMIN_1867" value="9" />
	<define name="SPD_TCKMIN_2133" value="8" />
	<define name="SPD_TCKMIN_2400" value="7" />
	<define name="SPD_CAS_LT_SUP_LSB" value="14" />
	<define name="SPD_CAS_LT_SUP_MSB" value="15" />
	<define name="SPD_MIN_TAA" value="16" />
	<define name="SPD_MIN_TWR" value="17" />
	<define name="SPD_MIN_TRCD" value="18" />
	<define name="SPD_MIN_TRRD" value="19" />
	<define name="SPD_MIN_TRP" value="20" />
	<define name="SPD_EXT_TRC_TRAS" value="21" />
	<define name="SPD_MIN_TRAS" value="22" />
	<define name="SPD_MIN_TRC" value="23" />
	<define name="SPD_MIN_TRFC_LSB" value="24" />
	<define name="SPD_MIN_TRFC_MSB" value="25" />
	<define name="SPD_MIN_TWTR" value="26" />
	<define name="SPD_MIN_TRTP" value="27" />
	<define name="SPD_UN_TFAW" value="28" />
	<define name="SPD_MIN_TFAW" value="29" />
	<define name="SPD_OD_SUP" value="30" />
	<define name="SPD_RFSH_OPT" value="31" />
	<define name="ETR" value="BIT0" />
	<define name="ETRR" value="BIT1" />
	<define name="ASR" value="BIT2" />
	<define name="ODTS" value="BIT3" />
	<define name="SPD_DIMM_TS" value="32" />
	<define name="SPD_SDRAM_TYPE" value="33" />
	<define name="SPD_FTB_TCK" value="34" />
	<define name="SPD_FTB_TAA" value="35" />
	<define name="SPD_FTB_TRCD" value="36" />
	<define name="SPD_FTB_TRP" value="37" />
	<define name="SPD_FTB_TRC" value="38" />
	<define name="SPD_OPT_FEAT" value="41" condition="~IVT_HOST"/>
	<define name="SPD_PTRR" value="BIT7" condition="~IVT_HOST"/>
	<define name="SPD_MODULE_NH" value="60" />
	<define name="SPD_MODULE_MT" value="61" />
	<define name="SPD_REF_RAW_CARD" value="62" />
	<define name="RAW_CARD_A" value="0" />
	<define name="RAW_CARD_B" value="1" />
	<define name="RAW_CARD_C" value="2" />
	<define name="RAW_CARD_D" value="3" />
	<define name="RAW_CARD_E" value="4" />
	<define name="RAW_CARD_F" value="5" />
	<define name="RAW_CARD_G" value="6" />
	<define name="RAW_CARD_H" value="7" />
	<define name="RAW_CARD_J" value="8" />
	<define name="RAW_CARD_K" value="9" />
	<define name="RAW_CARD_L" value="10" />
	<define name="RAW_CARD_M" value="11" />
	<define name="RAW_CARD_N" value="12" />
	<define name="RAW_CARD_P" value="13" />
	<define name="RAW_CARD_R" value="14" />
	<define name="RAW_CARD_T" value="15" />
	<define name="RAW_CARD_U" value="16" />
	<define name="RAW_CARD_V" value="17" />
	<define name="RAW_CARD_W" value="18" />
	<define name="RAW_CARD_Y" value="19" />
	<define name="RAW_CARD_AA" value="20" />
	<define name="RAW_CARD_AB" value="21" />
	<define name="RAW_CARD_AC" value="22" />
	<define name="RAW_CARD_AD" value="23" />
	<define name="RAW_CARD_AE" value="24" />
	<define name="RAW_CARD_AF" value="25" />
	<define name="RAW_CARD_AG" value="26" />
	<define name="RAW_CARD_AH" value="27" />
	<define name="RAW_CARD_AJ" value="28" />
	<define name="RAW_CARD_AK" value="29" />
	<define name="RAW_CARD_AL" value="30" />
	<define name="RAW_CARD_ZZ" value="0x1F" />
	<define name="RAW_CARD_REV_MASK" value="(BIT6 + BIT5)" />
	<define name="RAW_CARD_EXT" value="BIT7" />
	<define name="RAW_CARD_AM" value="(RAW_CARD_EXT + 0)" />
	<define name="RAW_CARD_AN" value="(RAW_CARD_EXT + 1)" />
	<define name="RAW_CARD_AP" value="(RAW_CARD_EXT + 2)" />
	<define name="RAW_CARD_AR" value="(RAW_CARD_EXT + 3)" />
	<define name="RAW_CARD_AT" value="(RAW_CARD_EXT + 4)" />
	<define name="RAW_CARD_AU" value="(RAW_CARD_EXT + 5)" />
	<define name="RAW_CARD_AV" value="(RAW_CARD_EXT + 6)" />
	<define name="RAW_CARD_AW" value="(RAW_CARD_EXT + 7)" />
	<define name="RAW_CARD_AY" value="(RAW_CARD_EXT + 8)" />
	<define name="RAW_CARD_BA" value="(RAW_CARD_EXT + 9)" />
	<define name="RAW_CARD_BB" value="(RAW_CARD_EXT + 10)" />
	<define name="RAW_CARD_BC" value="(RAW_CARD_EXT + 11)" />
	<define name="RAW_CARD_BD" value="(RAW_CARD_EXT + 12)" />
	<define name="RAW_CARD_BE" value="(RAW_CARD_EXT + 13)" />
	<define name="RAW_CARD_BF" value="(RAW_CARD_EXT + 14)" />
	<define name="RAW_CARD_BG" value="(RAW_CARD_EXT + 15)" />
	<define name="RAW_CARD_BH" value="(RAW_CARD_EXT + 16)" />
	<define name="RAW_CARD_BJ" value="(RAW_CARD_EXT + 17)" />
	<define name="RAW_CARD_BK" value="(RAW_CARD_EXT + 18)" />
	<define name="RAW_CARD_BL" value="(RAW_CARD_EXT + 19)" />
	<define name="RAW_CARD_BM" value="(RAW_CARD_EXT + 20)" />
	<define name="RAW_CARD_BN" value="(RAW_CARD_EXT + 21)" />
	<define name="RAW_CARD_BP" value="(RAW_CARD_EXT + 22)" />
	<define name="RAW_CARD_BR" value="(RAW_CARD_EXT + 23)" />
	<define name="RAW_CARD_BT" value="(RAW_CARD_EXT + 24)" />
	<define name="RAW_CARD_BU" value="(RAW_CARD_EXT + 25)" />
	<define name="RAW_CARD_BV" value="(RAW_CARD_EXT + 26)" />
	<define name="RAW_CARD_BW" value="(RAW_CARD_EXT + 27)" />
	<define name="RAW_CARD_BY" value="(RAW_CARD_EXT + 28)" />
	<define name="RAW_CARD_CA" value="(RAW_CARD_EXT + 29)" />
	<define name="RAW_CARD_CB" value="(RAW_CARD_EXT + 30)" />
	<define name="SPD_ADDR_MAP_FECTD" value="63" />
	<define name="SPD_RDIMM_ATTR" value="63" />
	<define name="SPD_DIMM_HS" value="64" />
	<define name="SPD_REG_VEN_LSB" value="65" />
	<define name="SPD_REG_VEN_MSB" value="66" />
	<define name="SPD_REG_REV" value="67" />
	<define name="SPD_CNTL_0" value="69" />
	<define name="SPD_CNTL_1" value="70" />
	<define name="SPD_CNTL_2" value="71" />
	<define name="SPD_CNTL_3" value="72" />
	<define name="SPD_CNTL_4" value="73" />
	<define name="SPD_CNTL_5" value="74" />
	<define name="SPD_CNTL_6" value="75" />
	<define name="SPD_CNTL_7" value="76" />
	<define name="SPD_LRDIMM_ATTR" value="63" />
	<define name="SPD_LRBUF_REV" value="64" />
	<define name="SPD_LRBUF_VEN_LSB" value="65" />
	<define name="SPD_LRBUF_VEN_MSB" value="66" />
	<define name="SPD_LR_F0_RC2_3" value="67" />
	<define name="SPD_LR_F0_RC4_5" value="68" />
	<define name="SPD_LR_F1_RC8_11" value="69" />
	<define name="SPD_LR_F1_RC12_13" value="70" />
	<define name="SPD_LR_F1_RC14_15" value="71" />
	<define name="SPD_LR_SB0_MDQ_DS_ODT" value="72" />
	<define name="SPD_LR_SB0_DR01_QODT_ACT" value="73" />
	<define name="SPD_LR_SB0_DR23_QODT_ACT" value="74" />
	<define name="SPD_LR_SB0_DR45_QODT_ACT" value="75" />
	<define name="SPD_LR_SB0_DR67_QODT_ACT" value="76" />
	<define name="SPD_LR_SB0_MR1_2_RTT" value="77" />
	<define name="SPD_LR_SB1_MDQ_DS_ODT" value="78" />
	<define name="SPD_LR_SB1_DR01_QODT_ACT" value="79" />
	<define name="SPD_LR_SB1_DR23_QODT_ACT" value="80" />
	<define name="SPD_LR_SB1_DR45_QODT_ACT" value="81" />
	<define name="SPD_LR_SB1_DR67_QODT_ACT" value="82" />
	<define name="SPD_LR_SB1_MR1_2_RTT" value="83" />
	<define name="SPD_LR_SB2_MDQ_DS_ODT" value="84" />
	<define name="SPD_LR_SB2_DR01_QODT_ACT" value="85" />
	<define name="SPD_LR_SB2_DR23_QODT_ACT" value="86" />
	<define name="SPD_LR_SB2_DR45_QODT_ACT" value="87" />
	<define name="SPD_LR_SB2_DR67_QODT_ACT" value="88" />
	<define name="SPD_LR_SB2_MR1_2_RTT" value="89" />
	<define name="SPD_LR_150_MIN_MOD_DELAY" value="90" />
	<define name="SPD_LR_150_MAX_MOD_DELAY" value="91" />
	<define name="SPD_LR_135_MIN_MOD_DELAY" value="92" />
	<define name="SPD_LR_135_MAX_MOD_DELAY" value="93" />
	<define name="SPD_LR_12x_MIN_MOD_DELAY" value="94" />
	<define name="SPD_LR_12x_MAX_MOD_DELAY" value="95" />
	<define name="SPD_LR_PERS_BYTE_0" value="102" />
	<define name="SPD_LR_PERS_BYTE_1" value="103" />
	<define name="SPD_LR_PERS_BYTE_2" value="104" />
	<define name="SPD_LR_PERS_BYTE_3" value="105" />
	<define name="SPD_LR_PERS_BYTE_4" value="106" />
	<define name="SPD_LR_PERS_BYTE_5" value="107" />
	<define name="SPD_LR_PERS_BYTE_6" value="108" />
	<define name="SPD_LR_PERS_BYTE_7" value="109" />
	<define name="SPD_LR_PERS_BYTE_8" value="110" />
	<define name="SPD_LR_PERS_BYTE_9" value="111" />
	<define name="SPD_LR_PERS_BYTE_10" value="112" />
	<define name="SPD_LR_PERS_BYTE_11" value="113" />
	<define name="SPD_LR_PERS_BYTE_12" value="114" />
	<define name="SPD_LR_PERS_BYTE_13" value="115" />
	<define name="SPD_LR_PERS_BYTE_14" value="116" />
	<define name="SPD_LR_PERS_BYTES_TOTAL" value="15" />
	<define name="SPD_MMID_LSB" value="117" />
	<define name="SPD_MMID_MSB" value="118" />
	<define name="SPD_MM_LOC" value="119" />
	<define name="SPD_MM_DATE" value="120" />
	<define name="SPD_MODULE_SN" value="122" />
	<define name="SPD_CRC_LSB" value="126" />
	<define name="SPD_CRC_MSB" value="127" />
	<define name="SPD_MODULE_PN" value="128" />
	<define name="SPD_MODULE_RC" value="146" />
	<define name="SPD_DRAM_MIDC_LSB" value="148" />
	<define name="SPD_DRAM_MIDC_MSB" value="149" />
	<define name="SPD_NVDIMM_ID_N" value="174" condition="MEM_NVDIMM_EN"/>
	<define name="SPD_NVDIMM_ID_V" value="175" condition="MEM_NVDIMM_EN"/>
	<define name="SPD_BYTE_200" value="200" />
	<define name="SPD_SDRAM_TYPE_DDR4" value="6" condition="DDR4_SUPPORT"/>
	<define name="SPD_SIGNAL_LOADING" value="(BIT0 | BIT1)" condition="DDR4_SUPPORT"/>
	<define name="SPD_3DS_TYPE" value="2" condition="DDR4_SUPPORT"/>
	<define name="SPD_DIE_COUNT" value="(BIT4 | BIT5 | BIT6)" condition="DDR4_SUPPORT"/>
	<define name="SPD_OPT_FEAT_DDR4" value="7" condition="DDR4_SUPPORT"/>
	<define name="SPD_TRR_IMMUNE" value="BIT3" condition="DDR4_SUPPORT"/>
	<define name="SPD_RFSH_OPT_DDR4" value="8" condition="DDR4_SUPPORT"/>
	<define name="SPD_OTH_OP_FEAT_DDR4" value="9" condition="DDR4_SUPPORT"/>
	<define name="SPD_PPR_MASK" value="(BIT7 | BIT6)" condition="DDR4_SUPPORT"/>
	<define name="SPD_PPR_NOT_SUP" value="0" condition="DDR4_SUPPORT"/>
	<define name="SPD_PPR_HARD_1R" value="BIT6" condition="DDR4_SUPPORT"/>
	<define name="SPD_SOFT_PPR" value="BIT5" condition="DDR4_SUPPORT"/>
	<define name="SPD_VDD_DDR4" value="11" condition="DDR4_SUPPORT"/>
	<define name="SPD_MODULE_ORG_DDR4" value="12" condition="DDR4_SUPPORT"/>
	<define name="SPD_MEM_BUS_WID_DDR4" value="13" condition="DDR4_SUPPORT"/>
	<define name="SPD_DIMM_TS_DDR4" value="14" condition="DDR4_SUPPORT"/>
	<define name="SPD_TB_DDR4" value="17" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TCK_DDR4" value="18" condition="DDR4_SUPPORT"/>
	<define name="SPD_TCKMIN_DDR4_1600" value="10" condition="DDR4_SUPPORT"/>
	<define name="SPD_TCKMIN_DDR4_1866" value="9" condition="DDR4_SUPPORT"/>
	<define name="SPD_TCKMIN_DDR4_2133" value="8" condition="DDR4_SUPPORT"/>
	<define name="SPD_TCKMIN_DDR4_2400" value="7" condition="DDR4_SUPPORT"/>
	<define name="SPD_MAX_TCK_DDR4" value="19" condition="DDR4_SUPPORT"/>
	<define name="SPD_CAS_LT_SUP_1_DDR4" value="20" condition="DDR4_SUPPORT"/>
	<define name="SPD_CAS_LT_SUP_2_DDR4" value="21" condition="DDR4_SUPPORT"/>
	<define name="SPD_CAS_LT_SUP_3_DDR4" value="22" condition="DDR4_SUPPORT"/>
	<define name="SPD_CAS_LT_SUP_4_DDR4" value="23" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TAA_DDR4" value="24" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRCD_DDR4" value="25" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRP_DDR4" value="26" condition="DDR4_SUPPORT"/>
	<define name="SPD_EXT_TRC_TRAS_DDR4" value="27" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRAS_DDR4" value="28" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRC_DDR4" value="29" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRFC1_LSB_DDR4" value="30" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRFC1_MSB_DDR4" value="31" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRFC2_LSB_DDR4" value="32" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRFC2_MSB_DDR4" value="33" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRFC3_LSB_DDR4" value="34" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRFC3_MSB_DDR4" value="35" condition="DDR4_SUPPORT"/>
	<define name="SPD_TFAW_UPPER_DDR4" value="36" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TFAW_DDR4" value="37" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRRDS_DDR4" value="38" condition="DDR4_SUPPORT"/>
	<define name="SPD_MIN_TRRDL_DDR4" value="39" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_TRRDL_DDR4" value="118" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_TRRDS_DDR4" value="119" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_TRC_DDR4" value="120" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_TRP_DDR4" value="121" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_TRCD_DDR4" value="122" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_TAA_DDR4" value="123" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_MAX_TCK_DDR4" value="124" condition="DDR4_SUPPORT"/>
	<define name="SPD_FTB_MIN_TCK_DDR4" value="125" condition="DDR4_SUPPORT"/>
	<define name="SPD_MMID_LSB_DDR4" value="320" condition="DDR4_SUPPORT"/>
	<define name="SPD_MMID_MSB_DDR4" value="321" condition="DDR4_SUPPORT"/>
	<define name="SPD_MM_LOC_DDR4" value="322" condition="DDR4_SUPPORT"/>
	<define name="SPD_MM_DATE_DDR4" value="323" condition="DDR4_SUPPORT"/>
	<define name="SPD_MODULE_SN_DDR4" value="325" condition="DDR4_SUPPORT"/>
	<define name="SPD_MODULE_PN_DDR4" value="329" condition="DDR4_SUPPORT"/>
	<define name="SPD_MODULE_RC_DDR4" value="349" condition="DDR4_SUPPORT"/>
	<define name="SPD_DRAM_MIDC_LSB_DDR4" value="350" condition="DDR4_SUPPORT"/>
	<define name="SPD_DRAM_MIDC_MSB_DDR4" value="351" condition="DDR4_SUPPORT"/>
	<define name="SPD_DRAM_REV_DDR4" value="352" condition="DDR4_SUPPORT"/>
	<define name="SPD_CRC_LSB_DDR4" value="382" condition="DDR4_SUPPORT"/>
	<define name="SPD_CRC_MSB_DDR4" value="383" condition="DDR4_SUPPORT"/>
	<define name="SPD_MODULE_NH_DDR4" value="128" condition="DDR4_SUPPORT"/>
	<define name="SPD_MODULE_MT_DDR4" value="129" condition="DDR4_SUPPORT"/>
	<define name="SPD_REF_RAW_CARD_DDR4" value="130" condition="DDR4_SUPPORT"/>
	<define name="SPD_ADDR_MAP_FECTD_DDR4" value="131" condition="DDR4_SUPPORT"/>
	<define name="SPD_RDIMM_ATTR_DDR4" value="131" condition="DDR4_SUPPORT"/>
	<define name="SPD_DIMM_HS_DDR4" value="132" condition="DDR4_SUPPORT"/>
	<define name="SPD_REG_VEN_LSB_DDR4" value="133" condition="DDR4_SUPPORT"/>
	<define name="SPD_REG_VEN_MSB_DDR4" value="134" condition="DDR4_SUPPORT"/>
	<define name="SPD_REG_REV_DDR4" value="135" condition="DDR4_SUPPORT"/>
	<define name="SPD_ADD_MAPPING_DDR4" value="136" condition="DDR4_SUPPORT"/>
	<define name="SPD_REG_OD_CTL_DDR4" value="137" condition="DDR4_SUPPORT"/>
	<define name="SPD_REG_OD_CK_DDR4" value="138" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRDIMM_ATTR_DDR4" value="131" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_HS_DDR4" value="132" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_VEN_LSB_DDR4" value="133" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_VEN_MSB_DDR4" value="134" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_REV_DDR4" value="135" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_ADD_MAP_DDR4" value="136" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DB_REV_DDR4" value="139" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_VREFDQ_R0_DDR4" value="140" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_VREFDQ_R1_DDR4" value="141" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_VREFDQ_R2_DDR4" value="142" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_VREFDQ_R3_DDR4" value="143" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DB_VREFDQ_DDR4" value="144" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DB_DS_RTT_LE1866_DDR4" value="145" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DB_DS_RTT_GT1866_LE2400_DDR4" value="146" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DB_DS_RTT_GT2400_LE3200_DDR4" value="147" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_DS_DDR4" value="148" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_ODT_WR_NOM_LE1866_DDR4" value="149" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_ODT_WR_NOM_GT1866_LE2400_DDR4" value="150" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_ODT_WR_NOM_GT2400_LE3200_DDR4" value="151" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_ODT_PARK_LE1866_DDR4" value="152" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_ODT_PARK_GT1866_LE2400_DDR4" value="153" condition="DDR4_SUPPORT"/>
	<define name="SPD_LRBUF_DRAM_ODT_PARK_GT2400_LE3200_DDR4" value="154" condition="DDR4_SUPPORT"/>
	<define name="MTS_CAPABILITY" value="0" />
	<define name="MTS_CONFIG" value="1" />
	<define name="MTS_CFG_EVENT_MODE" value="BIT0" />
	<define name="MTS_CFG_EVENT_POL" value="BIT1" />
	<define name="MTS_CFG_TCRIT_ONLY" value="BIT2" />
	<define name="MTS_CFG_EVENT_CTRL" value="BIT3" />
	<define name="MTS_ALARM_UPPER" value="2" />
	<define name="MTS_ALARM_LOWER" value="3" />
	<define name="MTS_CRITICAL" value="4" />
	<define name="MTS_TEMP" value="5" />
	<define name="MTS_MFGID" value="6" />
	<define name="MTS_DID_RID" value="7" />
	<define name="MASK_QPI_ADVANCED_SKU" value="0x10" />
	<define name="MASK_QPI_STANDARD_SKU" value="0x1C" />
	<define name="MASK_QPI_BASIC_SKU" value="0x1E" />
	<define name="VID_IIO_VTD_REG" value="0x09002000" />
	<define name="DID_IIO_VTD_REG" value="0x09002002" />
	<define name="PCICMD_IIO_VTD_REG" value="0x09002004" />
	<define name="PCISTS_IIO_VTD_REG" value="0x09002006" />
	<define name="RID_IIO_VTD_REG" value="0x09001008" />
	<define name="CCR_N0_IIO_VTD_REG" value="0x09001009" />
	<define name="CCR_N1_IIO_VTD_REG" value="0x0900200A" />
	<define name="CLSR_IIO_VTD_REG" value="0x0900100C" />
	<define name="HDR_IIO_VTD_REG" value="0x0900100E" />
	<define name="SVID_IIO_VTD_REG" value="0x0900202C" />
	<define name="SDID_IIO_VTD_REG" value="0x0900202E" />
	<define name="CAPPTR_IIO_VTD_REG" value="0x09001034" />
	<define name="INTL_IIO_VTD_REG" value="0x0900103C" />
	<define name="INTPIN_IIO_VTD_REG" value="0x0900103D" />
	<define name="PXPCAPID_IIO_VTD_REG" value="0x09001040" />
	<define name="PXPNXTPTR_IIO_VTD_REG" value="0x09001041" />
	<define name="PXPCAP_IIO_VTD_REG" value="0x09002042" />
	<define name="HDRTYPECTRL_IIO_VTD_REG" value="0x09001080" />
	<define name="MMCFG_BASE_N0_IIO_VTD_REG" value="0x09004090" />
	<define name="MMCFG_BASE_N1_IIO_VTD_REG" value="0x09004094" />
	<define name="MMCFG_LIMIT_N0_IIO_VTD_REG" value="0x09004098" />
	<define name="MMCFG_LIMIT_N1_IIO_VTD_REG" value="0x0900409C" />
	<define name="TOMMIOL_OB_IIO_VTD_REG" value="0x090040A4" />
	<define name="TSEG_N0_IIO_VTD_REG" value="0x090040A8" />
	<define name="TSEG_N1_IIO_VTD_REG" value="0x090040AC" />
	<define name="GENPROTRANGE1_BASE_0_IIO_VTD_REG" value="0x090040B0" />
	<define name="GENPROTRANGE1_BASE_1_IIO_VTD_REG" value="0x090040B4" />
	<define name="GENPROTRANGE1_LIMIT_0_IIO_VTD_REG" value="0x090040B8" />
	<define name="GENPROTRANGE1_LIMIT_1_IIO_VTD_REG" value="0x090040BC" />
	<define name="GENPROTRANGE2_BASE_0_IIO_VTD_REG" value="0x090040C0" />
	<define name="GENPROTRANGE2_BASE_1_IIO_VTD_REG" value="0x090040C4" />
	<define name="GENPROTRANGE2_LIMIT_0_IIO_VTD_REG" value="0x090040C8" />
	<define name="GENPROTRANGE2_LIMIT_1_IIO_VTD_REG" value="0x090040CC" />
	<define name="TOLM_IIO_VTD_REG" value="0x090040D0" />
	<define name="TOHM_0_IIO_VTD_REG" value="0x090040D4" />
	<define name="TOHM_1_IIO_VTD_REG" value="0x090040D8" />
	<define name="TOMMIOL_IIO_VTD_REG" value="0x090040DC" />
	<define name="NCMEM_BASE_0_IIO_VTD_REG" value="0x090040E0" />
	<define name="NCMEM_BASE_1_IIO_VTD_REG" value="0x090040E4" />
	<define name="NCMEM_LIMIT_0_IIO_VTD_REG" value="0x090040E8" />
	<define name="NCMEM_LIMIT_1_IIO_VTD_REG" value="0x090040EC" />
	<define name="MENCMEM_BASE_0_IIO_VTD_REG" value="0x090040F0" />
	<define name="MENCMEM_BASE_1_IIO_VTD_REG" value="0x090040F4" />
	<define name="MENCMEM_LIMIT_0_IIO_VTD_REG" value="0x090040F8" />
	<define name="MENCMEM_LIMIT_1_IIO_VTD_REG" value="0x090040FC" />
	<define name="PXPEXTCAP_IIO_VTD_REG" value="0x09004100" />
	<define name="CPUBUSNO_IIO_VTD_REG" value="0x09004108" />
	<define name="LMMIOL_BASE_IIO_VTD_REG" value="0x0900210C" />
	<define name="LMMIOL_LIMIT_IIO_VTD_REG" value="0x0900210E" />
	<define name="LMMIOH_BASE_N0_IIO_VTD_REG" value="0x09004110" />
	<define name="LMMIOH_BASE_N1_IIO_VTD_REG" value="0x09004114" />
	<define name="LMMIOH_LIMIT_N0_IIO_VTD_REG" value="0x09004118" />
	<define name="LMMIOH_LIMIT_N1_IIO_VTD_REG" value="0x0900411C" />
	<define name="GENPROTRANGE0_BASE_0_IIO_VTD_REG" value="0x09004120" />
	<define name="GENPROTRANGE0_BASE_1_IIO_VTD_REG" value="0x09004124" />
	<define name="GENPROTRANGE0_LIMIT_0_IIO_VTD_REG" value="0x09004128" />
	<define name="GENPROTRANGE0_LIMIT_1_IIO_VTD_REG" value="0x0900412C" />
	<define name="CIPCTRL_IIO_VTD_REG" value="0x09004140" />
	<define name="CIPSTS_IIO_VTD_REG" value="0x09004144" />
	<define name="CIPDCASAD_IIO_VTD_REG" value="0x09004148" />
	<define name="CIPINTRC_IIO_VTD_REG" value="0x0900414C" />
	<define name="CIPINTRS_IIO_VTD_REG" value="0x09004154" />
	<define name="VTBAR_IIO_VTD_REG" value="0x09004180" />
	<define name="VTGENCTRL_IIO_VTD_REG" value="0x0900C000" />
	<define name="VTISOCHCTRL_IIO_VTD_REG" value="0x09004188" />
	<define name="VTGENCTRL2_IIO_VTD_REG" value="0x0900418C" />
	<define name="VTGENCTRL3_IIO_VTD_REG" value="0x09004190" />
	<define name="IOTLBPARTITION_IIO_VTD_REG" value="0x09004194" />
	<define name="VTUNCERRSTS_IIO_VTD_REG" value="0x090041A8" />
	<define name="VTUNCERRMSK_IIO_VTD_REG" value="0x090041AC" />
	<define name="VTUNCERRSEV_IIO_VTD_REG" value="0x090041B0" />
	<define name="VTUNCERRPTR_IIO_VTD_REG" value="0x090011B4" />
	<define name="IIOMISCCTRL_N0_IIO_VTD_REG" value="0x090041C0" />
	<define name="IIOMISCCTRL_N1_IIO_VTD_REG" value="0x090041C4" />
	<define name="LTDPR_IIO_VTD_REG" value="0x09004290" />
	<define name="CSIPINTRS_IIO_VTD_REG" value="0x09004450" />
	<define name="IRP_MISC_DFX0_IIO_VTD_REG" value="0x09004800" />
	<define name="IRP_MISC_DFX1_IIO_VTD_REG" value="0x09004804" />
	<define name="IRP_MISC_DFX2_IIO_VTD_REG" value="0x0900C001" />
	<define name="IRPEGCREDITS_IIO_VTD_REG" value="0x09004840" />
	<define name="MMCFG_BASE_IIO_VTD_REG" value="0x09004084" />
	<define name="MMCFG_LIMIT_IIO_VTD_REG" value="0x09004088" />
	<define name="CIPINTRC_N0_IIO_VTD_REG" value="0x0900414C" />
	<define name="IRP0DELS_N0_IIO_VTD_REG" value="0x09004808" />
	<define name="IRP0DELS_N1_IIO_VTD_REG" value="0x0900480C" />
	<define name="IRP1DELS_N0_IIO_VTD_REG" value="0x09004810" />
	<define name="IRP1DELS_N1_IIO_VTD_REG" value="0x09004814" />
	<define name="IRP0DBGRING0_N0_IIO_VTD_REG" value="0x09004818" />
	<define name="IRP0DBGRING0_N1_IIO_VTD_REG" value="0x0900481C" />
	<define name="IRP1DBGRING0_N0_IIO_VTD_REG" value="0x09004820" />
	<define name="IRP1DBGRING0_N1_IIO_VTD_REG" value="0x09004824" />
	<define name="IRP0DBGRING1_IIO_VTD_REG" value="0x09001828" />
	<define name="IRP1DBGRING1_IIO_VTD_REG" value="0x09001829" />
	<define name="IRPSPAREREGS_IIO_VTD_REG" value="0x0900182A" />
	<define name="IRP0RNG_IIO_VTD_REG" value="0x09004830" />
	<define name="IRP1RNG_IIO_VTD_REG" value="0x09004834" />
	<define name="IRPEGCREDITS_N0_IIO_VTD_REG" value="0x09004840" />
	<define name="IRPEGCREDITS_N1_IIO_VTD_REG" value="0x09004844" />
	<define name="IRP_MISC_DFX3_IIO_VTD_REG" value="0x09004854" />
	<define name="IRP_MISC_DFX4_IIO_VTD_REG" value="0x09004858" />
	<define name="IRP_MISC_DFX5_IIO_VTD_REG" value="0x0900485C" />
	<define name="VID_CBOBC_MEMSAD_REG" value="0x01002000" />
	<define name="DID_CBOBC_MEMSAD_REG" value="0x01002002" />
	<define name="PCICMD_CBOBC_MEMSAD_REG" value="0x01002004" />
	<define name="PCISTS_CBOBC_MEMSAD_REG" value="0x01002006" />
	<define name="RID_CBOBC_MEMSAD_REG" value="0x01001008" />
	<define name="CCR_N0_CBOBC_MEMSAD_REG" value="0x01001009" />
	<define name="CCR_N1_CBOBC_MEMSAD_REG" value="0x0100200A" />
	<define name="CLSR_CBOBC_MEMSAD_REG" value="0x0100100C" />
	<define name="PLAT_CBOBC_MEMSAD_REG" value="0x0100100D" />
	<define name="HDR_CBOBC_MEMSAD_REG" value="0x0100100E" />
	<define name="BIST_CBOBC_MEMSAD_REG" value="0x0100100F" />
	<define name="SVID_CBOBC_MEMSAD_REG" value="0x0100202C" />
	<define name="SDID_CBOBC_MEMSAD_REG" value="0x0100202E" />
	<define name="CAPPTR_CBOBC_MEMSAD_REG" value="0x01001034" />
	<define name="INTL_CBOBC_MEMSAD_REG" value="0x0100103C" />
	<define name="INTPIN_CBOBC_MEMSAD_REG" value="0x0100103D" />
	<define name="MINGNT_CBOBC_MEMSAD_REG" value="0x0100103E" />
	<define name="MAXLAT_CBOBC_MEMSAD_REG" value="0x0100103F" />
	<define name="PAM0123_CBOBC_MEMSAD_REG" value="0x01004040" />
	<define name="PAM456_CBOBC_MEMSAD_REG" value="0x01004044" />
	<define name="MESEG_BASE_N0_CBOBC_MEMSAD_REG" value="0x01004050" />
	<define name="MESEG_BASE_N1_CBOBC_MEMSAD_REG" value="0x01004054" />
	<define name="MESEG_LIMIT_N0_CBOBC_MEMSAD_REG" value="0x01004058" />
	<define name="MESEG_LIMIT_N1_CBOBC_MEMSAD_REG" value="0x0100405C" />
	<define name="DRAM_RULE_0_CBOBC_MEMSAD_REG" value="0x01004060" />
	<define name="INTERLEAVE_LIST_0_CBOBC_MEMSAD_REG" value="0x01004064" />
	<define name="DRAM_RULE_1_CBOBC_MEMSAD_REG" value="0x01004068" />
	<define name="INTERLEAVE_LIST_1_CBOBC_MEMSAD_REG" value="0x0100406C" />
	<define name="DRAM_RULE_2_CBOBC_MEMSAD_REG" value="0x01004070" />
	<define name="INTERLEAVE_LIST_2_CBOBC_MEMSAD_REG" value="0x01004074" />
	<define name="DRAM_RULE_3_CBOBC_MEMSAD_REG" value="0x01004078" />
	<define name="INTERLEAVE_LIST_3_CBOBC_MEMSAD_REG" value="0x0100407C" />
	<define name="DRAM_RULE_4_CBOBC_MEMSAD_REG" value="0x01004080" />
	<define name="INTERLEAVE_LIST_4_CBOBC_MEMSAD_REG" value="0x01004084" />
	<define name="DRAM_RULE_5_CBOBC_MEMSAD_REG" value="0x01004088" />
	<define name="INTERLEAVE_LIST_5_CBOBC_MEMSAD_REG" value="0x0100408C" />
	<define name="DRAM_RULE_6_CBOBC_MEMSAD_REG" value="0x01004090" />
	<define name="INTERLEAVE_LIST_6_CBOBC_MEMSAD_REG" value="0x01004094" />
	<define name="DRAM_RULE_7_CBOBC_MEMSAD_REG" value="0x01004098" />
	<define name="INTERLEAVE_LIST_7_CBOBC_MEMSAD_REG" value="0x0100409C" />
	<define name="DRAM_RULE_8_CBOBC_MEMSAD_REG" value="0x010040A0" />
	<define name="INTERLEAVE_LIST_8_CBOBC_MEMSAD_REG" value="0x010040A4" />
	<define name="DRAM_RULE_9_CBOBC_MEMSAD_REG" value="0x010040A8" />
	<define name="INTERLEAVE_LIST_9_CBOBC_MEMSAD_REG" value="0x010040AC" />
	<define name="DRAM_RULE_10_CBOBC_MEMSAD_REG" value="0x010040B0" />
	<define name="INTERLEAVE_LIST_10_CBOBC_MEMSAD_REG" value="0x010040B4" />
	<define name="DRAM_RULE_11_CBOBC_MEMSAD_REG" value="0x010040B8" />
	<define name="INTERLEAVE_LIST_11_CBOBC_MEMSAD_REG" value="0x010040BC" />
	<define name="DRAM_RULE_12_CBOBC_MEMSAD_REG" value="0x010040C0" />
	<define name="INTERLEAVE_LIST_12_CBOBC_MEMSAD_REG" value="0x010040C4" />
	<define name="DRAM_RULE_13_CBOBC_MEMSAD_REG" value="0x010040C8" />
	<define name="INTERLEAVE_LIST_13_CBOBC_MEMSAD_REG" value="0x010040CC" />
	<define name="DRAM_RULE_14_CBOBC_MEMSAD_REG" value="0x010040D0" />
	<define name="INTERLEAVE_LIST_14_CBOBC_MEMSAD_REG" value="0x010040D4" />
	<define name="DRAM_RULE_15_CBOBC_MEMSAD_REG" value="0x010040D8" />
	<define name="INTERLEAVE_LIST_15_CBOBC_MEMSAD_REG" value="0x010040DC" />
	<define name="DRAM_RULE_16_CBOBC_MEMSAD_REG" value="0x010040E0" />
	<define name="INTERLEAVE_LIST_16_CBOBC_MEMSAD_REG" value="0x010040E4" />
	<define name="DRAM_RULE_17_CBOBC_MEMSAD_REG" value="0x010040E8" />
	<define name="INTERLEAVE_LIST_17_CBOBC_MEMSAD_REG" value="0x010040EC" />
	<define name="DRAM_RULE_18_CBOBC_MEMSAD_REG" value="0x010040F0" />
	<define name="INTERLEAVE_LIST_18_CBOBC_MEMSAD_REG" value="0x010040F4" />
	<define name="DRAM_RULE_19_CBOBC_MEMSAD_REG" value="0x010040F8" />
	<define name="INTERLEAVE_LIST_19_CBOBC_MEMSAD_REG" value="0x010040FC" />
	<define name="SMRAMC_CBOBC_MEMSAD_REG" value="0x0100404C" />
	<define name="DRAM_RULE_CBOBC_MEMSAD_REG" value="0x01004060" />
	<define name="INTERLEAVE_LIST_CBOBC_MEMSAD_REG" value="0x01004064" />
	<struct name="CalibCtrlType">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="TScanState">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="SubBootMode">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="TCommandType">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="EWaitOn">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="TSubSequencesNumber">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="GSM_LT">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="GSM_GT">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="MRC_STATUS">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="GSM_CSN">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="PPR_TYPE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="QPI_LINK_SPEED">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="QPI_LINK_SPEED_TYPE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="PROBE_TYPE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="LANE_TXEQ_TYPE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="CRC_MODE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="L0P_MODE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="L1_MODE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="QPI_LINK_WIDTH">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="PHYSICAL_CHOP">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="CONFIG_TYPE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="DEGRADE_PRECEDENCE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="BootMode">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="R3QPI_ROUTING_ENCODING">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="SNOOP_MODE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="LINK_SM">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="QPI_AGENT_TYPE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="SYS_CONFIG">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="SKU_TYPE">
		<member name="Value" type="UINT64"/>
	</struct>
	<struct name="comTime">
		<member name="nCL" type="UINT8"   />
		<member name="nWR" type="UINT8"   />
		<member name="nRCD" type="UINT8"   />
		<member name="nRP" type="UINT8"   />
		<member name="nRC" type="UINT8"   />
		<member name="nWTR" type="UINT8"   />
		<member name="nWTR_L" type="UINT8"   />
		<member name="nWTR_S" type="UINT8"   />
		<member name="nRAS" type="UINT8"   />
		<member name="nRTP" type="UINT8"   />
		<member name="nFAW" type="UINT8"   />
		<member name="nRRD" type="UINT8"   />
		<member name="nRRD_L" type="UINT8"   />
		<member name="nWL" type="UINT8"   />
		<member name="nRTR" type="UINT8"   />
		<member name="nMDL" type="UINT8"   />
		<member name="nMDD" type="UINT8"   />
		<member name="nRFC" type="UINT16"   />
		<member name="nXS" type="UINT16"   />
		<member name="tAA" type="UINT16"   />
		<member name="tCL" type="UINT16"   />
		<member name="tRCD" type="UINT16"   />
		<member name="tRP" type="UINT16"   />
		<member name="tRC" type="UINT16"   />
		<member name="tRFC" type="UINT16"   />
		<member name="tRRD" type="UINT16"   />
		<member name="tRRD_L" type="UINT16"   />
		<member name="tRAS" type="UINT16"   />
		<member name="tRTP" type="UINT16"   />
		<member name="tWR" type="UINT16"   />
		<member name="tWL" type="UINT16"   />
		<member name="tWTR" type="UINT16"   />
		<member name="tWTR_L" type="UINT16"   />
		<member name="tCCD_L" type="UINT16"   />
		<member name="tCCD_WR_L" type="UINT16"   />
		<member name="casSup" type="UINT32"   />
	</struct>
	<struct name="lrbufRefresh">
		<member name="refreshStagger" type="UINT8"   />
		<member name="nRFC" type="UINT16"   />
	</struct>
	<struct name="jckGDCRInfo">
		<member name="recvEnLatDelay" type="UINT8"   repeat="[MAX_STROBE / 2]"/>
		<member name="recvEnPtrDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="recvCoarseDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="recvPiDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="txDqsLatDelay" type="UINT8"   repeat="[MAX_STROBE / 2]"/>
		<member name="txDqsPtrDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="txDqsCoarseDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="txDqsPiDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="txDqLatDelay" type="UINT8"   repeat="[MAX_STROBE / 2]"/>
		<member name="txDqPtrDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="txDqCoarseDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="txDqPiDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="rxDqsPiDelay" type="UINT8"   repeat="[MAX_STROBE]"/>
	</struct>
	<struct name="ddrRank">
		<member name="enabled" type="UINT8"   />
		<member name="rankIndex" type="UINT8"   />
		<member name="singleBitError" type="UINT8"   />
		<member name="phyRank" type="UINT8"   />
		<member name="logicalRankJC" type="UINT8"   />
		<member name="logicalRank" type="UINT8"   />
		<member name="share" type="UINT8"   />
		<member name="ckIndex" type="UINT8"   />
		<member name="ctlIndex" type="UINT8"   />
		<member name="CKEIndex" type="UINT8"   />
		<member name="ODTIndex" type="UINT8"   />
		<member name="CSIndex" type="UINT8"   />
		<member name="devTagInfo" type="UINT8"   />
		<member name="RttWr" type="UINT16"   />
		<member name="RttPrk" type="UINT16"   />
		<member name="RttNom" type="UINT16"   />
		<member name="rankSize" type="UINT16"   />
		<member name="remSize" type="UINT16"   />
		<member name="rxDQLeft" type="UINT8"   />
		<member name="rxDQRight" type="UINT8"   />
		<member name="txDQLeft" type="UINT8"   />
		<member name="txDQRight" type="UINT8"   />
		<member name="cmdLeft" type="UINT8"   />
		<member name="cmdRight" type="UINT8"   />
		<member name="rxVrefLow" type="UINT8"   />
		<member name="rxVrefHigh" type="UINT8"   />
		<member name="txVrefLow" type="UINT8"   />
		<member name="txVrefHigh" type="UINT8"   />
		<member name="rxDQLeftSt" type="UINT8"   />
		<member name="rxDQRightSt" type="UINT8"   />
		<member name="txDQLeftSt" type="UINT8"   />
		<member name="txDQRightSt" type="UINT8"   />
		<member name="faultyParts" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="lrbufRxVref" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="lrbufTxVref" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="lrBuf_FxBC2x3x" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="lrBuf_FxBC4x5x" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="lrBuf_FxBC8x9x" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="lrBuf_FxBCAxBx" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="lrBuf_FxBCCxEx" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE/2]"/>
		<member name="lrBuf_FxBCDxFx" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE/2]"/>
	</struct>
	<struct name="dimmNvram">
		<member name="dimmPresent" type="UINT8"   />
		<member name="minTCK" type="INT32"   />
		<member name="ftbTCK" type="UINT8"   />
		<member name="tCL" type="UINT16"   />
		<member name="tRCD" type="UINT16"   />
		<member name="tRP" type="UINT16"   />
		<member name="mapOut" type="UINT8"   repeat="[MAX_RANK_DIMM]"/>
		<member name="numRanks" type="UINT8"   />
		<member name="numDramRanks" type="UINT8"   />
		<member name="techIndex" type="UINT8"   />
		<member name="SPDRawCard" type="UINT8"   />
		<member name="SPDThermRefsh" type="UINT8"   />
		<member name="SPDOtherOptFeatures" type="UINT8"   />
		<member name="SPDThermHeatSprdr" type="UINT8"   />
		<member name="SPDControlWords" type="UINT8"   repeat="[2]"/>
		<member name="SPDAddrMapp" type="UINT8"   />
		<member name="SPDRegRev" type="UINT8"   />
		<member name="SPDODCtl" type="UINT8"   />
		<member name="SPDODCk" type="UINT8"   />
		<member name="x4Present" type="UINT8"   />
		<member name="x8Present" type="UINT8"   />
		<member name="keyByte" type="UINT8"   />
		<member name="keyByte2" type="UINT8"   />
		<member name="actKeyByte2" type="UINT8"   />
		<member name="SPDModuleOrg" type="UINT8"   />
		<member name="actSPDModuleOrg" type="UINT8"   />
		<member name="numBanks" type="UINT8"   />
		<member name="numBankGroups" type="UINT8"   />
		<member name="sdramCapacity" type="UINT8"   />
		<member name="numRowBits" type="UINT8"   />
		<member name="numColBits" type="UINT8"   />
		<member name="SPDSDRAMBanks" type="UINT8"   />
		<member name="actSPDSDRAMBanks" type="UINT8"   />
		<member name="SPDSdramAddr" type="UINT8"   />
		<member name="actSPDSdramAddr" type="UINT8"   />
		<member name="dieCount" type="UINT8"   />
		<member name="SPDMemBusWidth" type="UINT8"   />
		<member name="dimmTs" type="UINT8"   />
		<member name="sdramType" type="UINT8"   />
		<member name="pTrrCap" type="UINT8"   />
		<member name="dimmHs" type="UINT8"   />
		<member name="dimmAttrib" type="UINT8"   />
		<member name="mtbDiv" type="UINT8"   />
		<member name="SPDftb" type="UINT8"   />
		<member name="dimmMemTech" type="UINT32"   />
		<member name="dimmMemTechJC" type="UINT32"   />
		<member name="dramTcaseMax" type="UINT16"   />
		<member name="SPDRegVen" type="UINT16"   />
		<member name="SPDMMfgId" type="UINT16"   />
		<member name="SPDModDate" type="UINT16"   />
		<member name="SPDDramMfgId" type="UINT16"   />
		<member name="SPDModPart" type="UINT8"   repeat="[SPD_MODULE_PART]"/>
		<member name="SPDDramRev" type="UINT8"   />
		<member name="SPDModPartDDR4" type="UINT8"   repeat="[SPD_MODULE_PART_DDR4]"/>
		<member name="SPDOptionalFeature" type="UINT8"   />
		<member name="SPDModSN" type="UINT8"   repeat="[4]"/>
		<member name="rankList" type="ddrRank"   repeat="[MAX_RANK_DIMM]"/>
		<member name="spdLrBuf_F0_RC2_3" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_F0_RC4_5" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_F1_RC8_11" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_F1_RC12_13" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_F1_RC14_15" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_MDQ_DS_ODT" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_DRAM_QODT_ACT" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[4]"/>
		<member name="spdLrBuf_MR1_2_RTT" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_150_MIN_MOD_DELAY" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="spdLrBuf_150_MAX_MOD_DELAY" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramVrefdqR0" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramVrefdqR1" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramVrefdqR2" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramVrefdqR3" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDbVrefdq" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDbDsRttLe1866" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDbDsRttGt1866Le2400" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDbDsRttGt2400Le3200" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramDs" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramOdtWrNomLe1866" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramOdtWrNomGt1866Le2400" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramOdtWrNomGt2400Le3200" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramOdtParkLe1866" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramOdtParkGt1866Le2400" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="SPDLrbufDramOdtParkGt2400Le3200" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_F0RC14" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="rcLrFunc" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC00" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC01" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC02" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC03" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC04" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC05" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC0A" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_BC1x" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrBuf_F6BC4x" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="idtSMBF6RC8" type="UINT32"  condition="LRDIMM_SUPPORT AND IDT_LRBUF_WA" />
		<member name="idtF3RC6" type="UINT32"  condition="LRDIMM_SUPPORT AND IDT_LRBUF_WA" />
		<member name="lrRankMult" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrbufDVid" type="UINT32"  condition="LRDIMM_SUPPORT" />
		<member name="lrbufRid" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrbufPersBytes" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[SPD_LR_PERS_BYTES_TOTAL]"/>
		<member name="flashDimmType" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="flashDimmAsic" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="flashDimmCapacity" type="UINT16"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="flashDimmSpd" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" repeat="[16]"/>
		<member name="SPDmtb" type="UINT8"   />
		<member name="maxTCK" type="UINT8"   />
		<member name="maxftbTCK" type="UINT8"   />
		<member name="ftbTRC" type="UINT8"   />
		<member name="ftbTRP" type="UINT8"   />
		<member name="ftbTRCD" type="UINT8"   />
		<member name="ftbTAA" type="UINT8"   />
		<member name="SPDSpecRev" type="UINT8"   />
	</struct>
	<struct name="ChannelTestGroup">
		<member name="channelBitMask" type="UINT8"   />
	</struct>
	<struct name="dataGroup">
		<member name="rxVrefCenter" type="UINT8"   />
		<member name="txVrefCenter" type="UINT8"  condition="MARGIN_CHECK" />
	</struct>
	<struct name="RankCh">
		<member name="dimm" type="UINT8"   />
		<member name="rank" type="UINT8"   />
		<member name="Roundtrip" type="UINT8"   />
		<member name="IOLatency" type="UINT8"   />
		<member name="RtIoPad" type="UINT8"   />
		<member name="RtIoMargin" type="UINT16"   />
		<member name="dataGroupList" type="dataGroup"   repeat="[MAX_STROBE]"/>
		<member name="CtlPiCode" type="UINT32"   repeat="[MAX_RANK_CH]"/>
		<member name="CkePiCode" type="UINT32"   repeat="[MAX_RANK_CH]"/>
	</struct>
	<struct name="DelayRange">
		<member name="rangeStart" type="UINT8"   />
		<member name="rangeEnd" type="UINT8"   />
		<member name="rangeWidth" type="UINT8"   />
	</struct>
	<struct name="DelayLog">
		<member name="enabled" type="UINT8"   />
		<member name="initial" type="DelayRange"   />
		<member name="current" type="DelayRange"   />
		<member name="largest" type="DelayRange"   />
	</struct>
	<struct name="eye">
		<member name="start" type="UINT8"   />
		<member name="end" type="UINT8"   />
		<member name="width" type="UINT8"   />
		<member name="center" type="UINT8"   />
	</struct>
	<struct name="RxVrefCtl">
		<member name="strobe" type="UINT32"   repeat="[MAX_STROBE / 2]"/>
		<member name="bit" type="UINT8"   repeat="[MAX_BITS]"/>
	</struct>
	<struct name="channelNvram">
		<member name="enabled" type="UINT8"   />
		<member name="features" type="UINT8"   />
		<member name="maxDimm" type="UINT8"   />
		<member name="numRanks" type="UINT8"   />
		<member name="numQuadRanks" type="UINT8"   />
		<member name="timingMode" type="UINT8"   />
		<member name="trainTimingMode" type="UINT8"   />
		<member name="ckeMask" type="UINT8"   />
		<member name="spareInUse" type="UINT8"   />
		<member name="oldSparePhysicalRank" type="UINT8"   />
		<member name="chFailed" type="UINT8"   />
		<member name="numSpareRanks" type="UINT8"   />
		<member name="spareDimm" type="UINT8"   />
		<member name="spareLogicalRank" type="UINT8"   repeat="[MAX_RANK_SPARE]"/>
		<member name="sparePhysicalRank" type="UINT8"   repeat="[MAX_RANK_SPARE]"/>
		<member name="txVrefCenter" type="UINT8"   />
		<member name="rxVrefDefault" type="INT8"   />
		<member name="currentTxVref" type="UINT8"   />
		<member name="clkOffset" type="UINT16"   />
		<member name="roundtrip0" type="UINT32"   />
		<member name="roundtrip1" type="UINT32"   />
		<member name="ioLatency0" type="UINT32"   />
		<member name="ioLatency1" type="UINT32"   />
		<member name="trainingMode" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="common" type="comTime"   />
		<member name="dimmList" type="dimmNvram"   repeat="[MAX_DIMM]"/>
		<member name="rankPerCh" type="RankCh"   repeat="[MAX_RANK_CH]"/>
		<member name="tcrwp" type="UINT32"   />
		<member name="tcothp" type="UINT32"   />
		<member name="tcothp2" type="UINT32"   />
		<member name="tclrdp" type="UINT32"   />
		<member name="ctlLogicDelaySelectCsr" type="UINT32"   repeat="[MAX_SIDE]"/>
		<member name="cmdCtlLogicCsr" type="UINT32"   repeat="[MAX_SIDE]"/>
		<member name="ctlPi0Csr" type="UINT32"   repeat="[MAX_SIDE]"/>
		<member name="ctlPi1Csr" type="UINT32"   repeat="[MAX_SIDE]"/>
		<member name="ctlPiCode03Csr" type="UINT32"   repeat="[MAX_SIDE]"/>
		<member name="ctlPiCode47Csr" type="UINT32"   repeat="[MAX_SIDE]"/>
		<member name="ctlPiCode810Csr" type="UINT32"   repeat="[MAX_SIDE]"/>
		<member name="clkLogicCsr" type="UINT16"   />
		<member name="clkPi0Csr" type="UINT32"   />
		<member name="clkPi1Csr" type="UINT32"   />
		<member name="clkPiCsr" type="UINT32"   />
		<member name="clkDbCsr" type="UINT32"   />
		<member name="clkPnCsr" type="UINT32"   />
		<member name="ClkDelay" type="UINT8"   repeat="[4]"/>
		<member name="cmdCtlPtrCsr" type="UINT32"   repeat="[MAX_JC_CMDFUBS]"/>
		<member name="cmdCtlPiCsr0" type="UINT32"   repeat="[MAX_JC_CMDFUBS]"/>
		<member name="cmdCtlPiCsr1" type="UINT32"   repeat="[MAX_JC_CMDFUBS]"/>
		<member name="txRxBot" type="UINT32"   repeat="[MAX_RANK_CH]*[MAX_STROBE / 2]"/>
		<member name="rxTop" type="UINT32"   repeat="[MAX_RANK_CH]*[MAX_STROBE / 2]"/>
		<member name="txTop" type="UINT32"   repeat="[MAX_RANK_CH]*[MAX_STROBE / 2]"/>
		<member name="RxVrefCtl   rdVrefCtl" type="union"   />
		<member name="rdVrefScope" type="UINT8"   />
		<member name="encodedCSMode" type="UINT8"   />
		<member name="txVrefSafe" type="UINT8"   repeat="[MAX_RANK_CH]"/>
		<member name="txVrefCache" type="UINT8"   repeat="[MAX_RANK_CH]*[MAX_STROBE]"/>
		<member name="txVref" type="UINT8"   repeat="[MAX_RANK_CH]*[MAX_STROBE]"/>
		<member name="TCMr0Shadow" type="UINT32"   />
		<member name="TCMr2Shadow" type="UINT32"   />
		<member name="v150OnlyDimmPresent" type="UINT8"   />
		<member name="lrRankMult" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrDimmPresent" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="idtLrDimmPresent" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrRankMultEnabled" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrdimmExtAddrMode" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="dimm3DS" type="UINT8"   />
		<member name="extratrailingodtRd" type="UINT8"   />
		<member name="extratrailingodtWr" type="UINT8"   />
		<member name="v120NotSupported" type="UINT8"   />
		<member name="perChTxVrefCache" type="UINT8"   />
		<member name="perChTxVrefCenter" type="UINT8"   />
		<member name="refreshRate" type="UINT8"   />
	</struct>
	<struct name="vmseVcmdResults">
		<member name="minPiRange" type="UINT8"   />
		<member name="maxPiRange" type="UINT8"   />
		<member name="piStepSize" type="UINT8"   />
		<member name="vcmdPiCodes" type="UINT8"   repeat="[VMSE_MAX_VCMD_LANE]"/>
		<member name="vcmdVref" type="UINT8"   repeat="[VMSE_MAX_VCMD_LANE]"/>
	</struct>
	<struct name="vmseRwlDelay">
		<member name="delayCode" type="INT16"   />
		<member name="passStart" type="INT16"   />
		<member name="passCenter" type="INT16"   />
		<member name="passEnd" type="INT16"   />
	</struct>
	<struct name="vmseRwlFineResults">
		<member name="minPiRange" type="UINT8"   />
		<member name="maxPiRange" type="UINT8"   />
		<member name="fineDelays" type="vmseRwlDelay"   repeat="[MAX_STROBE / 2]"/>
	</struct>
	<struct name="VmtResultEntry">
		<member name="PiLeftEdge" type="UINT16"  condition="MARGIN_CHECK" />
		<member name="PiRightEdge" type="UINT16"  condition="MARGIN_CHECK" />
		<member name="VrefUp" type="UINT8"  condition="MARGIN_CHECK" />
		<member name="VrefDown" type="UINT8"  condition="MARGIN_CHECK" />
	</struct>
	<struct name="VmtResults">
		<member name="Vcmd" type="VmtResultEntry"  condition="MARGIN_CHECK" repeat="[VMSE_MAX_VCMD_LANE]"/>
		<member name="Read" type="VmtResultEntry"  condition="MARGIN_CHECK" repeat="[VMSE_MAX_BIT_LANE]"/>
		<member name="ReadOdd" type="VmtResultEntry"  condition="MARGIN_CHECK" repeat="[VMSE_MAX_BIT_LANE]"/>
		<member name="Write" type="VmtResultEntry"  condition="MARGIN_CHECK" repeat="[VMSE_MAX_BIT_LANE]"/>
	</struct>
	<struct name="vmseCacheStruct">
		<member name="ctlPiCsrs" type="UINT32"   repeat="[2]*[4]"/>
		<member name="dataControl0" type="UINT32"   />
		<member name="dataControl1" type="UINT32"   />
		<member name="dataControl2" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="dataControl3" type="UINT32"   />
		<member name="dataControl4" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="ddrCRClkControls" type="UINT32"   />
		<member name="ddrCrClkPiCode" type="UINT32"   />
		<member name="rxGroup0" type="UINT32"   repeat="[1]*[MAX_STROBE]"/>
		<member name="rxGroup1" type="UINT32"   repeat="[1]*[MAX_STROBE]"/>
		<member name="txGroup0" type="UINT32"   repeat="[1]*[MAX_STROBE]"/>
		<member name="txGroup1" type="UINT32"   repeat="[1]*[MAX_STROBE]"/>
		<member name="rxVrefCtrl" type="UINT32"   repeat="[1]*[MAX_STROBE]"/>
		<member name="dataOffsetTrain" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="ddrCrCtlRankUsed" type="UINT32"   repeat="[2]"/>
		<member name="ddrCrCtlXoverInvertPiClk" type="UINT32"   repeat="[2]"/>
		<member name="ddrCrCtlTraining" type="UINT32"   repeat="[2]"/>
		<member name="rxVref" type="INT16"   repeat="[MAX_STROBE]"/>
	</struct>
	<struct name="vmseChannelNvram">
		<member name="enabled" type="UINT8"   />
		<member name="features" type="UINT8"   />
		<member name="chFailed" type="UINT8"   />
		<member name="globaldelayRE" type="INT16"   />
		<member name="globaldelayWL" type="INT16"   />
		<member name="ioLatency0" type="UINT8"   />
		<member name="ioLatency1" type="UINT8"   />
		<member name="rtLatency0" type="UINT8"   />
		<member name="rtLatency1" type="UINT8"   />
		<member name="pushToDataDly" type="UINT8"   />
		<member name="worstRank" type="UINT8"   />
		<member name="deviceId" type="UINT16"   />
		<member name="vendorId" type="UINT16"   />
		<member name="revisionId" type="UINT8"   />
		<member name="vcmdResults" type="vmseVcmdResults"   />
		<member name="rlFineResults" type="vmseRwlFineResults"   />
		<member name="wlFineResults" type="vmseRwlFineResults"   />
		<member name="vmseMarginData" type="VmtResults"  condition="MARGIN_CHECK" />
		<member name="rxVocCompDqs" type="UINT8"   repeat="[VMSE_MAX_STROBE]"/>
		<member name="rxVocCompDq" type="UINT8"   repeat="[VMSE_MAX_STROBE]*[MAX_VMSE_BIT_LANE]"/>
		<member name="rxVoc2VrefNum" type="UINT32"   repeat="[MAX_STROBE]"/>
		<member name="rxVoc2VrefDen" type="UINT32"   repeat="[MAX_STROBE]"/>
		<member name="vmsePc6DisableCnt" type="UINT8"   />
		<member name="vmseCache" type="vmseCacheStruct"   />
	</struct>
	<struct name="vmseChannelStruct">
		<member name="enabled" type="UINT8"   />
		<member name="features" type="UINT8"   />
		<member name="chFailed" type="UINT8"   />
		<member name="globaldelayRE" type="UINT8"   />
		<member name="globaldelayWL" type="UINT8"   />
		<member name="ioLatency0" type="UINT8"   />
		<member name="ioLatency1" type="UINT8"   />
		<member name="rtLatency0" type="UINT8"   />
		<member name="rtLatency1" type="UINT8"   />
		<member name="pushToDataDly" type="UINT8"   />
		<member name="vcmdResults" type="vmseVcmdResults"   />
		<member name="rlFineResults" type="vmseRwlFineResults"   />
		<member name="wlFineResults" type="vmseRwlFineResults"   />
	</struct>
	<struct name="haNvram">
		<member name="haNodeId" type="UINT8"   />
		<member name="haNum" type="UINT8"   />
		<member name="haNvChannelListStartIndex" type="UINT8"   />
	</struct>
	<struct name="warningEntry">
		<member name="code" type="UINT32"   />
		<member name="data" type="UINT32"   />
	</struct>
	<struct name="warningLog">
		<member name="index" type="UINT32"   />
		<member name="log" type="warningEntry"   repeat="[MAX_LOG]"/>
	</struct>
	<struct name="commonImcNvram">
		<member name="enabled" type="UINT8"   />
		<member name="memDimmSlotPerCh" type="UINT8"   />
		<member name="memRiserType" type="UINT8"   />
		<member name="minTCK" type="INT32"   />
		<member name="ddrFreq" type="UINT8"   />
		<member name="ddrFreqMHz" type="UINT16"   />
		<member name="maxDimmPop" type="UINT8"   />
		<member name="wa" type="UINT8"   />
		<member name="imcRid" type="UINT8"   />
		<member name="txVrefCenter" type="UINT8"   />
		<member name="imcDvid" type="UINT32"   />
		<member name="scrubAddrLo" type="UINT32"   />
		<member name="scrubAddrHi" type="UINT32"   />
		<member name="txVrefLow" type="UINT8"   />
		<member name="txVrefHigh" type="UINT8"   />
		<member name="rdVrefScope" type="UINT8"   />
		<member name="refreshRate" type="UINT8"   />
		<member name="idtA0DimmPresent" type="UINT8"   />
		<member name="idtInitDone" type="UINT8"   />
		<member name="ddr4SpdPageEn" type="UINT8"   />
		<member name="cmdClkTrainingDone" type="UINT8"   />
		<member name="ddrPostTraining" type="UINT8"   />
		<member name="mprWriteMbistEnabled" type="UINT8"   />
		<member name="mprWriteCpgcEnabled" type="UINT8"   />
		<member name="channelList" type="channelNvram"   repeat="[MAX_CH]"/>
		<member name="ddrVoltage" type="UINT8"   />
		<member name="lvDimmPresent" type="UINT8"   />
		<member name="ulvDimmPresent" type="UINT8"   />
		<member name="lrDimmPresent" type="UINT8"   />
		<member name="flashDimmPresent" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="idtLrDimmPresent" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="lrInitDone" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="smbCmd0" type="UINT32"   />
		<member name="smbCmd1" type="UINT32"   />
		<member name="qrPresent" type="UINT8"  condition="QR_DIMM_SUPPORT" />
		<member name="ha" type="haNvram"   />
		<member name="jedecInitDone" type="UINT8"   />
		<member name="vmseChannelList" type="vmseChannelNvram"   repeat="[MAX_VMSE_CH]"/>
		<member name="vmseEnabledCount" type="UINT8"   />
		<member name="burstLen" type="UINT8"   />
		<member name="warnError" type="UINT8"   />
		<member name="status" type="warningLog"   />
	</struct>
	<struct name="MEM_WORKAROUNDS">
	</struct>
	<struct name="oemHooksSetup">
		<member name="oemCallback" type="UINT32"   />
	</struct>
	<struct name="ddrDimmSetup">
		<member name="errLedBit" type="UINT8"   />
		<member name="mapOut" type="UINT8"   repeat="[MAX_RANK_DIMM]"/>
		<member name="iox" type="gpioDevice"   />
	</struct>
	<struct name="ddrChannelSetup">
		<member name="enabled" type="UINT8"   />
		<member name="options" type="UINT8"   />
		<member name="numDimmSlots" type="UINT8"   />
		<member name="batterybacked" type="UINT8"   />
		<member name="rankMask" type="UINT8"   />
		<member name="spareRanks" type="UINT8"   />
		<member name="spareRankCnt" type="UINT8"   />
		<member name="vrefDcp" type="smbDevice"   />
		<member name="dimmList" type="ddrDimmSetup"   repeat="[MAX_DIMM]"/>
	</struct>
	<struct name="ddrIMCSetup">
		<member name="enabled" type="UINT8"   />
		<member name="options" type="UINT8"   />
		<member name="ddrVddLimit" type="UINT8"   />
		<member name="memDimmSlotPerCh" type="UINT8"   />
		<member name="memRiserType" type="UINT8"   />
		<member name="dcp" type="smbDevice"   />
		<member name="ddrCh" type="ddrChannelSetup"   repeat="[MAX_CH]"/>
	</struct>
	<struct name="PPR_ADDR">
		<member name="dimm" type="UINT8"   />
		<member name="rank" type="UINT8"   />
		<member name="subRank" type="UINT8"   />
		<member name="dramMask" type="UINT32"   />
		<member name="bank" type="UINT8"   />
		<member name="row" type="UINT32"   />
	</struct>
	<struct name="PPR_ADDR_MRC_SETUP">
		<member name="pprAddrStatus" type="UINT8"   />
		<member name="node" type="UINT8"   />
		<member name="ch" type="UINT8"   />
		<member name="pprAddr" type="PPR_ADDR"   />
	</struct>
	<struct name="memSetup">
		<member name="options" type="UINT32"   />
		<member name="options2" type="UINT32"   />
		<member name="enforcePOR" type="UINT8"   />
		<member name="RASmode" type="UINT8"   />
		<member name="RASmodeEx" type="UINT16"   />
		<member name="vmseOptions" type="UINT16"   />
		<member name="vmseRmtPatternLength" type="UINT16"   />
		<member name="ctleResCtrl" type="UINT8"   />
		<member name="ctleCapCtrl" type="UINT8"   />
		<member name="ddrFreqLimit" type="UINT8"   />
		<member name="nodeInter" type="UINT8"   />
		<member name="chInter" type="UINT8"   />
		<member name="rankInter" type="UINT8"   />
		<member name="dimmTypeSupport" type="UINT8"   />
		<member name="pdwnCkMode" type="UINT8"   />
		<member name="MemPwrSave" type="UINT8"   />
		<member name="ckeThrottling" type="UINT8"   />
		<member name="olttPeakBWLIMITPercent" type="UINT8"   />
		<member name="thermalThrottlingOptions" type="UINT8"   />
		<member name="dramraplen" type="UINT8"   />
		<member name="dramraplbwlimittf" type="UINT8"   />
		<member name="dramraplRefreshBase" type="UINT8"   />
		<member name="dramraplExtendedRange" type="UINT8"   />
		<member name="dramMaint" type="UINT8"   />
		<member name="pTrrSupport" type="UINT8"   />
		<member name="pTrrInjectionProb" type="UINT8"   />
		<member name="dramMaintTRRMode" type="UINT8"   />
		<member name="dramMaintMode" type="UINT8"   />
		<member name="electricalThrottling" type="UINT8"   />
		<member name="forceRankMult" type="UINT8"   />
		<member name="lrdimmModuleDelay" type="UINT8"   />
		<member name="cmdClkEyeWidth" type="UINT16"   />
		<member name="iotMemBufferRsvtn" type="UINT8"   />
		<member name="patrolScrubDuration" type="UINT32"   />
		<member name="spareErrTh" type="UINT16"   />
		<member name="leakyBktLo" type="UINT8"   />
		<member name="leakyBktHi" type="UINT8"   />
		<member name="memTestLoops" type="UINT16"   />
		<member name="scrambleSeedLow" type="UINT16"   />
		<member name="scrambleSeedHigh" type="UINT16"   />
		<member name="nbErrTh" type="UINT16"   />
		<member name="sbErrTh" type="UINT16"   />
		<member name="vmseLinkFailTh" type="UINT8"   />
		<member name="earlyCmdTraining" type="UINT8"   />
		<member name="check_pm_sts" type="UINT8"   />
		<member name="check_platform_detect" type="UINT8"   />
		<member name="vmseTrainingOptions" type="UINT32"   />
		<member name="wireKillRankTh" type="UINT8"   />
		<member name="mdllSden" type="UINT8"   />
		<member name="pushtoCasLatency" type="UINT8"   />
		<member name="laiMode" type="UINT8"   />
		<member name="mcODTOverride" type="UINT8"   />
		<member name="tolm" type="UINT8"   />
		<member name="normOppIntvl" type="UINT16"   />
		<member name="numSparTrans" type="UINT16"   />
		<member name="memRankSparing" type="UINT16"  condition="(IBM_PORT) AND (MAX_SOCKET > 4)" />
		<member name="memRankSparing" type="UINT8"  condition="(IBM_PORT) AND ~(MAX_SOCKET > 4)" />
		<member name="memRankSparing" type="UINT8"  condition="~(IBM_PORT)" />
		<member name="memMirroringMode" type="UINT8"   />
		<member name="memMirorEnableMap" type="UINT16"  condition="(IBM_PORT) AND (MAX_SOCKET > 4)" />
		<member name="memMirorEnableMap" type="UINT8"  condition="(IBM_PORT) AND ~(MAX_SOCKET > 4)" />
		<member name="memMirorEnableMap" type="UINT8"  condition="~(IBM_PORT)" />
		<member name="memPartialMirrSize" type="UINT16"   repeat="[MC_MAX_NODE]"/>
		<member name="mirroredBelow4GFlag" type="UINT8"   />
		<member name="partialmirrorpercent" type="UINT16"   />
		<member name="partialmirrorsts" type="UINT8"   />
		<member name="phaseShedding" type="UINT8"   />
		<member name="migrationSpareMask" type="UINT16"  condition="(IBM_PORT) AND (MAX_SOCKET > 4)" />
		<member name="migrationSpareMask" type="UINT8"  condition="(IBM_PORT) AND ~(MAX_SOCKET > 4)" />
		<member name="migrationSpareMask" type="UINT8"  condition="~(IBM_PORT)" />
		<member name="vmsePIIncrement" type="UINT8"   />
		<member name="vmseVrefIncrement" type="UINT8"   />
		<member name="SpdSmbSpeed" type="UINT8"   />
		<member name="oemHooks" type="oemHooksSetup"   />
		<member name="imc" type="ddrIMCSetup"   repeat="[MC_MAX_NODE]"/>
		<member name="rmtPatternLength" type="UINT16"  condition="MARGIN_CHECK" />
		<member name="meRequestedSize" type="UINT32"  condition="ME_SUPPORT_FLAG" />
		<member name="ceccWaChMask" type="UINT8"   />
		<member name="pprType" type="UINT8"   />
		<member name="pprErrInjTest" type="UINT8"   />
		<member name="pprAddrSetup" type="PPR_ADDR_MRC_SETUP"   repeat="[MAX_PPR_ADDR_ENTRIES]"/>
		<member name="rxBias" type="UINT8"   />
		<member name="pprAttempt" type="UINT8"  condition="IBM_PORT" />
		<member name="pprSkipMrcExecutePpr" type="UINT8"  condition="IBM_PORT" />
		<member name="customRefreshRate" type="UINT8"  condition="(IBM_PORT)" />
	</struct>
	<struct name="memNvram">
		<member name="DataGood" type="UINT8"   />
		<member name="RASmode" type="UINT16"   />
		<member name="RASmodeEx" type="UINT16"   />
		<member name="ratioIndex" type="UINT8"   />
		<member name="eccEn" type="UINT8"   />
		<member name="dimmTypePresent" type="UINT8"   />
		<member name="dramType" type="UINT8"   />
		<member name="scrambleSeed" type="UINT32"   />
		<member name="savedSetupData" type="memSetup"   />
		<member name="crc16" type="INT16"   />
		<member name="vmseOptions" type="UINT16"   />
		<member name="dimm" type="UINT8"   />
		<member name="rank" type="UINT8"   />
		<member name="scope" type="UINT8"   />
		<member name="cpgcMode" type="UINT16"   />
		<member name="cpgcGroup" type="UINT8"   />
		<member name="rcVersion" type="UINT32"   />
		<member name="ddrFreq" type="UINT8"   />
	</struct>
	<struct name="ODT_VALUE_INDEX">
		<member name="Data" type="UINT16"   />
	</struct>
	<struct name="odtValueStruct">
		<member name="config" type="UINT16"   />
		<member name="mcOdt" type="UINT8"   />
		<member name="dramOdt" type="UINT8"   repeat="[MAX_DIMM]*[MAX_RANK_DIMM]"/>
	</struct>
	<struct name="ODT_VALUE_RTT_DDR4">
		<member name="Data" type="UINT8"   />
	</struct>
	<struct name="ddr4OdtValueStruct">
		<member name="config" type="UINT16"   />
		<member name="mcOdt" type="UINT8"   />
		<member name="mcVref" type="UINT8"   />
		<member name="dramVref" type="UINT8"   />
		<member name="dramOdt" type="UINT8"   repeat="[MAX_DIMM]*[MAX_RANK_DIMM]"/>
	</struct>
	<struct name="ODT_ACT_INDEX">
		<member name="Data" type="UINT16"   />
	</struct>
	<struct name="odtActStruct">
		<member name="config" type="UINT16"   />
		<member name="actBits" type="UINT16"   repeat="[2]"/>
	</struct>
	<struct name="rankDevice">
		<member name="MR0" type="UINT16"   />
		<member name="MR1" type="UINT16"   />
		<member name="MR2" type="UINT16"   />
		<member name="MR3" type="UINT16"   />
		<member name="MR4" type="UINT16"   />
		<member name="MR5" type="UINT16"   />
		<member name="MR6" type="UINT16"   repeat="[MAX_STROBE]"/>
	</struct>
	<struct name="ddr4LrRankDevice">
		<member name="CurrentLrdimmTrainingMode" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="CurrentDramMode" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="CurrentMpr0Pattern" type="UINT16"  condition="LRDIMM_SUPPORT" />
		<member name="lrbufRxVrefCache" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="lrbufTxVrefCache" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="cachedLrBuf_FxBC4x5x" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
		<member name="cachedLrBuf_FxBC8x9x" type="UINT8"  condition="LRDIMM_SUPPORT" repeat="[MAX_STROBE]"/>
	</struct>
	<struct name="ddr4LrDimmDevice">
		<member name="ddr4LrRankStruct" type="ddr4LrRankDevice"  condition="LRDIMM_SUPPORT" repeat="[MAX_RANK_DIMM]"/>
	</struct>
	<struct name="dimmDevice">
		<member name="memSize" type="UINT16"   />
		<member name="flashMemSize" type="UINT16"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="spd" type="smbDevice"   />
		<member name="rankStruct" type="rankDevice"   repeat="[MAX_RANK_DIMM]"/>
	</struct>
	<struct name="TWdbLine">
		<member name="WdbLine" type="UINT8"   repeat="[MRC_WDB_LINE_SIZE]"/>
	</struct>
	<struct name="PatCadbProg0">
		<member name="address" type="UINT32"   />
		<member name="cid" type="UINT8"   />
		<member name="bank" type="UINT8"   />
		<member name="pdatag" type="UINT8"   />
	</struct>
	<struct name="PatCadbProg1">
		<member name="cs" type="UINT16"   />
		<member name="control" type="UINT8"   />
		<member name="odt" type="UINT8"   />
		<member name="cke" type="UINT8"   />
		<member name="par" type="UINT8"   />
	</struct>
	<struct name="ddr4LrCh">
		<member name="ddr4LrDimmList" type="ddr4LrDimmDevice"  condition="LRDIMM_SUPPORT" repeat="[MAX_DIMM]"/>
	</struct>
	<struct name="ddrChannel">
		<member name="numDimmSlots" type="UINT8"   />
		<member name="memSize" type="UINT16"   />
		<member name="flashMemSize" type="UINT16"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="remSize" type="UINT16"   />
		<member name="rirLimit" type="UINT16"   repeat="[MAX_RIR]"/>
		<member name="rirWay" type="UINT8"   repeat="[MAX_RIR]"/>
		<member name="rirValid" type="UINT8"   repeat="[MAX_RIR]"/>
		<member name="rirOffset" type="UINT32"   repeat="[MAX_RIR]*[MAX_RIR_WAYS]"/>
		<member name="rirIntList" type="UINT8"   repeat="[MAX_RIR]*[MAX_RIR_WAYS]"/>
		<member name="dimmList" type="dimmDevice"   repeat="[MAX_DIMM]"/>
	</struct>
	<struct name="JCKDDRVAR">
		<member name="initialRdPtrRcvEn" type="UINT8"   repeat="[MAX_CH]"/>
		<member name="initialRdPtrWrLvl" type="UINT8"   repeat="[MAX_CH]"/>
		<member name="initialLatencyRcvEn" type="UINT8"   repeat="[MAX_CH]"/>
		<member name="initialLatencyWrCmd" type="UINT8"   repeat="[MAX_CH]"/>
		<member name="initialRdPtrDqs" type="UINT8"   repeat="[MAX_CH]"/>
		<member name="initialRdPtrDq" type="UINT8"   repeat="[MAX_CH]"/>
		<member name="SweepResults" type="UINT32"   repeat="[MAX_CH]*[MAX_RANK_CH]*[MAX_STROBE]*[NUM_SWEEPS_MAX]"/>
		<member name="EyeData" type="eye"   repeat="[MAX_CH]*[MAX_RANK_CH]*[MAX_STROBE]"/>
		<member name="RdCmd2RcvEnLatency" type="UINT8"   repeat="[MAX_CH]*[MAX_STROBE/2]"/>
		<member name="RdPtrOffsetRcvEn" type="UINT8"   repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="RcvEnable" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_CH]*[MAX_STROBE]"/>
		<member name="RcvEnableFineJC" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="RcvEnableCoarseAdjJC" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="RdDqDqs" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="RdCmd2DataValidLatency" type="UINT8"   repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="WrCmd2DqsStartLatency" type="UINT8"   repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="piDqsJC" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="piDqJC" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="TxDqCoarseAdjJC" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="TxDqsCoarseAdjJC" type="UINT8"   repeat="[MAX_CH]*[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="RdPtrOffsetTxDq" type="UINT8"   repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="RdPtrOffsetTxDqs" type="UINT8"   repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="Cmd2Data" type="UINT8"   repeat="[MAX_CH]"/>
		<member name="rankPerCh" type="RankCh"   repeat="[MAX_CH]*[MAX_RANK_CH]"/>
		<member name="GDCRInfoJC" type="jckGDCRInfo"   repeat="[MAX_CH]*[MAX_RANK_JC]"/>
		<member name="rxDQLeftSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="rxDQRightSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="txDQLeftSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="txDQRightSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="rxVrefLowSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="rxVrefHighSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="txVrefLowSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="txVrefHighSt" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="rdDQSFine" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="rcvEnCoarseAdj" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="txDqCoarseAdj" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="txDqsCoarseAdj" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="rcvEnPiTotalDelay" type="UINT16"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="txDqPiTotalDelay" type="UINT16"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="txDqsPiTotalDelay" type="UINT16"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="rxDqsPiTotalDelay" type="UINT16"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]*[MAX_STROBE]"/>
		<member name="store" type="UINT8"   repeat="[MAX_CH]*[MAX_DIMM]*[MAX_RANK_DIMM]"/>
		<member name="combinedDqDqsMinFlag" type="UINT8"   repeat="[MAX_CH]"/>
	</struct>
	<struct name="rankSort">
		<member name="nodeNum" type="UINT8"   />
		<member name="chNum" type="UINT8"   />
		<member name="dimmNum" type="UINT8"   />
		<member name="rankNum" type="UINT8"   />
		<member name="rankID" type="UINT8"   />
		<member name="logicalRankId" type="UINT8"   />
		<member name="rankSize" type="UINT16"   />
	</struct>
	<struct name="nodeSort">
		<member name="nodeNum" type="UINT8"   />
		<member name="haNum" type="UINT8"   />
		<member name="haNodeId" type="UINT8"   />
		<member name="nodeSize" type="UINT16"   />
	</struct>
	<struct name="channelSort">
		<member name="chNum" type="UINT8"   />
		<member name="nodeNum" type="UINT8"   />
		<member name="chSize" type="UINT16"   />
	</struct>
	<struct name="TADTable">
		<member name="Enable" type="UINT8"   />
		<member name="Mode" type="UINT8"   />
		<member name="SocketWays" type="UINT8"   />
		<member name="ChannelWays" type="UINT8"   />
		<member name="Limit" type="UINT32"   />
		<member name="ChannelAddressLow" type="UINT32"   />
		<member name="ChannelAddressHigh" type="UINT32"   />
	</struct>
	<struct name="SADTable">
		<member name="Enable" type="UINT8"   />
		<member name="Mode" type="UINT8"   />
		<member name="Limit" type="UINT32"   />
		<member name="Ways" type="UINT8"   />
		<member name="IotEnabled" type="UINT8"   />
	</struct>
	<struct name="homeAgent">
		<member name="TADintList" type="UINT8"   repeat="[TAD_RULES]*[MAX_TAD_WAYS]"/>
		<member name="TADChnIndex" type="UINT8"   repeat="[TAD_RULES]*[MAX_TAD_WAYS]"/>
		<member name="TADOffset" type="UINT32"   repeat="[TAD_RULES]*[MAX_TAD_WAYS]"/>
		<member name="TAD" type="TADTable"   repeat="[TAD_RULES]"/>
		<member name="haChannelListStartIndex" type="UINT8"   />
	</struct>
	<struct name="ddr4LrNodeIMC">
		<member name="ddr4LrChList" type="ddr4LrCh"  condition="LRDIMM_SUPPORT" repeat="[MAX_CH]"/>
	</struct>
	<struct name="jckErrLog">
		<member name="jckErrs" type="UINT32"   repeat="[32]"/>
	</struct>
	<struct name="nodeIMC">
		<member name="options" type="UINT8"   />
		<member name="fatalError" type="UINT8"   />
		<member name="majorCode" type="UINT8"   />
		<member name="minorCode" type="UINT8"   />
		<member name="maxRankDimm" type="UINT8"   />
		<member name="memSize" type="UINT16"   />
		<member name="remSize" type="UINT16"   />
		<member name="flashMemSize" type="UINT16"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="spareMemSize" type="UINT16"   />
		<member name="partialMirrSize" type="UINT16"   />
		<member name="RequiredMemorySize" type="UINT16"   />
		<member name="RequiredMemoryBase" type="UINT32"   />
		<member name="UCLKPeriod" type="UINT32"   />
		<member name="rdVrefInit" type="UINT8"   />
		<member name="rdVrefInitLo" type="UINT8"   />
		<member name="rdVrefInitHi" type="UINT8"   />
		<member name="rdVrefLo" type="UINT8"   />
		<member name="rdVrefHi" type="UINT8"   />
		<member name="wrVrefInit" type="UINT8"   />
		<member name="wrVrefLo" type="UINT8"   />
		<member name="wrVrefHi" type="UINT8"   />
		<member name="channelList" type="ddrChannel"   repeat="[MAX_CH]"/>
		<member name="smbCntlDti" type="UINT8"   repeat="[4]"/>
		<member name="WdbPatternUid" type="UINT32"   />
		<member name="lfsrSeed" type="UINT32"   />
		<member name="VmseCmdTrainingDone" type="UINT8"   />
		<member name="VmseTrainingDone" type="UINT8"   />
		<member name="RasModesSupported" type="UINT16"   />
		<member name="ExRasModesSupported" type="UINT16"   />
		<member name="RasModesEnabled" type="UINT16"   />
		<member name="ExRasModesEnabled" type="UINT16"   />
		<member name="mcWrCredits" type="UINT8"   />
		<member name="ha" type="homeAgent"   />
		<member name="vmseErrorPhase" type="UINT8"   />
		<member name="vmseErrorClear" type="UINT8"   />
		<member name="vmseRMTflag" type="UINT8"   />
		<member name="vmseRmtMode" type="UINT8"   />
		<member name="faultyPartsFlag" type="UINT32"   repeat="[MAX_CH]"/>
		<member name="wrDqDqsBasicDone" type="UINT8"   />
	</struct>
	<struct name="Interleaves">
		<member name="ways" type="UINT8"  condition="SERIAL_DBG_MSG" />
		<member name="channel" type="UINT16"  condition="SERIAL_DBG_MSG" repeat="[MC_MAX_NODE * MAX_CH]"/>
	</struct>
	<struct name="TrainingResults">
		<member name="results" type="UINT32"   repeat="[4]"/>
	</struct>
	<struct name="flashMemoryDetails">
		<member name="Valid" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Type" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Node" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="HomeAgent" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Channel" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="StartingAddress" type="UINT32"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Size" type="UINT32"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="EndingAddress" type="UINT32"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
	</struct>
	<struct name="flashDimmDetails">
		<member name="Valid" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Type" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Asic" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Node" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="HomeAgent" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Channel" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Slot" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Size" type="UINT32"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Speed" type="UINT16"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="Capacity" type="UINT16"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="SpdBytes" type="UINT8"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" repeat="[16]"/>
	</struct>
	<struct name="flashDimmMemory">
		<member name="NumberOfFlashDimms" type="UINT32"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="NumberOfFlashMemoryRegions" type="UINT32"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="TotalFlashMemory" type="UINT32"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
		<member name="MemDetails" type="flashMemoryDetails"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" repeat="[48]"/>
		<member name="DimmDetails" type="flashDimmDetails"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" repeat="[48]"/>
	</struct>
	<struct name="lrMrecTrainingResults">
		<member name="results" type="UINT8"  condition="LRDIMM_SUPPORT" />
	</struct>
	<struct name="ddr4LrMemVar">
		<member name="ddr4LrImc" type="ddr4LrNodeIMC"  condition="LRDIMM_SUPPORT" repeat="[MC_MAX_NODE]"/>
	</struct>
	<struct name="memVar">
		<member name="firstJEDECDone" type="UINT8"   />
		<member name="memBCLK" type="UINT8"   />
		<member name="OpRASmode" type="UINT16"   />
		<member name="subBootMode" type="SubBootMode"   />
		<member name="wipeMemory" type="UINT8"   />
		<member name="skipMemoryInit" type="UINT8"   />
		<member name="ddrFreqLimit" type="UINT8"   />
		<member name="nodeInter" type="UINT8"   />
		<member name="chInter" type="UINT8"   />
		<member name="rankInter" type="UINT8"   />
		<member name="timeBase" type="UINT8"   />
		<member name="RASModes" type="UINT16"   />
		<member name="RASModesEx" type="UINT16"   />
		<member name="RASCapable" type="UINT8"   />
		<member name="earlyCmdClkExecuted" type="UINT8"   />
		<member name="clkTrainingDone" type="UINT8"   />
		<member name="txVrefDone" type="UINT8"   />
		<member name="rxVrefPerBitDone" type="UINT8"   />
		<member name="wdbCounter" type="UINT8"   repeat="[MAX_SKT_CH]"/>
		<member name="vddDelayUs" type="UINT16"   />
		<member name="spareErrTh" type="UINT16"   />
		<member name="serialDebugMsgLvl" type="UINT16"  condition="SERIAL_DBG_MSG" />
		<member name="startTsc" type="UINT64_STRUCT"  condition="SERIAL_DBG_MSG" />
		<member name="memSize" type="UINT32"   />
		<member name="QCLKPeriod" type="UINT32"   />
		<member name="options" type="UINT32"   />
		<member name="lowMemBase" type="UINT32"   />
		<member name="lowMemSize" type="UINT32"   />
		<member name="highMemBase" type="UINT32"   />
		<member name="highMemSize" type="UINT32"   />
		<member name="batteryBackedMem" type="UINT32"   />
		<member name="nonBatteryBackedMem" type="UINT32"   />
		<member name="lowMEMemBase" type="UINT32"   />
		<member name="meStolenSize" type="UINT32"  condition="ME_SUPPORT_FLAG" />
		<member name="hwLFSRSeeds" type="UINT32"   repeat="[3]*[MAX_SEEDS]"/>
		<member name="initialLFSRSeed" type="UINT32"   />
		<member name="InterleaveMode" type="UINT8"   />
		<member name="ddrFreq" type="UINT8"   />
		<member name="ddrVdd" type="UINT8"   />
		<member name="SADNum" type="UINT8"   />
		<member name="SADintList" type="UINT8"   repeat="[SAD_RULES]*[MAX_SAD_WAYS]"/>
		<member name="piSettingStopFlag" type="UINT32"   repeat="[MAX_CH]"/>
		<member name="faultyPartsFlag" type="UINT32"   repeat="[MAX_CH]"/>
		<member name="iotDisabled" type="UINT8"   repeat="[MC_MAX_NODE]"/>
		<member name="baseIOTPhysicalAddress" type="UINT64_STRUCT"   repeat="[SAD_RULES_ADDR_RANGE]"/>
		<member name="odtValueTablePtr" type="UINT32"   />
		<member name="odtValueTableSize" type="UINT32"   />
		<member name="odtActTablePtr" type="UINT32"   />
		<member name="odtActTableSize" type="UINT32"   />
		<member name="SAD" type="SADTable"   repeat="[SAD_RULES]"/>
		<member name="imc" type="nodeIMC"   repeat="[MC_MAX_NODE]"/>
		<member name="Interleavingbytes" type="UINT8"   />
		<member name="lrTrainRes" type="TrainingResults"  condition="LRDIMM_SUPPORT" repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="lrMrecTrainRes" type="lrMrecTrainingResults"  condition="LRDIMM_SUPPORT" repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="lrMrdTrainRes" type="TrainingResults"  condition="LRDIMM_SUPPORT" repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="lrDwlTrainRes" type="TrainingResults"  condition="LRDIMM_SUPPORT" repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="lrCwlTrainRes" type="lrMrecTrainingResults"  condition="LRDIMM_SUPPORT" repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="lrMwdTrainRes" type="TrainingResults"  condition="LRDIMM_SUPPORT" repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="maxSubRank" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="currentSubRank" type="UINT8"  condition="LRDIMM_SUPPORT" />
		<member name="trainRes" type="TrainingResults"   repeat="[MAX_CH]*[MAX_STROBE]"/>
		<member name="hotPlugMode" type="UINT8"   />
		<member name="memNodeHP" type="UINT8"   />
		<member name="migSrcNode" type="UINT8"   />
		<member name="sadEntry" type="UINT8"   />
		<member name="actionHP" type="UINT8"   />
		<member name="milestoneHP" type="UINT32"   />
		<member name="memBoardPresent" type="UINT16"  condition="(IBM_PORT) AND (MAX_SOCKET > 4)" />
		<member name="memBoardPresent" type="UINT8"  condition="(IBM_PORT) AND ~(MAX_SOCKET > 4)" />
		<member name="memBoardPresent" type="UINT8"  condition="~(IBM_PORT)" />
		<member name="tpmData" type="TPM_DATA"  condition="LT_STRUCT" />
		<member name="firstPass" type="UINT8"   />
		<member name="LrTrainingDone" type="UINT8"   repeat="[MC_MAX_NODE]"/>
		<member name="trainingStep" type="UINT8"   />
		<member name="setupCpgcAsc" type="UINT8"   />
		<member name="previousBootError" type="UINT8"   />
		<member name="WA" type="MEM_WORKAROUNDS"   />
		<member name="vmseCompComplete" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="vmsePreRxVocComplete" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="edgeGblVars" type="SearchEdgeGlobalVariables"   />
		<member name="edgeLaneVars" type="SearchEdgeLaneVariables"   repeat="[MAX_SEARCH_LANES]"/>
		<member name="edgeSearchOptions" type="SearchEdgeParams"   />
		<member name="gblVars" type="SearchGlobalVariables"   />
		<member name="laneVars" type="SearchLaneVariables"   repeat="[MAX_SEARCH_LANES]"/>
		<member name="searchOptions" type="SearchParams"   />
		<member name="jckDdrPtr" type="UINT32"   />
		<member name="DramRaplTdpPwr" type="UINT16"   repeat="[MAX_SOCKET]"/>
		<member name="DramRaplMinPwr" type="UINT16"   repeat="[MAX_SOCKET]"/>
		<member name="DramRaplMaxPwr" type="UINT16"   repeat="[MAX_SOCKET]"/>
		<member name="pprStatus" type="UINT8"   repeat="[MAX_PPR_ADDR_ENTRIES]"/>
		<member name="softPprDone" type="UINT8"   repeat="[MC_MAX_NODE]"/>
		<member name="partialMirrorSize" type="UINT32"   />
		<member name="SocketPMemSize" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="flashDimmMem" type="flashDimmMemory"  condition="IBM_PORT AND MEM_FLASHDIMM_EN" />
	</struct>
	<struct name="TErrorResult">
		<member name="DimmErrorResult" type="UINT8"   repeat="[MAX_STROBE]*[(MAX_PHASE_IN_FINE_ADJUSTMENT * 2)]"/>
	</struct>
	<struct name="VMSE_ERR_TRAINING_RESULTS">
		<member name="cycleDelay" type="UINT8"   />
	</struct>
	<struct name="VMSE_CMD_TRAINING_RESULTS">
		<member name="swapab" type="UINT8"   />
		<member name="optPi" type="UINT8"   repeat="[VMSE_MAX_VCMD_LANE]"/>
		<member name="vref" type="UINT8"   repeat="[VMSE_MAX_VCMD_LANE]"/>
	</struct>
	<struct name="VMSE_READ_LVL_TRAINING_RESULTS">
		<member name="rtLatency" type="UINT32"   />
		<member name="ioLatency0" type="UINT32"   />
		<member name="ioLatency1" type="UINT32"   />
		<member name="vmse_err_latency" type="UINT8"   />
		<member name="delayCode" type="UINT16"   repeat="[MAX_STROBE]"/>
	</struct>
	<struct name="VMSE_READ_TRAINING_RESULTS">
		<member name="rxVref" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="rxVrefLane" type="UINT8"   repeat="[VMSE_MAX_BIT_LANE]"/>
		<member name="rxDqPerBitDeskew" type="UINT8"   repeat="[VMSE_MAX_STROBE]*[VMSE_MAX_BIT_LANE / VMSE_MAX_STROBE]"/>
		<member name="maxLaneOffsetNib" type="UINT16"   repeat="[MAX_STROBE]"/>
		<member name="delayCodeP" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="delayCodeN" type="UINT8"   repeat="[MAX_STROBE]"/>
		<member name="rxDqTotalDelayCode" type="UINT16"   repeat="[VMSE_MAX_BIT_LANE]"/>
		<member name="gdcrRxOffsetCompN0a" type="UINT16"   repeat="[VMSE_MAX_STROBE]"/>
		<member name="gdcrRxOffsetCompN0b" type="UINT16"   repeat="[VMSE_MAX_STROBE]"/>
		<member name="gdcrRxOffsetCompN1a" type="UINT16"   repeat="[VMSE_MAX_STROBE]"/>
		<member name="gdcrRxOffsetCompN1b" type="UINT16"   repeat="[VMSE_MAX_STROBE]"/>
	</struct>
	<struct name="VMSE_WRITE_LVL_TRAINING_RESULTS">
		<member name="globaldelayWL" type="INT16"   />
		<member name="pushToDataDly" type="UINT8"   />
		<member name="delayCode" type="UINT16"   repeat="[MAX_STROBE]"/>
	</struct>
	<struct name="VMSE_WRITE_TRAINING_RESULTS">
		<member name="perBitVref" type="UINT8"   repeat="[VMSE_MAX_STROBE]*[VMSE_MAX_BIT_LANE / VMSE_MAX_STROBE]"/>
		<member name="txBitDeskew" type="UINT8"   repeat="[VMSE_MAX_STROBE]*[VMSE_MAX_BIT_LANE / VMSE_MAX_STROBE]"/>
		<member name="txDQTotalPi" type="UINT16"   repeat="[2*VMSE_MAX_STROBE]"/>
		<member name="txDQTotalPiLn" type="UINT16"   repeat="[VMSE_MAX_STROBE]*[MAX_VMSE_BIT_LANE]"/>
		<member name="txDQOffset" type="UINT16"   repeat="[2*VMSE_MAX_STROBE]"/>
	</struct>
	<struct name="VMSE_TRAINING_RESULTS">
		<member name="cmdTrn" type="VMSE_CMD_TRAINING_RESULTS"   />
		<member name="errTrn" type="VMSE_ERR_TRAINING_RESULTS"   />
		<member name="rdLvlTrn" type="VMSE_READ_LVL_TRAINING_RESULTS"   />
		<member name="rdTrn" type="VMSE_READ_TRAINING_RESULTS"   />
		<member name="wrLvlTrn" type="VMSE_WRITE_LVL_TRAINING_RESULTS"   />
		<member name="wrTrn" type="VMSE_WRITE_TRAINING_RESULTS"   />
	</struct>
	<struct name="DDR_EARLY_RD_DQ_DQS_RESULTS">
		<member name="rxDqsPi" type="UINT32"   repeat="[MAX_STROBE]"/>
	</struct>
	<struct name="DDR_RECEIVE_ENABLE_RESULTS">
		<member name="latCtl" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="ptrCtl" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="plusData" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="minusData" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="dbCtl" type="UINT32"   repeat="[MAX_STROBE/2]"/>
		<member name="dllPI" type="UINT32"   repeat="[MAX_RANK_JC]*[MAX_STROBE]"/>
		<member name="worstRank" type="UINT8"   />
	</struct>
	<struct name="DDR_READ_ECC_WA_STROBE_RESULTS">
		<member name="diffampendelayb" type="UINT8"   />
	</struct>
	<struct name="DDR_RD_WR_VREF_TRAINING_RESULTS">
		<member name="RxVrefCtl rdVrefCtl" type="union"   />
	</struct>
	<struct name="DDR_ODT_DYN_TIMINGS_RESULTS">
		<member name="mcOdtWidth" type="UINT8"   repeat="[MAX_STROBE/2]"/>
		<member name="odtTimCtl" type="UINT32"   />
	</struct>
	<struct name="DDR_TRAINING_RESULTS">
		<member name="rdDqDqs" type="DDR_EARLY_RD_DQ_DQS_RESULTS"   />
		<member name="recvEn" type="DDR_RECEIVE_ENABLE_RESULTS"   />
		<member name="rdEccWa" type="DDR_READ_ECC_WA_STROBE_RESULTS"   repeat="[MAX_STROBE / 2]"/>
		<member name="rdWrVref" type="DDR_RD_WR_VREF_TRAINING_RESULTS"   />
		<member name="odtDyn" type="DDR_ODT_DYN_TIMINGS_RESULTS"   />
	</struct>
	<struct name="VMSE_NODE_RESULTS">
		<member name="vmseChList" type="VMSE_TRAINING_RESULTS"   repeat="[MAX_VMSE_CH]"/>
	</struct>
	<struct name="DDR_NODE_RESULTS">
		<member name="ddrChList" type="DDR_TRAINING_RESULTS"   repeat="[MAX_CH]"/>
	</struct>
	<struct name="VMSE_TRAINING_STRUCT">
		<member name="nodeList" type="VMSE_NODE_RESULTS"   repeat="[MC_MAX_NODE]"/>
	</struct>
	<struct name="DDR_TRAINING_STRUCT">
		<member name="nodeList" type="DDR_NODE_RESULTS"   repeat="[MC_MAX_NODE]"/>
	</struct>
	<struct name="MRC_TRAINING_RESULTS">
		<member name="vmseTrn" type="VMSE_TRAINING_STRUCT"   />
		<member name="ddrTrn" type="DDR_TRAINING_STRUCT"   />
	</struct>
	<struct name="TT_VARS">
		<member name="effBusDelaySR" type="UINT8"   />
		<member name="effBusDelayDR" type="UINT8"   />
		<member name="effBusDelayDD" type="UINT8"   />
		<member name="cas2RecEnDR" type="UINT8"   />
		<member name="cas2RecEnDD" type="UINT8"   />
		<member name="cas2DrvEnDR" type="UINT8"   />
		<member name="cas2DrvEnDD" type="UINT8"   />
		<member name="odtRdLeading" type="UINT8"   />
		<member name="odtRdTrailing" type="UINT8"   />
		<member name="odtWrLeading" type="UINT8"   />
		<member name="odtWrTrailing" type="UINT8"   />
		<member name="clkDiffDR" type="UINT8"   />
		<member name="clkDiffDD" type="UINT8"   />
	</struct>
	<struct name="GSM_CGVAL">
		<member name="group" type="GSM_GT"   />
		<member name="value" type="INT16"   />
	</struct>
	<struct name="GSM_CGEDGE">
		<member name="group" type="GSM_GT"   />
		<member name="le" type="INT16"   />
		<member name="re" type="INT16"   />
	</struct>
	<struct name="GSM_CSVAL">
		<member name="signal" type="GSM_CSN"   />
		<member name="value" type="INT16"   />
	</struct>
	<struct name="GSM_CSEDGE">
		<member name="signal" type="GSM_CSN"   />
		<member name="le" type="INT16"   />
		<member name="re" type="INT16"   />
	</struct>
	<struct name="smbAddress">
		<member name="rsvd" type="UINT16" bitfiled="1"  />
		<member name="strapAddress" type="UINT16" bitfiled="3"  />
		<member name="deviceType" type="UINT16" bitfiled="4"  />
		<member name="busSegment" type="UINT16" bitfiled="4"  />
		<member name="controller" type="UINT16" bitfiled="4"  />
	</struct>
	<struct name="smbDevice">
		<member name="compId" type="UINT16"   />
		<member name="mcId" type="UINT8"   />
		<member name="address" type="smbAddress"   />
	</struct>
	<struct name="gpioDevice">
		<member name="compId" type="UINT16"   />
		<member name="address" type="UINT16"   />
	</struct>
	<struct name="QPI_SV_PARM">
		<member name="SvSystemWideParmStart" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvSnoopMode" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvHitMeEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvIoDcEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvDirUpdate2sOptEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbForceAllEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLoI2eEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLoI2eFrcEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLoI2eAdVnaTh" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLoI2eAdEgrTh" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLoRdEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLoRdFrcEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLRdAdVnaTh" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbLRdAdEgrTh" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbRmtEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbRmtFrcEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbRmtAdVnaTh" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvOsbRmtAdEgrTh" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFOverrideEn" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFR3QpiQpiGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFR3QpiQpiNonGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFR2PciIioGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFR2PciIioNonGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFHaMcGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFHaMcNonGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFR3QpiPcuGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvBGFR3QpiPcuNonGvSep" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="SvSystemWideParmEnd" type="UINT8"  condition="SV_OR_SDP_FLAG" />
		<member name="StructSizeCheck" type="UINT16"  condition="SV_OR_SDP_FLAG" />
	</struct>
	<struct name="EPARAM_LINK_INFO">
		<member name="SocketID" type="UINT8"   />
		<member name="ProbeType" type="UINT8"   />
		<member name="Freq" type="UINT8"   />
		<member name="Link" type="UINT8"   />
		<member name="PRT" type="UINT32"   />
		<member name="PTV" type="UINT32"   />
		<member name="TXEQB" type="UINT32"   repeat="[10]"/>
		<member name="CTLEPEAK0" type="UINT32"   />
		<member name="CTLEPEAK1" type="UINT32"   />
	</struct>
	<struct name="HS_EPARAM_LINK_INFO">
		<member name="SocketID" type="UINT8"   />
		<member name="ProbeType" type="UINT8"   />
		<member name="Freq" type="UINT8"   />
		<member name="Link" type="UINT8"   />
		<member name="TXEQB_HS" type="UINT32"   repeat="[10]"/>
	</struct>
	<struct name="HSX_PER_LANE_EPARAM_LINK_INFO">
		<member name="SocketID" type="UINT8"   />
		<member name="ProbeType" type="UINT8"   />
		<member name="AllLanesUseSameTxeq" type="UINT8"   />
		<member name="Freq" type="UINT8"   />
		<member name="Link" type="UINT8"   />
		<member name="PRT" type="UINT32"   />
		<member name="PTV" type="UINT32"   />
		<member name="TXEQL" type="UINT32"   repeat="[20]"/>
		<member name="CTLEPEAK" type="UINT32"   repeat="[5]"/>
	</struct>
	<struct name="HSX_ALL_LANES_EPARAM_LINK_INFO">
		<member name="SocketID" type="UINT8"   />
		<member name="ProbeType" type="UINT8"   />
		<member name="Freq" type="UINT8"   />
		<member name="Link" type="UINT8"   />
		<member name="PRT" type="UINT32"   />
		<member name="PTV" type="UINT32"   />
		<member name="AllLanesTXEQ" type="UINT32"   />
		<member name="CTLEPEAK" type="UINT8"   />
	</struct>
	<struct name="HSX_ALL_LANES_HS_EPARAM_LINK_INFO">
		<member name="SocketID" type="UINT8"   />
		<member name="ProbeType" type="UINT8"   />
		<member name="Freq" type="UINT8"   />
		<member name="Link" type="UINT8"   />
		<member name="HS_AllLanesTXEQ" type="UINT32"   />
	</struct>
	<struct name="R3QPI_RING_CREDIT_PARAM">
		<member name="egrndr_credits" type="UINT8"   />
		<member name="egrhom_credits" type="UINT8"   />
		<member name="egrsnp_credits" type="UINT8"   />
		<member name="advnaqpi" type="UINT8"   />
		<member name="snpqpi" type="UINT8"   />
		<member name="homqpi" type="UINT8"   />
		<member name="ndrqpi" type="UINT8"   />
		<member name="blvnaqpi" type="UINT8"   />
		<member name="drsqpi" type="UINT8"   />
		<member name="ncsqpi" type="UINT8"   />
		<member name="ncbqpi" type="UINT8"   />
		<member name="pcicredit" type="UINT8"   />
	</struct>
	<struct name="CreditTablePara">
		<member name="left_ad_vna_r3qpi0" type="UINT8"   />
		<member name="right_ad_vna_r3qpi0" type="UINT8"   />
		<member name="left_bl_vna_r3qpi0" type="UINT8"   />
		<member name="right_bl_vna_r3qpi0" type="UINT8"   />
		<member name="Qpi_To_Cbo_Ipq" type="UINT8"   />
		<member name="Qpi_To_Ha_WB_Credit" type="UINT8"   />
		<member name="AdVnaCrdt" type="UINT8"   />
		<member name="BlVnaCrdt" type="UINT8"   />
		<member name="Ipq" type="UINT8"   />
	</struct>
	<struct name="QPI_CPU_RESOURCE">
		<member name="BusBase" type="UINT8"   />
		<member name="BusLimit" type="UINT8"   />
		<member name="IoBase" type="UINT16"   />
		<member name="IoLimit" type="UINT16"   />
		<member name="IoApicBase" type="UINT32"   />
		<member name="IoApicLimit" type="UINT32"   />
		<member name="MmiolBase" type="UINT32"   />
		<member name="MmiolLimit" type="UINT32"   />
		<member name="MmiohBase" type="UINT64_STRUCT"   />
		<member name="MmiohLimit" type="UINT64_STRUCT"   />
	</struct>
	<struct name="QPI_CPU_R3QPI_ERRLOG">
		<member name="R3Egrerrlog0" type="UINT32"   />
		<member name="R3Egrerrlog1" type="UINT32"   />
		<member name="R3Ingerrlog0" type="UINT32"   />
		<member name="R3Ingerrlog1" type="UINT32"   />
	</struct>
	<struct name="QPI_CPU_R2PCIE_ERRLOG">
		<member name="R2Egrerrlog" type="UINT32"   />
		<member name="R2Ingerrlog0" type="UINT32"   />
		<member name="R2Egrerrlog2" type="UINT32"   />
	</struct>
	<struct name="QPI_CPU_ERRLOG">
		<member name="R3Qpi" type="QPI_CPU_R3QPI_ERRLOG"   />
		<member name="R2Pcie" type="QPI_CPU_R2PCIE_ERRLOG"   />
	</struct>
	<struct name="QPI_CPU_INFO">
		<member name="Valid" type="UINT32" bitfiled="1" condition="~ASM_INC" />
		<member name="SocId" type="UINT32" bitfiled="3" condition="~ASM_INC" />
		<member name="PhyId" type="UINT32" bitfiled="3" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Pch" type="UINT32" bitfiled="1" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Rsvd1" type="UINT32" bitfiled="24" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Rsvd1" type="UINT32" bitfiled="28" condition="~ASM_INC AND ~(IBM_PORT)" />
		<member name="RawData" type="UINT32"  condition="ASM_INC" />
		<member name="LepInfo" type="QPI_LINK_DATA"   repeat="[MAX_QPI_PORTS]"/>
		<member name="TopologyInfo" type="TOPOLOGY_TREE_NODE"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="CpuRes" type="QPI_CPU_RESOURCE"   />
		<member name="CpuErrLog" type="QPI_CPU_ERRLOG"   />
	</struct>
	<struct name="QPI_CPU_LINK_SETTING">
		<member name="QpiPortDisable" type="UINT8" bitfiled="1"  />
		<member name="QpiLinkCreditReduce" type="UINT8" bitfiled="1"  />
		<member name="Rsvd" type="UINT8" bitfiled="6"  />
	</struct>
	<struct name="QPI_CPU_PHY_SETTING">
		<member name="QpiLinkSpeed" type="UINT32" bitfiled="3"  />
		<member name="QpiProbeType" type="UINT32" bitfiled="2"  />
		<member name="QpiConfigTxWci" type="UINT32" bitfiled="4"  />
		<member name="Rsvd" type="UINT32" bitfiled="23"  />
	</struct>
	<struct name="QPI_CPU_SETTING">
		<member name="Link" type="QPI_CPU_LINK_SETTING"   repeat="[MAX_QPI_PORTS]"/>
		<member name="Phy" type="QPI_CPU_PHY_SETTING"   repeat="[MAX_QPI_PORTS]"/>
	</struct>
	<struct name="QPI_HOST_IN">
		<member name="PPINrOptIn" type="UINT8"   />
		<member name="BusRatio" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="IoRatio" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="MmiolRatio" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="LegacyVgaSoc" type="UINT8"   />
		<member name="MmioP2pDis" type="UINT8"   />
		<member name="IsocAzaliaVc1En" type="UINT8"   />
		<member name="DebugPrintLevel" type="UINT8"   />
		<member name="AltRtid2S" type="UINT8"   />
		<member name="ClusterOnDieEn" type="UINT8"   />
		<member name="IBPECIEn" type="UINT8"   />
		<member name="E2EParityEn" type="UINT8"   />
		<member name="EarlySnoopEn" type="UINT8"   />
		<member name="HomeDirWOSBEn" type="UINT8"   />
		<member name="DegradePrecedence" type="UINT8"   />
		<member name="SnoopMode" type="UINT8"   />
		<member name="QpiLinkSpeedMode" type="UINT8"   />
		<member name="QpiLinkSpeed" type="UINT8"   />
		<member name="QpiLinkL0sEn" type="UINT8"   />
		<member name="QpiLinkL0pEn" type="UINT8"   />
		<member name="QpiLinkL1En" type="UINT8"   />
		<member name="QpiLinkL0rEn" type="UINT8"   />
		<member name="QpiLbEn" type="UINT8"   />
		<member name="IioUniphyDisable" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="QpiLinkCreditReduce" type="UINT8"   />
		<member name="QpiConfigTxWci" type="UINT8"   />
		<member name="QpiAdVNACreditArbThreshold" type="UINT8"   />
		<member name="QpiCrcMode" type="UINT8"   />
		<member name="QpiCpuSktHotPlugEn" type="UINT8"   />
		<member name="QpiCpuSktHotPlugTopology" type="UINT8"   />
		<member name="QpiSkuMismatchCheck" type="UINT8"   />
		<member name="PhyLinkPerPortSetting" type="QPI_CPU_SETTING"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="SvParm" type="QPI_SV_PARM"  condition="SV_OR_SDP_FLAG" />
	</struct>
	<struct name="QPI_HOST_INTERNAL_GLOBAL">
		<member name="CurrentReset" type="UINT8"   />
		<member name="SbspSoc" type="UINT8"   />
		<member name="SkuType" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="SubSkuType" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="ChopType" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="TotCbo" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="CboList" type="UINT32"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="TotSbo" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="TotHa" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="TotR3Qpi" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="TotQpiAgent" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="TotCpu" type="UINT8"   />
		<member name="CpuList" type="UINT32"   />
		<member name="OrigTotCpu" type="UINT8"   />
		<member name="OrigCpuList" type="UINT32"   />
		<member name="BtModeEn" type="UINT8"   />
		<member name="BtMode" type="UINT8"   />
		<member name="BtMode2Alt" type="UINT8"   />
		<member name="IodcEn" type="UINT8"   />
		<member name="CboPoolMode" type="UINT8"   />
		<member name="SysSnoopMode" type="UINT8"   />
		<member name="SnoopFanoutEn" type="UINT8"   />
		<member name="Vn1En" type="UINT8"   />
		<member name="D2cEn" type="UINT8"   />
		<member name="ExtRtidMode" type="BOOLEAN"   />
		<member name="ForceColdResetFlow" type="BOOLEAN"   />
		<member name="TwistedQpiLinks" type="BOOLEAN"   />
		<member name="Is4SRing" type="BOOLEAN"   />
		<member name="IsRouteThroughConfig" type="BOOLEAN"   />
		<member name="HitMeEn" type="UINT8"   />
		<member name="UboxRtids" type="UINT8"   />
		<member name="SysConfigType" type="UINT8"   />
		<member name="ClusterOnDieActive" type="UINT8"   />
		<member name="LaneDropPcodeFixEn" type="BOOLEAN"   />
		<member name="RtidBase" type="UINT8"   repeat="[3]*[MAX_CBO * 2 + 4]"/>
		<member name="RtidSize" type="UINT8"   repeat="[3]*[MAX_CBO * 2 + 4]"/>
		<member name="RtidBaseIsocS0" type="UINT8"   repeat="[2]*[MAX_CBO * 2 + 4]"/>
		<member name="RtidSizeIsocS0" type="UINT8"   repeat="[2]*[MAX_CBO * 2 + 4]"/>
		<member name="RtidBaseIsocS1" type="UINT8"   repeat="[2]*[MAX_CBO * 2 + 4]"/>
		<member name="RtidSizeIsocS1" type="UINT8"   repeat="[2]*[MAX_CBO * 2 + 4]"/>
		<member name="RbtHtBase" type="UINT8"   repeat="[MAX_CPU_SOCKETS]*[MAX_CPU_SOCKETS]"/>
		<member name="RbtHtSize" type="UINT8"   repeat="[MAX_CPU_SOCKETS]*[MAX_CPU_SOCKETS]"/>
		<member name="QpiCpuSktHotPlugEn" type="UINT8"   />
		<member name="HtBase" type="UINT32"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="QpiRunAdaptation" type="BOOLEAN"   />
		<member name="CurrentSpeedAdapted" type="UINT8"   />
		<member name="Sys4SClusterOnDieEn" type="UINT8"   />
	</struct>
	<struct name="QPI_HOST_OUT">
		<member name="CpuInfo" type="QPI_CPU_INFO"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="SysConfig" type="UINT8"   />
		<member name="WarningLog" type="UINT32"   repeat="[MAX_WARNING_LOGS]"/>
		<member name="OutLegacyVgaSoc" type="UINT8"   />
		<member name="OutIsocEn" type="UINT8"   />
		<member name="OutMesegEn" type="UINT8"   />
		<member name="OutIsocAzaliaVc1En" type="UINT8"   />
		<member name="OutClusterOnDieEn" type="UINT8"   />
		<member name="OutIBPECIEn" type="UINT8"   />
		<member name="OutE2EParityEn" type="UINT8"   />
		<member name="OutEarlySnoopEn" type="UINT8"   />
		<member name="OutHomeDirWOSBEn" type="UINT8"   />
		<member name="QpiCurrentLinkSpeedMode" type="UINT8"   />
		<member name="OutQpiLinkSpeed" type="UINT8"   />
		<member name="OutPerLinkSpeed" type="UINT8"   repeat="[MAX_CPU_SOCKETS]*[MAX_QPI_PORTS]"/>
		<member name="OutQpiLinkL0sEn" type="UINT8"   />
		<member name="OutQpiLinkL0pEn" type="UINT8"   />
		<member name="OutQpiLinkL1En" type="UINT8"   />
		<member name="OutQpiLinkL0rEn" type="UINT8"   />
		<member name="OutIioUniphyDisable" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="OutQpiCrcMode" type="UINT8"   />
		<member name="OutClusterOnDieReduction" type="UINT8"   />
		<member name="OutPointerSeperationHA" type="UINT8"   />
		<member name="RasInProgress" type="UINT8"   />
		<member name="RasEvtType" type="UINT8"   />
		<member name="RasSocId" type="UINT8"   />
		<member name="ProgramNonBC" type="BOOLEAN"   />
		<member name="ProgramBC" type="BOOLEAN"   />
	</struct>
	<struct name="QPI_HOST_NVRAM">
		<member name="Cpus" type="UINT32"   />
		<member name="Cbos" type="UINT32"   />
		<member name="LepInfo" type="QPI_LINK_DATA"   repeat="[MAX_CPU_SOCKETS]*[MAX_QPI_PORTS]"/>
	</struct>
	<struct name="svCpuSetup">
		<member name="svOptions" type="UINT32"   />
		<member name="IotEnCboBitmap" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="OclaMaxTorEntry" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="OclaMaxWay" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="CacheQosMon" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="CacheCos0Ways" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="CacheCos1Ways" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="CacheCos2Ways" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="CacheCos3Ways" type="UINT32"   repeat="[MAX_SOCKET]"/>
	</struct>
	<struct name="cpuSetup">
		<member name="dcuModeSelect" type="UINT8"   />
		<member name="EnableGv" type="UINT8"   />
		<member name="flexRatioEn" type="UINT8"   />
		<member name="flexRatioNext" type="UINT8"   />
		<member name="ConfigTDP" type="UINT8"   />
		<member name="ConfigTDPLevel" type="UINT8"   />
		<member name="CoreDisableMask" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="smtEnable" type="UINT8"   />
		<member name="vtEnable" type="UINT8"   />
		<member name="ltEnable" type="UINT8"   />
		<member name="UFSDisable" type="UINT8"   />
		<member name="UncoreFrequencyLimit" type="UINT8"   />
		<member name="IotEn" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="OclaTorEntry" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="OclaWay" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="IotMemBufferSize" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="IotMemBufferMode" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="UncoreFreq" type="UINT8"   />
		<member name="UncoreFreqOverride" type="UINT8"   />
		<member name="CheckCpuBist" type="UINT8"   />
		<member name="ProhibitRestoreMc4Status" type="UINT8"   />
	</struct>
	<struct name="CpuBistStruct">
		<member name="valid" type="UINT8"   />
		<member name="apicId" type="UINT8"   />
		<member name="result" type="UINT32"   />
	</struct>
	<struct name="cpuVar">
		<member name="packageBspApicID" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="packageBspStepping" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="TotHa" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="CpuBist" type="CpuBistStruct"   repeat="[MAX_SOCKET*MAX_CORE]"/>
	</struct>
	<struct name="cpuNvram">
		<member name="flexRatioCsr" type="UINT32"   />
		<member name="desiredCoresCsr" type="UINT32"   repeat="[MAX_SOCKET]"/>
	</struct>
	<struct name="ucode">
		<member name="version" type="UINT32"   />
		<member name="revision" type="UINT32"   />
		<member name="date" type="UINT32"   />
		<member name="processor" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
		<member name="loader" type="UINT32"   />
		<member name="rsvd" type="UINT32"   repeat="[6]"/>
		<member name="data" type="UINT32"   repeat="[500]"/>
	</struct>
	<struct name="ucode_t">
		<member name="version" type="UINT32"   />
		<member name="revision" type="UINT32"   />
		<member name="date" type="UINT32"   />
		<member name="processor" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
		<member name="loader" type="UINT32"   />
		<member name="rsvd" type="UINT32"   repeat="[6]"/>
		<member name="data" type="UINT32"   repeat="[500]"/>
	</struct>
	<struct name="ucode_hdr">
		<member name="version" type="UINT32"   />
		<member name="revision" type="UINT32"   />
		<member name="date" type="UINT32"   />
		<member name="processor" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
		<member name="loader" type="UINT32"   />
		<member name="flags" type="UINT32"   />
		<member name="data_size" type="UINT32"   />
		<member name="total_size" type="UINT32"   />
		<member name="rsvd" type="UINT32"   repeat="[3]"/>
	</struct>
	<struct name="ucode_hdr_t">
		<member name="version" type="UINT32"   />
		<member name="revision" type="UINT32"   />
		<member name="date" type="UINT32"   />
		<member name="processor" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
		<member name="loader" type="UINT32"   />
		<member name="flags" type="UINT32"   />
		<member name="data_size" type="UINT32"   />
		<member name="total_size" type="UINT32"   />
		<member name="rsvd" type="UINT32"   repeat="[3]"/>
	</struct>
	<struct name="ext_sig_hdr">
		<member name="count" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
		<member name="rsvd" type="UINT32"   repeat="[3]"/>
	</struct>
	<struct name="ext_sig_hdr_t">
		<member name="count" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
		<member name="rsvd" type="UINT32"   repeat="[3]"/>
	</struct>
	<struct name="ext_sig">
		<member name="processor" type="UINT32"   />
		<member name="flags" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
	</struct>
	<struct name="ext_sig_t">
		<member name="processor" type="UINT32"   />
		<member name="flags" type="UINT32"   />
		<member name="checksum" type="UINT32"   />
	</struct>
	<struct name="usbDebugPortSetup">
		<member name="Enable" type="UINT8"  condition="SERIAL_DBG_MSG" />
		<member name="Bus" type="UINT8"  condition="SERIAL_DBG_MSG" />
		<member name="Device" type="UINT8"  condition="SERIAL_DBG_MSG" />
		<member name="Function" type="UINT8"  condition="SERIAL_DBG_MSG" />
	</struct>
	<struct name="commonSetup">
		<member name="options" type="UINT32"   />
		<member name="lowGap" type="UINT8"   />
		<member name="highGap" type="UINT8"   />
		<member name="serialDebugMsgLvl" type="UINT16"  condition="SERIAL_DBG_MSG" />
		<member name="bsdBreakpoint" type="UINT16"  condition="SERIAL_DBG_MSG" />
		<member name="maxAddrMem" type="UINT32"   />
		<member name="socketType" type="UINT8"   />
		<member name="debugPort" type="UINT16"   />
		<member name="nvramPtr" type="UINT32"   />
		<member name="sysHostBufferPtr" type="UINT32"   />
		<member name="mmCfgBase" type="UINT32"   />
		<member name="mmCfgSize" type="UINT32"   />
		<member name="mmiolBase" type="UINT32"   />
		<member name="mmiolSize" type="UINT32"   />
		<member name="mmiohBase" type="UINT16"   />
		<member name="mmiohSize" type="UINT16"   />
		<member name="pchumaEn" type="UINT8"   />
		<member name="numaEn" type="UINT8"   />
		<member name="isocEn" type="UINT8"   />
		<member name="DmiVcm" type="UINT8"   />
		<member name="mesegEn" type="UINT8"   />
		<member name="dcaEn" type="UINT8"   />
		<member name="PSMIEnabledSupport" type="UINT8"   />
		<member name="bdatEn" type="UINT8"   />
		<member name="DisableProcessor" type="UINT8"  condition="IBM_PORT" />
		<member name="consoleComPort" type="UINT16"  condition="SERIAL_DBG_MSG" />
		<member name="usbDebug" type="usbDebugPortSetup"  condition="SERIAL_DBG_MSG" />
	</struct>
	<struct name="sysSetup">
		<member name="cpu" type="cpuSetup"   />
		<member name="mem" type="memSetup"   />
		<member name="qpi" type="QPI_HOST_IN"   />
		<member name="common" type="commonSetup"   />
	</struct>
	<struct name="commonNvram">
		<member name="cpuFreq" type="UINT64_STRUCT"   />
		<member name="rcVersion" type="UINT32"   />
		<member name="sbspSocketId" type="UINT8"   />
		<member name="platformType" type="UINT8"   />
		<member name="imc" type="commonImcNvram"   repeat="[MC_MAX_NODE]"/>
	</struct>
	<struct name="sysNvram">
		<member name="cpu" type="cpuNvram"   />
		<member name="mem" type="memNvram"   />
		<member name="qpi" type="QPI_HOST_NVRAM"   />
		<member name="common" type="commonNvram"   />
	</struct>
	<struct name="processorCommon">
		<member name="capid0" type="UINT32"   />
		<member name="capid1" type="UINT32"   />
		<member name="capid2" type="UINT32"   />
		<member name="capid3" type="UINT32"   />
		<member name="capid4" type="UINT32"   />
		<member name="capid5" type="UINT32"   />
	</struct>
	<struct name="commonVar">
		<member name="rcVersion" type="UINT32"   />
		<member name="resetRequired" type="UINT8"   />
		<member name="bootMode" type="BootMode"   />
		<member name="emulation" type="UINT8"   />
		<member name="rcWriteRegDump" type="UINT8"   />
		<member name="memHpSupport" type="UINT8"   />
		<member name="EVMode" type="UINT8"   />
		<member name="skuType" type="UINT8"   />
		<member name="cpuType" type="UINT8"   />
		<member name="cpuSubType" type="UINT8"   />
		<member name="chopType" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="cpuFamily" type="UINT32"   />
		<member name="socketType" type="UINT8"   />
		<member name="stepping" type="UINT8"   />
		<member name="socketId" type="UINT8"   />
		<member name="sbsp" type="UINT8"   />
		<member name="numCpus" type="UINT8"   />
		<member name="MaxCoreCount" type="UINT8"   />
		<member name="LlcWays" type="UINT16"   />
		<member name="FusedCores" type="UINT32"   repeat="[MAX_SOCKET]"/>
		<member name="FusedCoreCount" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="socketPresentBitMap" type="UINT32"   />
		<member name="busIio" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="busUncore" type="UINT8"   repeat="[MAX_SOCKET]"/>
		<member name="printfSync" type="UINT8"   />
		<member name="pmBase" type="UINT16"   />
		<member name="gpioBase" type="UINT16"   />
		<member name="rcbaBase" type="UINT32"   />
		<member name="smbBase" type="UINT16"   />
		<member name="tolmLimit" type="UINT16"   />
		<member name="tohmLimit" type="UINT32"   />
		<member name="mmCfgBase" type="UINT32"   />
		<member name="checkpoint" type="UINT32"   />
		<member name="exitFrame" type="UINT32"   />
		<member name="exitVector" type="UINT32"   />
		<member name="rcEntryPoint" type="UINT32"   />
		<member name="heapBase" type="UINT32"   />
		<member name="heapSize" type="UINT32"   />
		<member name="cpuFreq" type="UINT64_STRUCT"   />
		<member name="startTsc" type="UINT64_STRUCT"   />
		<member name="printfDepth" type="UINT32"   />
		<member name="usbDebugPort" type="USB2_DEBUG_PORT_INSTANCE"   />
		<member name="usbBuffer" type="UINT8"   repeat="[USB_BUF_SIZE]"/>
		<member name="usbBufCount" type="UINT32"   />
		<member name="usbStartCount" type="UINT32"   />
		<member name="serialBufEnable" type="UINT32"   />
		<member name="serialInBuf" type="UINT8"   repeat="[8]"/>
		<member name="serialInCount" type="UINT32"   />
		<member name="serialInByte" type="UINT32"   />
		<member name="globalComPort" type="UINT16"  condition="SERIAL_DBG_MSG" />
		<member name="dev" type="UINT32"   repeat="[MAX_DEV]"/>
		<member name="numDev" type="UINT32"   />
		<member name="binMode" type="UINT8"   />
		<member name="oemVariable" type="UINT32"   />
		<member name="status" type="warningLog"   />
		<member name="procCom" type="processorCommon"   repeat="[MAX_SOCKET]"/>
		<member name="promoteWarnLimit" type="UINT32"   />
		<member name="promoteWarnList" type="UINT16"   repeat="[MAX_PROMOTE_WARN_LIMIT]"/>
		<member name="numActiveHAperSocket" type="UINT8"   />
	</struct>
	<struct name="sysVar">
		<member name="cpu" type="cpuVar"   />
		<member name="mem" type="memVar"   />
		<member name="qpi" type="QPI_HOST_OUT"   />
		<member name="common" type="commonVar"   />
		<member name="ddr4LrMem" type="ddr4LrMemVar"  condition="LRDIMM_SUPPORT" />
	</struct>
	<struct name="mcBankTableEntry">
		<member name="mcBankNum" type="UINT8"   />
		<member name="mcBankAddress" type="UINT16"   />
	</struct>
	<struct name="mcBankStruct">
		<member name="socketId" type="UINT8"   />
		<member name="mcBankNum" type="UINT8"   />
		<member name="mcStatus" type="UINT64_STRUCT"   />
		<member name="mcAddress" type="UINT64_STRUCT"   />
		<member name="mcMisc" type="UINT64_STRUCT"   />
	</struct>
	<struct name="prevBootErrInfo">
		<member name="validEntries" type="UINT32"   />
		<member name="mcRegs" type="mcBankStruct"   repeat="[MAX_PREV_BOOT_ERR_ENTRIES]"/>
		<member name="jckErrLogs" type="jckErrLog"   repeat="[MC_MAX_NODE]*[MAX_JCK_CH]"/>
	</struct>
	<struct name="sysHost">
		<member name="sizeofsyshost" type="UINT32"   />
		<member name="setup" type="sysSetup"  condition="defined (SIM_BUILD) || defined (BUILDING_FOR_X64)" />
		<member name="setup" type="sysSetup"  condition="~defined (SIM_BUILD) || defined (BUILDING_FOR_X64)" />
		<member name="var" type="sysVar"   />
		<member name="nvram" type="sysNvram"   />
		<member name="prevBootErr" type="prevBootErrInfo"   />
		<member name="bdat" type="BDAT_STRUCTURE"  condition="BDAT_SUPPORT" />
		<member name="cpuFlows" type="UINT32"   />
		<member name="qpiFlows" type="UINT32"   />
		<member name="memFlows" type="UINT32"   />
	</struct>
	<struct name="SYSHOST">
		<member name="sizeofsyshost" type="UINT32"   />
		<member name="setup" type="sysSetup"  condition="defined (SIM_BUILD) || defined (BUILDING_FOR_X64)" />
		<member name="setup" type="sysSetup"  condition="~defined (SIM_BUILD) || defined (BUILDING_FOR_X64)" />
		<member name="var" type="sysVar"   />
		<member name="nvram" type="sysNvram"   />
		<member name="prevBootErr" type="prevBootErrInfo"   />
		<member name="bdat" type="BDAT_STRUCTURE"  condition="BDAT_SUPPORT" />
		<member name="cpuFlows" type="UINT32"   />
		<member name="qpiFlows" type="UINT32"   />
		<member name="memFlows" type="UINT32"   />
	</struct>
	<struct name="*PSYSHOST">
		<member name="sizeofsyshost" type="UINT32"   />
		<member name="setup" type="sysSetup"  condition="defined (SIM_BUILD) || defined (BUILDING_FOR_X64)" />
		<member name="setup" type="sysSetup"  condition="~defined (SIM_BUILD) || defined (BUILDING_FOR_X64)" />
		<member name="var" type="sysVar"   />
		<member name="nvram" type="sysNvram"   />
		<member name="prevBootErr" type="prevBootErrInfo"   />
		<member name="bdat" type="BDAT_STRUCTURE"  condition="BDAT_SUPPORT" />
		<member name="cpuFlows" type="UINT32"   />
		<member name="qpiFlows" type="UINT32"   />
		<member name="memFlows" type="UINT32"   />
	</struct>
	<struct name="sysRasSetup">
		<member name="cpu" type="cpuSetup"   />
		<member name="qpi" type="QPI_HOST_IN"   />
		<member name="common" type="commonSetup"   />
	</struct>
	<struct name="sysRASVar">
		<member name="cpu" type="cpuVar"   />
		<member name="qpi" type="QPI_HOST_OUT"   />
		<member name="common" type="commonVar"   />
	</struct>
	<struct name="sysRasHost">
		<member name="setup" type="sysRasSetup"   />
		<member name="var" type="sysRASVar"   />
	</struct>
	<struct name="SYSRASHOST">
		<member name="setup" type="sysRasSetup"   />
		<member name="var" type="sysRASVar"   />
	</struct>
	<struct name="*PSYSRASHOST">
		<member name="setup" type="sysRasSetup"   />
		<member name="var" type="sysRASVar"   />
	</struct>
	<struct name="SCRATCH_DATA">
		<member name="mOutBuf" type="UINT32"   />
		<member name="mInBuf" type="UINT32"   />
		<member name="mBitCount" type="UINT16"   />
		<member name="mBitBuf" type="UINT32"   />
		<member name="mSubBitBuf" type="UINT32"   />
		<member name="mBlockSize" type="UINT16"   />
		<member name="mCompSize" type="UINT32"   />
		<member name="mOrigSize" type="UINT32"   />
		<member name="mBadTableFlag" type="UINT16"   />
		<member name="mLeft" type="UINT16"   repeat="[2 * NC - 1]"/>
		<member name="mRight" type="UINT16"   repeat="[2 * NC - 1]"/>
		<member name="mCLen" type="UINT8"   repeat="[NC]"/>
		<member name="mPTLen" type="UINT8"   repeat="[NPT]"/>
		<member name="mCTable" type="UINT16"   repeat="[4096]"/>
		<member name="mPTTable" type="UINT16"   repeat="[256]"/>
		<member name="mPBit" type="UINT8"   />
	</struct>
	<struct name="MAILBOX_BIOS_DATA_GV_PTR_OVERIDE_STRUCT">
		<member name="Data" type="UINT32"   />
	</struct>
	<struct name="u64_struct">
		<member name="lo" type="UINT32"   />
		<member name="hi" type="UINT32"   />
	</struct>
	<struct name="UINT64_STRUCT">
		<member name="lo" type="UINT32"   />
		<member name="hi" type="UINT32"   />
	</struct>
	<struct name="u128_struct">
		<member name="one" type="UINT32"   />
		<member name="two" type="UINT32"   />
		<member name="three" type="UINT32"   />
		<member name="four" type="UINT32"   />
	</struct>
	<struct name="UINT128">
		<member name="one" type="UINT32"   />
		<member name="two" type="UINT32"   />
		<member name="three" type="UINT32"   />
		<member name="four" type="UINT32"   />
	</struct>
	<struct name="GUID_RC">
		<member name="Data1" type="UINT32"   />
		<member name="Data2" type="UINT16"   />
		<member name="Data3" type="UINT16"   />
		<member name="Data4" type="UINT8"   repeat="[8]"/>
	</struct>
	<struct name="QPI_LINK_DATA">
		<member name="Valid" type="UINT32" bitfiled="1" condition="~ASM_INC" />
		<member name="PeerSocId" type="UINT32" bitfiled="3" condition="~ASM_INC" />
		<member name="PeerSocType" type="UINT32" bitfiled="2" condition="~ASM_INC" />
		<member name="PeerPort" type="UINT32" bitfiled="4" condition="~ASM_INC" />
		<member name="DualLink" type="UINT32" bitfiled="1" condition="~ASM_INC" />
		<member name="FailoverOccurred" type="UINT32" bitfiled="1" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Rsvd1" type="UINT32" bitfiled="20" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Rsvd1" type="UINT32" bitfiled="21" condition="~ASM_INC AND ~(IBM_PORT)" />
		<member name="RawData" type="UINT32"  condition="ASM_INC" />
	</struct>
	<struct name="QPI_CPU_SOCKET_DATA">
		<member name="Valid" type="UINT8" bitfiled="1" condition="~ASM_INC" />
		<member name="SocId" type="UINT8" bitfiled="3" condition="~ASM_INC" />
		<member name="Vn" type="UINT8" bitfiled="1" condition="~ASM_INC" />
		<member name="PhyId" type="UINT8" bitfiled="3" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Pch" type="UINT8" bitfiled="1" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Rsvd1" type="UINT8" bitfiled="7" condition="~ASM_INC AND (IBM_PORT)" />
		<member name="Rsvd1" type="UINT8" bitfiled="3" condition="~ASM_INC AND ~(IBM_PORT)" />
		<member name="RawData" type="UINT16"  condition="ASM_INC AND (IBM_PORT)" />
		<member name="RawData" type="UINT8"  condition="ASM_INC AND ~(IBM_PORT)" />
		<member name="LinkData" type="QPI_LINK_DATA"   repeat="[MAX_QPI_PORTS]"/>
	</struct>
	<struct name="TOPOLOGY_TREE_NODE">
		<member name="RawNode" type="UINT32"   />
	</struct>
	<struct name="R3QPI_VN_SEL">
		<member name="IgrVnSel" type="UINT32"   />
		<member name="EgrVnSel" type="UINT32"   />
	</struct>
	<struct name="QPI_CPU_RT">
		<member name="CboOddQpiRt" type="UINT32"   />
		<member name="CboEvenQpiRt" type="UINT32"   />
		<member name="HaQpiRt" type="UINT32"   />
		<member name="R2PcieQpiRt" type="UINT32"   />
		<member name="R3QpiRt" type="UINT32"   repeat="[MAX_R3QPI]"/>
		<member name="R3QpiVnSel" type="R3QPI_VN_SEL"   repeat="[MAX_R3QPI]"/>
		<member name="HaQpiFanOut" type="UINT32"   />
		<member name="R3QpiSnpFanOut" type="UINT32"  condition="~ASM_INC" repeat="[MAX_R3QPI]*[MAX_PORT_IN_R3QPI]"/>
		<member name="R3QpiSnpFanOut" type="UINT32"  condition="ASM_INC" repeat="[MAX_R3QPI * MAX_PORT_IN_R3QPI]"/>
		<member name="QpiAgentRt" type="UINT32"   repeat="[MAX_QPI_PORTS]"/>
	</struct>
	<struct name="QPI_DISC_DATA">
		<member name="TotCpus" type="UINT8"   />
		<member name="CpuList" type="UINT32"   />
		<member name="TotRings" type="UINT8"   />
		<member name="RingNodePairs" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="SocMap" type="UINT8"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="Cpu" type="QPI_CPU_SOCKET_DATA"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="Rings" type="UINT8"  condition="~ASM_INC" repeat="[MAX_RINGS]*[5]"/>
		<member name="RingInfo" type="UINT8"  condition="~ASM_INC" repeat="[MAX_CPU_SOCKETS]*[MAX_RINGS]"/>
		<member name="LinkLoad" type="UINT8"  condition="~ASM_INC" repeat="[MAX_CPU_SOCKETS]*[MAX_QPI_PORTS]"/>
		<member name="CpuTree" type="TOPOLOGY_TREE_NODE"  condition="~ASM_INC" repeat="[MAX_CPU_SOCKETS]*[MAX_TREE_NODES]"/>
		<member name="Rings" type="UINT8"  condition="ASM_INC" repeat="[MAX_RINGS * 5]"/>
		<member name="RingInfo" type="UINT8"  condition="ASM_INC" repeat="[MAX_CPU_SOCKETS * MAX_RINGS]"/>
		<member name="LinkLoad" type="UINT8"  condition="ASM_INC" repeat="[MAX_CPU_SOCKETS * MAX_QPI_PORTS]"/>
		<member name="CpuTree" type="TOPOLOGY_TREE_NODE"  condition="ASM_INC" repeat="[MAX_CPU_SOCKETS * MAX_TREE_NODES]"/>
	</struct>
	<struct name="QPI_SOCKET_DATA">
		<member name="Cpu" type="QPI_CPU_SOCKET_DATA"   repeat="[MAX_CPU_SOCKETS]"/>
		<member name="SbspMinPathTree" type="TOPOLOGY_TREE_NODE"   repeat="[MAX_TREE_NODES]"/>
		<member name="CpuTree" type="TOPOLOGY_TREE_NODE"  condition="~ASM_INC" repeat="[MAX_CPU_SOCKETS]*[MAX_TREE_NODES]"/>
		<member name="CpuTree" type="TOPOLOGY_TREE_NODE"  condition="ASM_INC" repeat="[MAX_CPU_SOCKETS * MAX_TREE_NODES]"/>
		<member name="Route" type="QPI_CPU_RT"   repeat="[MAX_CPU_SOCKETS]"/>
	</struct>
	<struct name="QPI_LEP0">
		<member name="RawData" type="UINT32"   />
	</struct>
	<struct name="QPI_LEP2">
		<member name="RawData" type="UINT8"   />
	</struct>
	<struct name="VID_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="DID_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="PCICMD_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="PCISTS_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="RID_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="CCR_N0_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT8"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="CCR_N0_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="CCR_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="CLSR_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="HDR_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="SVID_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="SDID_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="CAPPTR_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="INTL_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="INTPIN_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="PXPCAPID_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="PXPNXTPTR_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="PXPCAP_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="HDRTYPECTRL_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="MMCFG_BASE_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="MMCFG_BASE_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="MMCFG_LIMIT_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="MMCFG_LIMIT_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="TOMMIOL_OB_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="TSEG_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="TSEG_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE1_BASE_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE1_BASE_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE1_LIMIT_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE1_LIMIT_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE2_BASE_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE2_BASE_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE2_LIMIT_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE2_LIMIT_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="TOLM_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="TOHM_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="TOHM_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="TOMMIOL_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="NCMEM_BASE_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="NCMEM_BASE_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="NCMEM_LIMIT_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="NCMEM_LIMIT_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="MENCMEM_BASE_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="MENCMEM_BASE_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="MENCMEM_LIMIT_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="MENCMEM_LIMIT_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="PXPEXTCAP_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="CPUBUSNO_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="LMMIOL_BASE_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="LMMIOL_LIMIT_IIO_VTD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="LMMIOH_BASE_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="LMMIOH_BASE_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="LMMIOH_LIMIT_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="LMMIOH_LIMIT_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE0_BASE_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE0_BASE_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE0_LIMIT_0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="GENPROTRANGE0_LIMIT_1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="CIPCTRL_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="CIPCTRL_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="CIPSTS_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="CIPDCASAD_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="CIPDCASAD_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="CIPINTRC_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="CIPINTRS_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="VTBAR_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="VTGENCTRL_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT16"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="VTGENCTRL_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="VTISOCHCTRL_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="VTGENCTRL2_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="VTGENCTRL2_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="VTGENCTRL3_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="IOTLBPARTITION_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="VTUNCERRSTS_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="VTUNCERRSTS_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="VTUNCERRMSK_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="VTUNCERRSEV_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="VTUNCERRPTR_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="IIOMISCCTRL_N0_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IIOMISCCTRL_N0_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="IIOMISCCTRL_N1_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IIOMISCCTRL_N1_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="LTDPR_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="CSIPINTRS_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX0_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX0_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX1_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX1_IIO_VTD_HSX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX1_IIO_VTD_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX2_IIO_VTD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX2_IIO_VTD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="IRPEGCREDITS_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="MMCFG_BASE_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="MMCFG_LIMIT_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="CIPINTRC_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP0DELS_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP0DELS_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP1DELS_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP1DELS_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP0DBGRING0_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP0DBGRING0_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP1DBGRING0_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP1DBGRING0_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP0DBGRING1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP1DBGRING1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRPSPAREREGS_IIO_VTD_STRUCT">
		<member name="Data" type="UINT8"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP0RNG_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP1RNG_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRPEGCREDITS_N0_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRPEGCREDITS_N1_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX3_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX4_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="IRP_MISC_DFX5_IIO_VTD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="VID_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="DID_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="PCICMD_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT16"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="PCISTS_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT16"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="RID_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="CCR_N0_CBOBC_MEMSAD_IVT_STRUCT">
		<member name="Data" type="UINT8"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="CCR_N0_CBOBC_MEMSAD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="CCR_N1_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="CLSR_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="~ASM_INC" />
	</struct>
	<struct name="PLAT_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="HDR_CBOBC_MEMSAD_IVT_STRUCT">
		<member name="Data" type="UINT8"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="HDR_CBOBC_MEMSAD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="BIST_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="SVID_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="SDID_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT16"  condition="~ASM_INC" />
	</struct>
	<struct name="CAPPTR_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="INTL_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="INTPIN_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="MINGNT_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="MAXLAT_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT8"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="PAM0123_CBOBC_MEMSAD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="PAM0123_CBOBC_MEMSAD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="PAM456_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="MESEG_BASE_N0_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="MESEG_BASE_N1_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="MESEG_LIMIT_N0_CBOBC_MEMSAD_IVT_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="MESEG_LIMIT_N0_CBOBC_MEMSAD_HSX_BDX_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="MESEG_LIMIT_N1_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_0_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="defined(HSX_HOST) || defined(BDX_HOST) AND ~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_1_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_2_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_3_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_4_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_5_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_6_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_7_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_8_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_9_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_10_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_11_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_12_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_13_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_14_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_15_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_16_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_17_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_18_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="*/">
	</struct>
	<struct name="INTERLEAVE_LIST_19_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="~ASM_INC" />
	</struct>
	<struct name="SMRAMC_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
	<struct name="1 as mode 0 is not supported.">
	</struct>
	<struct name="INTERLEAVE_LIST_CBOBC_MEMSAD_STRUCT">
		<member name="Data" type="UINT32"  condition="IVT_HOST AND ~ASM_INC" />
	</struct>
</HiddenLog>