# MiniRocket FPGA Project - Git Ignore

# ============================================
# Build Artifacts & Binaries
# ============================================

# Compiled binaries
*.o
*.xo
*.xclbin
*.ltx
batch_benchmark
ucr_benchmark
ucr_benchmark_4cu
minirocket_host

# Build directories
build/
build_*/
_x/
_x.*/
logs_*/
.ipcache/
.run/
.Xil/

# HLS validation directories (can be large)
*_hls_validate/
minirocket_hls_validate/

# HLS-specific (ignore build logs)
*.log
*.jou
*.str
*.dir/
*.pb
*.pb3
*_summary

# Specific build logs to ignore
reference_1to1/build_*.log
reference_1to1/hw_build_full.log

# Vitis HLS project files (generated)
reference_1to1/minirocket_hls/
reference_1to1/export_ip.tcl
reference_1to1/vitis_hls.log

# Temporary build files in reference_1to1
reference_1to1/*.cpp
reference_1to1/*.h
reference_1to1/*.hpp
reference_1to1/include/
reference_1to1/minirocket_hls_testbench_loader.cpp
reference_1to1/minirocket_host.cpp
reference_1to1/_x*

# Temporary build files in optimized_version/
optimized_version/package.*

# ============================================
# Large Data Files (Don't commit to repo)
# ============================================

# Trained models (can be regenerated, but keep UCR benchmark models for validation)
*_fpga_model.json
*_fpga_test.json
minirocket_model.json
minirocket_model_test_data.json
minirocket_ucr_model.json
minirocket_ucr_model_test_data.json

# Keep specific UCR benchmark models for reproducibility
!tcl_template/minirocket_gunpoint_model.json
!tcl_template/minirocket_gunpoint_model_test_data.json
!tcl_template/minirocket_italypower_model.json
!tcl_template/minirocket_italypower_model_test_data.json
!tcl_template/minirocket_arrowhead_model.json
!tcl_template/minirocket_arrowhead_model_test_data.json

# Compiled test executables
test_hls
test_cpp

# UCR datasets (download separately)
ucr_data/
*.arff
*.ts

# ============================================
# System & IDE Files
# ============================================

# OS-specific
.DS_Store
Thumbs.db
*.swp
*.swo
*~

# IDE
.vscode/
.idea/
*.code-workspace

# Python
__pycache__/
*.py[cod]
*$py.class
*.so
.Python
*.egg-info/
dist/
.ipynb_checkpoints/

# ============================================
# Xilinx/Vitis Specific
# ============================================

# Vivado
vivado*.log
vivado*.jou
*.cache/
*.hw/
*.ip_user_files/
*.sim/

# Vitis
*.compile_summary
*.link_summary
packaged_kernel*/
tmp_kernel_pack*/
_xocc*/

# ============================================
# Sensitive/Private Information
# ============================================

# Temporary process files
*.pid

# System paths (contains machine-specific info)
# Note: config.cfg is kept as it's needed for builds

# Credentials & keys
*.pem
*.key
credentials.json
.env

# ============================================
# Debug & Investigation Files
# ============================================

# Backup files
*.backup
*.bak

# ============================================
# Keep These Files
# ============================================

# Essential source code
!src/**/*.cpp
!src/**/*.hpp
!src/**/*.h

# Essential scripts
!*.py
!*.sh
!*.tcl

# Configuration (needed for builds)
!config.cfg
!config_4cu.cfg
!CMakeLists.txt
!Makefile

# Documentation
!*.md
!README.md
!LICENSE
!../1to1_vs_optimized_comparison.md

# Example model (small reference)
!example_model.json
