<h1>RISC-V Processor Architecture Project</h1>
<p>Welcome to the RISC-V Processor Architecture project!</p>

<h2>Description</h2>
<p>This project aims to design and implement the architecture of a RISC-V processor on Makerchip, an online platform for digital circuit design and simulation.</p>

<h2>Project Components</h2>
    <ul>
        <li>CPU Labs Setup</li>
        <li>CPU Microarchitecture & Implementation Plan</li>
        <li>PC Logic</li>
        <li>Instruction Memory</li>
        <li>Decode Logic</li>
        <li>Register File Read</li>
        <li>Arithmetic Logic Unit</li>
        <li>Register File Write</li>
        <li>Branch Logic</li>
        <li>Decode Logic</li>
        <li>Arithmetic Logic Unit</li>
        <li>Jump Logic</li>
        <li>Load, Store, and Data Memory</li>
    </ul>

<h2>Project Setup</h2>
    <p>To explore and contribute to the project, visit the Makerchip sandbox linked below:</p>
    <a href="https://www.makerchip.com/sandbox/068foh676/0lOhEP#">Makerchip Sandbox</a>

<h2>Contributing</h2>
    <p>Contributions to this project are welcome! Feel free to fork the repository and submit pull requests with your enhancements or bug fixes.</p>

<h2>License</h2>
    <p>This project is licensed under the MIT License - see the <a href="LICENSE">LICENSE</a> file for details.</p>

