# Undergraduate Internship (APB-AES)
> HW AES-128 with APB Interface

## π“… Project Info
- **Period**: 2024.12.23 ~ 2025.01.15
- **Role**: Hardware Design Intern
- **Stack**: `Verilog-HDL` `APB Protocol` `AES-128`

## π“ Summary
APB(Advanced Peripheral Bus) μΈν„°νμ΄μ¤λ¥Ό κ°–μ¶ **AES-128 μ•”νΈν™” ν•λ“μ›¨μ–΄ IP**λ¥Ό μ„¤κ³„ν• μΈν„΄μ‹­ ν”„λ΅μ νΈμ…λ‹λ‹¤.  
32-bit APB λ²„μ¤λ΅ λ°μ΄ν„°λ¥Ό λ°›μ•„ 128-bit λΈ”λ΅μΌλ΅ λ³€ν™(Packing)ν•κ³ , AES μ½”μ–΄ μ—°μ‚° ν›„ κ²°κ³Όλ¥Ό λ©”λ¨λ¦¬μ— μ €μ¥ν•λ©° μΈν„°λ½νΈλ¥Ό λ°μƒν•λ” μ „μ²΄ SoC κµ¬μ΅°λ¥Ό κµ¬ν„ν–μµλ‹λ‹¤.

## π’΅ Key Modules
- **Cp_ApbIfBlk**: APB Slave Interface λ° λ μ§€μ¤ν„° λ§µν•‘.
- **Cp_WrDtConv / RdDtConv**: Data Width Conversion (32b β†” 128b) λ° Endian μ²λ¦¬.
- **AesCore**: AES-128 μ•”νΈν™” λ΅μ§ μ½”μ–΄.
- **Verification**: `TbTop_CpTop.v` λ“± μ‹λ®¬λ μ΄μ… ν…μ¤νΈλ²¤μΉ.

## π“‚ Artifacts
- RTL Source Code (`AES/`)
- Simulation Testbenches
- Internship Final Report
