

================================================================
== Vitis HLS Report for 'cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2'
================================================================
* Date:           Fri May 26 13:15:55 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a82
* Solution:       solution_cpr (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.066 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_2  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%last = alloca i32 1"   --->   Operation 6 'alloca' 'last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %oupstream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %last"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [../../meth2/cpr.cpp:19]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i14 %i_1" [../../meth2/cpr.cpp:17]   --->   Operation 12 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.20ns)   --->   "%icmp_ln17 = icmp_eq  i14 %i_1, i14 8192" [../../meth2/cpr.cpp:17]   --->   Operation 13 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln17 = add i14 %i_1, i14 1" [../../meth2/cpr.cpp:17]   --->   Operation 15 'add' 'add_ln17' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.body5.split, void %for.end18.exitStub" [../../meth2/cpr.cpp:17]   --->   Operation 16 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../meth2/cpr.cpp:18]   --->   Operation 17 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../meth2/cpr.cpp:11]   --->   Operation 18 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %i_1, i32 12, i32 13" [../../meth2/cpr.cpp:19]   --->   Operation 19 'partselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp_eq  i2 %tmp, i2 0" [../../meth2/cpr.cpp:19]   --->   Operation 20 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %if.else, void %if.then" [../../meth2/cpr.cpp:19]   --->   Operation 21 'br' 'br_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 %i_1, i14 608" [../../meth2/cpr.cpp:23]   --->   Operation 22 'add' 'add_ln23' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i14 %add_ln23" [../../meth2/cpr.cpp:23]   --->   Operation 23 'zext' 'zext_ln23' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_real_addr_1 = getelementptr i32 %x_real, i64 0, i64 %zext_ln23" [../../meth2/cpr.cpp:23]   --->   Operation 24 'getelementptr' 'x_real_addr_1' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_imag_addr_1 = getelementptr i32 %x_imag, i64 0, i64 %zext_ln23" [../../meth2/cpr.cpp:23]   --->   Operation 25 'getelementptr' 'x_imag_addr_1' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%x_real_load_1 = load i14 %x_real_addr_1" [../../meth2/cpr.cpp:23]   --->   Operation 26 'load' 'x_real_load_1' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%x_imag_load_1 = load i14 %x_imag_addr_1" [../../meth2/cpr.cpp:23]   --->   Operation 27 'load' 'x_imag_load_1' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 28 [1/1] (2.20ns)   --->   "%last_1 = icmp_eq  i14 %i_1, i14 8191" [../../meth2/cpr.cpp:24]   --->   Operation 28 'icmp' 'last_1' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln24 = store i1 %last_1, i1 %last" [../../meth2/cpr.cpp:24]   --->   Operation 29 'store' 'store_ln24' <Predicate = (!icmp_ln17 & !icmp_ln19)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.67ns)   --->   "%add_ln20 = add i13 %trunc_ln17, i13 320" [../../meth2/cpr.cpp:20]   --->   Operation 30 'add' 'add_ln20' <Predicate = (!icmp_ln17 & icmp_ln19)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i13 %add_ln20" [../../meth2/cpr.cpp:20]   --->   Operation 31 'zext' 'zext_ln20' <Predicate = (!icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_real_addr = getelementptr i32 %x_real, i64 0, i64 %zext_ln20" [../../meth2/cpr.cpp:20]   --->   Operation 32 'getelementptr' 'x_real_addr' <Predicate = (!icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_imag_addr = getelementptr i32 %x_imag, i64 0, i64 %zext_ln20" [../../meth2/cpr.cpp:20]   --->   Operation 33 'getelementptr' 'x_imag_addr' <Predicate = (!icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%x_real_load = load i14 %x_real_addr" [../../meth2/cpr.cpp:20]   --->   Operation 34 'load' 'x_real_load' <Predicate = (!icmp_ln17 & icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%x_imag_load = load i14 %x_imag_addr" [../../meth2/cpr.cpp:20]   --->   Operation 35 'load' 'x_imag_load' <Predicate = (!icmp_ln17 & icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln17 = store i14 %add_ln17, i14 %i" [../../meth2/cpr.cpp:17]   --->   Operation 36 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body5" [../../meth2/cpr.cpp:17]   --->   Operation 37 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%last_load = load i1 %last"   --->   Operation 52 'load' 'last_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %last_out, i1 %last_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%x_real_load_1 = load i14 %x_real_addr_1" [../../meth2/cpr.cpp:23]   --->   Operation 38 'load' 'x_real_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%x_imag_load_1 = load i14 %x_imag_addr_1" [../../meth2/cpr.cpp:23]   --->   Operation 39 'load' 'x_imag_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %x_real_load_1" [../../meth2/cpr.cpp:23]   --->   Operation 40 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %x_imag_load_1" [../../meth2/cpr.cpp:23]   --->   Operation 41 'bitcast' 'bitcast_ln23_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln23_1, i32 %bitcast_ln23" [../../meth2/cpr.cpp:23]   --->   Operation 42 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %oupstream, i64 %p_s" [../../meth2/cpr.cpp:23]   --->   Operation 43 'write' 'write_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%x_real_load = load i14 %x_real_addr" [../../meth2/cpr.cpp:20]   --->   Operation 45 'load' 'x_real_load' <Predicate = (icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%x_imag_load = load i14 %x_imag_addr" [../../meth2/cpr.cpp:20]   --->   Operation 46 'load' 'x_imag_load' <Predicate = (icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %x_real_load" [../../meth2/cpr.cpp:20]   --->   Operation 47 'bitcast' 'bitcast_ln20' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %x_imag_load" [../../meth2/cpr.cpp:20]   --->   Operation 48 'bitcast' 'bitcast_ln20_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln20_1, i32 %bitcast_ln20" [../../meth2/cpr.cpp:20]   --->   Operation 49 'bitconcatenate' 'p_0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %oupstream, i64 %p_0" [../../meth2/cpr.cpp:20]   --->   Operation 50 'write' 'write_ln20' <Predicate = (icmp_ln19)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc16" [../../meth2/cpr.cpp:21]   --->   Operation 51 'br' 'br_ln21' <Predicate = (icmp_ln19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ oupstream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ last_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
last              (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 000]
trunc_ln17        (trunc            ) [ 000]
icmp_ln17         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln17          (add              ) [ 000]
br_ln17           (br               ) [ 000]
specpipeline_ln18 (specpipeline     ) [ 000]
specloopname_ln11 (specloopname     ) [ 000]
tmp               (partselect       ) [ 000]
icmp_ln19         (icmp             ) [ 011]
br_ln19           (br               ) [ 000]
add_ln23          (add              ) [ 000]
zext_ln23         (zext             ) [ 000]
x_real_addr_1     (getelementptr    ) [ 011]
x_imag_addr_1     (getelementptr    ) [ 011]
last_1            (icmp             ) [ 000]
store_ln24        (store            ) [ 000]
add_ln20          (add              ) [ 000]
zext_ln20         (zext             ) [ 000]
x_real_addr       (getelementptr    ) [ 011]
x_imag_addr       (getelementptr    ) [ 011]
store_ln17        (store            ) [ 000]
br_ln17           (br               ) [ 000]
x_real_load_1     (load             ) [ 000]
x_imag_load_1     (load             ) [ 000]
bitcast_ln23      (bitcast          ) [ 000]
bitcast_ln23_1    (bitcast          ) [ 000]
p_s               (bitconcatenate   ) [ 000]
write_ln23        (write            ) [ 000]
br_ln0            (br               ) [ 000]
x_real_load       (load             ) [ 000]
x_imag_load       (load             ) [ 000]
bitcast_ln20      (bitcast          ) [ 000]
bitcast_ln20_1    (bitcast          ) [ 000]
p_0               (bitconcatenate   ) [ 000]
write_ln20        (write            ) [ 000]
br_ln21           (br               ) [ 000]
last_load         (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="oupstream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oupstream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="last_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="last_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/2 write_ln20/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln0_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_real_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_addr_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="x_imag_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="14" slack="0"/>
<pin id="95" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_addr_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_load_1/1 x_real_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_load_1/1 x_imag_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_real_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="x_imag_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="14" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln17_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln17_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="14" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln17_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="14" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="0" index="3" bw="5" slack="0"/>
<pin id="160" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln19_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln23_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="0"/>
<pin id="173" dir="0" index="1" bw="11" slack="0"/>
<pin id="174" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln23_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="last_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="14" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln24_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln20_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln20_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln17_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="14" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bitcast_ln23_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bitcast_ln23_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bitcast_ln20_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bitcast_ln20_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_0_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="last_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="0"/>
<pin id="251" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="256" class="1005" name="last_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="266" class="1005" name="icmp_ln19_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="270" class="1005" name="x_real_addr_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="1"/>
<pin id="272" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_real_addr_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="x_imag_addr_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="1"/>
<pin id="277" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_addr_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="x_real_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="1"/>
<pin id="282" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_real_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="x_imag_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="1"/>
<pin id="287" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="58" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="50" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="84" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="91" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="110" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="136" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="136" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="169"><net_src comp="155" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="136" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="187"><net_src comp="136" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="139" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="210"><net_src comp="149" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="98" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="104" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="211" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="231"><net_src comp="98" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="104" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="228" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="252"><net_src comp="62" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="259"><net_src comp="66" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="269"><net_src comp="165" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="84" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="278"><net_src comp="91" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="283"><net_src comp="110" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="288"><net_src comp="117" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: oupstream | {2 }
	Port: last_out | {1 }
 - Input state : 
	Port: cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2 : x_real | {1 2 }
	Port: cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2 : x_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		trunc_ln17 : 2
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		tmp : 2
		icmp_ln19 : 3
		br_ln19 : 4
		add_ln23 : 2
		zext_ln23 : 3
		x_real_addr_1 : 4
		x_imag_addr_1 : 4
		x_real_load_1 : 5
		x_imag_load_1 : 5
		last_1 : 2
		store_ln24 : 3
		add_ln20 : 3
		zext_ln20 : 4
		x_real_addr : 5
		x_imag_addr : 5
		x_real_load : 6
		x_imag_load : 6
		store_ln17 : 3
		last_load : 1
		write_ln0 : 2
	State 2
		bitcast_ln23 : 1
		bitcast_ln23_1 : 1
		p_s : 2
		write_ln23 : 3
		bitcast_ln20 : 1
		bitcast_ln20_1 : 1
		p_0 : 2
		write_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln17_fu_149    |    0    |    17   |
|    add   |    add_ln23_fu_171    |    0    |    17   |
|          |    add_ln20_fu_194    |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln17_fu_143   |    0    |    12   |
|   icmp   |    icmp_ln19_fu_165   |    0    |    8    |
|          |     last_1_fu_183     |    0    |    12   |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_70    |    0    |    0    |
|          | write_ln0_write_fu_77 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln17_fu_139   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_155      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln23_fu_177   |    0    |    0    |
|          |    zext_ln20_fu_200   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       p_s_fu_219      |    0    |    0    |
|          |       p_0_fu_236      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    80   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_249      |   14   |
|  icmp_ln19_reg_266  |    1   |
|     last_reg_256    |    1   |
|x_imag_addr_1_reg_275|   14   |
| x_imag_addr_reg_285 |   14   |
|x_real_addr_1_reg_270|   14   |
| x_real_addr_reg_280 |   14   |
+---------------------+--------+
|        Total        |   72   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_70  |  p2  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_98 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_104 |  p0  |   4  |  14  |   56   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  5.2412 ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   49   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   72   |   129  |
+-----------+--------+--------+--------+
