verilog work "full_subtractor_1bit.v"
verilog work "full_subtractor_4bit.v"
verilog work "comparator_4bit_ifcase.v"
