Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 27 14:41:14 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ssdController/counter_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.297        0.000                      0                  152        0.140        0.000                      0                  152        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.297        0.000                      0                  152        0.140        0.000                      0                  152        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutX/outReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.033ns (37.676%)  route 3.363ns (62.324%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.695    10.549    lutX/outReg_reg[10]_0
    SLICE_X12Y8          FDRE                                         r  lutX/outReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.449    14.790    lutX/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  lutX/outReg_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y8          FDRE (Setup_fdre_C_CE)      -0.169    14.846    lutX/outReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutX/outReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.033ns (37.676%)  route 3.363ns (62.324%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.695    10.549    lutX/outReg_reg[10]_0
    SLICE_X12Y8          FDRE                                         r  lutX/outReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.449    14.790    lutX/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  lutX/outReg_reg[4]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y8          FDRE (Setup_fdre_C_CE)      -0.169    14.846    lutX/outReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutfx/outReg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.033ns (38.439%)  route 3.256ns (61.561%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.588    10.442    lutfx/num2_reg[0]_0
    SLICE_X9Y7           FDSE                                         r  lutfx/outReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.449    14.790    lutfx/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  lutfx/outReg_reg[6]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X9Y7           FDSE (Setup_fdse_C_CE)      -0.205    14.810    lutfx/outReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutfx/outReg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.033ns (38.439%)  route 3.256ns (61.561%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.588    10.442    lutfx/num2_reg[0]_0
    SLICE_X9Y7           FDSE                                         r  lutfx/outReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.449    14.790    lutfx/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  lutfx/outReg_reg[7]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X9Y7           FDSE (Setup_fdse_C_CE)      -0.205    14.810    lutfx/outReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutfx/outReg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.033ns (38.509%)  route 3.246ns (61.490%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.579    10.432    lutfx/num2_reg[0]_0
    SLICE_X9Y6           FDSE                                         r  lutfx/outReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.450    14.791    lutfx/clk_IBUF_BUFG
    SLICE_X9Y6           FDSE                                         r  lutfx/outReg_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y6           FDSE (Setup_fdse_C_CE)      -0.205    14.811    lutfx/outReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutfx/outReg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.033ns (38.509%)  route 3.246ns (61.490%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.579    10.432    lutfx/num2_reg[0]_0
    SLICE_X9Y6           FDSE                                         r  lutfx/outReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.450    14.791    lutfx/clk_IBUF_BUFG
    SLICE_X9Y6           FDSE                                         r  lutfx/outReg_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y6           FDSE (Setup_fdse_C_CE)      -0.205    14.811    lutfx/outReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutX/outReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 2.033ns (38.482%)  route 3.250ns (61.518%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.582    10.436    lutX/outReg_reg[10]_0
    SLICE_X12Y9          FDRE                                         r  lutX/outReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.448    14.789    lutX/clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  lutX/outReg_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDRE (Setup_fdre_C_CE)      -0.169    14.845    lutX/outReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutX/outReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 2.033ns (38.482%)  route 3.250ns (61.518%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.582    10.436    lutX/outReg_reg[10]_0
    SLICE_X12Y9          FDRE                                         r  lutX/outReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.448    14.789    lutX/clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  lutX/outReg_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDRE (Setup_fdre_C_CE)      -0.169    14.845    lutX/outReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutfx/outReg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.033ns (38.801%)  route 3.207ns (61.199%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.539    10.393    lutfx/num2_reg[0]_0
    SLICE_X8Y6           FDSE                                         r  lutfx/outReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.450    14.791    lutfx/clk_IBUF_BUFG
    SLICE_X8Y6           FDSE                                         r  lutfx/outReg_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y6           FDSE (Setup_fdse_C_CE)      -0.169    14.847    lutfx/outReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lutfx/outReg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.033ns (38.801%)  route 3.207ns (61.199%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  num2_reg[0]/Q
                         net (fo=71, routed)          0.768     6.377    lutX/Q[0]
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  lutX/g0_b0_i_3/O
                         net (fo=1, routed)           0.489     6.991    lutX/p_1_out[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.571 r  lutX/g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    lutX/g0_b0_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  lutX/g0_b0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    lutX_n_4
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  outReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.799    outReg_reg[7]_i_7_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 f  outReg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.834     8.855    lutX/num2_reg[15][0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.299     9.154 f  lutX/outReg[7]_i_4__0/O
                         net (fo=1, routed)           0.576     9.730    lutX/outReg[7]_i_4__0_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.854 r  lutX/outReg[7]_i_1__0/O
                         net (fo=22, routed)          0.539    10.393    lutfx/num2_reg[0]_0
    SLICE_X8Y6           FDSE                                         r  lutfx/outReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.450    14.791    lutfx/clk_IBUF_BUFG
    SLICE_X8Y6           FDSE                                         r  lutfx/outReg_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y6           FDSE (Setup_fdse_C_CE)      -0.169    14.847    lutfx/outReg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 db0/mid_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db0/out_c_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db0/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  db0/mid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  db0/mid_reg[2]/Q
                         net (fo=1, routed)           0.058     1.674    db0/mid_reg_n_0_[2]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.719 r  db0/out_c_i_1/O
                         net (fo=1, routed)           0.000     1.719    db0/out_c_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  db0/out_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.860     1.987    db0/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db0/out_c_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.091     1.578    db0/out_c_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 db1/mid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/mid_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db1/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  db1/mid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  db1/mid_reg[0]/Q
                         net (fo=1, routed)           0.118     1.733    db1/mid_reg_n_0_[0]
    SLICE_X0Y15          FDCE                                         r  db1/mid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.860     1.987    db1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db1/mid_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.075     1.562    db1/mid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 db2/mid_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/out_c_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db2/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  db2/mid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.128     1.602 f  db2/mid_reg[2]/Q
                         net (fo=1, routed)           0.054     1.657    db2/mid_reg_n_0_[2]
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.099     1.756 r  db2/out_c_i_1__1/O
                         net (fo=1, routed)           0.000     1.756    db2/out_c_i_1__1_n_0
    SLICE_X3Y14          FDCE                                         r  db2/out_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.861     1.988    db2/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  db2/out_c_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.565    db2/out_c_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 db2/mid_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/mid_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db2/clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  db2/mid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  db2/mid_reg[1]/Q
                         net (fo=2, routed)           0.127     1.765    db2/p_0_in
    SLICE_X3Y14          FDCE                                         r  db2/mid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.861     1.988    db2/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  db2/mid_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.075     1.562    db2/mid_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 db1/mid_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/out_c_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db1/mid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  db1/mid_reg[1]/Q
                         net (fo=2, routed)           0.075     1.677    db1/p_0_in
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.099     1.776 r  db1/out_c_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    db1/out_c_i_1__0_n_0
    SLICE_X0Y15          FDCE                                         r  db1/out_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.860     1.987    db1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db1/out_c_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.092     1.566    db1/out_c_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/out_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.492%)  route 0.168ns (47.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db0/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db0/out_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  db0/out_c_reg/Q
                         net (fo=4, routed)           0.168     1.783    db3/FlX
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  db3/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    db3_n_1
    SLICE_X5Y15          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.092     1.599    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/out_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.640%)  route 0.167ns (47.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db0/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db0/out_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  db0/out_c_reg/Q
                         net (fo=4, routed)           0.167     1.782    db2/FlX
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  db2/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    db2_n_3
    SLICE_X5Y15          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.091     1.598    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 db3/mid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/mid_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    db3/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  db3/mid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  db3/mid_reg[0]/Q
                         net (fo=1, routed)           0.163     1.802    db3/mid_reg_n_0_[0]
    SLICE_X2Y12          FDCE                                         r  db3/mid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.862     1.989    db3/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  db3/mid_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.090     1.565    db3/mid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 db0/out_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.199%)  route 0.177ns (48.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db0/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db0/out_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  db0/out_c_reg/Q
                         net (fo=4, routed)           0.177     1.792    db2/FlX
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  db2/op[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    db2_n_2
    SLICE_X5Y14          FDRE                                         r  op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  op_reg[0]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.092     1.600    op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 db0/out_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.058%)  route 0.178ns (48.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.591     1.474    db0/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  db0/out_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  db0/out_c_reg/Q
                         net (fo=4, routed)           0.178     1.793    db2/FlX
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  db2/op[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    db2_n_1
    SLICE_X5Y14          FDRE                                         r  op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  op_reg[1]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091     1.599    op_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    db0/mid_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    db0/mid_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    db0/mid_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    db0/out_c_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    db1/mid_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    db1/mid_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    db1/mid_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    db1/out_c_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    db2/mid_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   lutY/outReg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12   lutY/outReg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   lutY/outReg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   lutY/outReg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   lutY/outReg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12   lutY/outReg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12   lutY/outReg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    num1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   num1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   num1_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    db0/mid_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    db0/mid_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    db0/mid_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    db0/out_c_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    db1/mid_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    db1/mid_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    db1/mid_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    db1/out_c_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y8    lutX/outReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y8    lutX/outReg_reg[4]/C



