

================================================================
== Vivado HLS Report for 'aes128_shift_rows_hw'
================================================================
* Date:           Tue Apr  9 20:29:30 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|  117|    9|  117|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1         |    8|  116|  2 ~ 29  |          -|          -|      4|    no    |
        | + Loop 1.1      |    0|   27|         9|          -|          -| 0 ~ 3 |    no    |
        |  ++ Loop 1.1.1  |    6|    6|         2|          -|          -|      3|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (!exitcond1_i)
	2  / (exitcond1_i)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i)
	3  / (exitcond_i)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %aes128_shift_row_hw.exit" [AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_2, %aes128_shift_row_hw.exit.loopexit ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 9 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 11 'add' 'i_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i3 %i to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 13 'trunc' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %tmp to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 15 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_s" [AES_HLS_ECE1155/src/aes_hw.cpp:94->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 16 'getelementptr' 'state_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sum_i2 = or i4 %tmp, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:99->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 17 'or' 'sum_i2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sum_i2_cast = zext i4 %sum_i2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:99->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 18 'zext' 'sum_i2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 %sum_i2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:99->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 19 'getelementptr' 'state_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:96->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 20 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:119]   --->   Operation 21 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %1 ], [ %i_3, %6 ]"   --->   Operation 22 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_i_cast = zext i2 %i_i to i3" [AES_HLS_ECE1155/src/aes_hw.cpp:96->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 23 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%exitcond1_i = icmp eq i3 %i_i_cast, %i" [AES_HLS_ECE1155/src/aes_hw.cpp:96->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 24 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.56ns)   --->   "%i_3 = add i2 %i_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:96->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 26 'add' 'i_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %aes128_shift_row_hw.exit.loopexit, label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:96->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (2.32ns)   --->   "%tmp_6 = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 28 'load' 'tmp_6' <Predicate = (!exitcond1_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %aes128_shift_row_hw.exit"   --->   Operation 29 'br' <Predicate = (exitcond1_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 30 [1/2] (2.32ns)   --->   "%tmp_6 = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 30 'load' 'tmp_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 31 [1/1] (1.76ns)   --->   "br label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.88>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%j_i = phi i2 [ 0, %3 ], [ %j, %5 ]"   --->   Operation 32 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %j_i, -1" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 33 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 34 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.56ns)   --->   "%j = add i2 %j_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %6, label %5" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sum2_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 %j)" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 37 'bitconcatenate' 'sum2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%sum2_i_cast = zext i4 %sum2_i to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 38 'zext' 'sum2_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 %sum2_i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 39 'getelementptr' 'state_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 40 'load' 'state_load' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 41 [1/1] (2.32ns)   --->   "store i8 %tmp_6, i8* %state_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:99->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 41 'store' <Predicate = (exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:96->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 42 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 43 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 43 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%sum4_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 %j_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 44 'bitconcatenate' 'sum4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%sum4_i_cast = zext i4 %sum4_i to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 45 'zext' 'sum4_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 %sum4_i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 46 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (2.32ns)   --->   "store i8 %state_load, i8* %state_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 47 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:98->AES_HLS_ECE1155/src/aes_hw.cpp:118]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7   (br               ) [ 0111111]
i            (phi              ) [ 0011111]
exitcond     (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
i_2          (add              ) [ 0111111]
StgValue_12  (br               ) [ 0000000]
tmp_5        (trunc            ) [ 0001111]
tmp          (bitconcatenate   ) [ 0000000]
tmp_s        (zext             ) [ 0000000]
state_addr   (getelementptr    ) [ 0001111]
sum_i2       (or               ) [ 0000000]
sum_i2_cast  (zext             ) [ 0000000]
state_addr_1 (getelementptr    ) [ 0001111]
StgValue_20  (br               ) [ 0011111]
StgValue_21  (ret              ) [ 0000000]
i_i          (phi              ) [ 0001000]
i_i_cast     (zext             ) [ 0000000]
exitcond1_i  (icmp             ) [ 0011111]
empty_5      (speclooptripcount) [ 0000000]
i_3          (add              ) [ 0011111]
StgValue_27  (br               ) [ 0000000]
StgValue_29  (br               ) [ 0111111]
tmp_6        (load             ) [ 0000011]
StgValue_31  (br               ) [ 0011111]
j_i          (phi              ) [ 0000011]
exitcond_i   (icmp             ) [ 0011111]
empty_6      (speclooptripcount) [ 0000000]
j            (add              ) [ 0011111]
StgValue_36  (br               ) [ 0000000]
sum2_i       (bitconcatenate   ) [ 0000000]
sum2_i_cast  (zext             ) [ 0000000]
state_addr_2 (getelementptr    ) [ 0000001]
StgValue_41  (store            ) [ 0000000]
StgValue_42  (br               ) [ 0011111]
state_load   (load             ) [ 0000000]
sum4_i       (bitconcatenate   ) [ 0000000]
sum4_i_cast  (zext             ) [ 0000000]
state_addr_3 (getelementptr    ) [ 0000000]
StgValue_47  (store            ) [ 0000000]
StgValue_48  (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="state_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="4" slack="0"/>
<pin id="30" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="state_addr_1_gep_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="8" slack="0"/>
<pin id="35" dir="0" index="1" bw="1" slack="0"/>
<pin id="36" dir="0" index="2" bw="4" slack="0"/>
<pin id="37" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_6/3 state_load/5 StgValue_41/5 StgValue_47/6 "/>
</bind>
</comp>

<comp id="45" class="1004" name="state_addr_2_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="state_addr_3_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/6 "/>
</bind>
</comp>

<comp id="62" class="1005" name="i_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="1"/>
<pin id="64" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_i_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="1"/>
<pin id="76" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_i_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="j_i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="1"/>
<pin id="87" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="j_i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="2" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exitcond_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_5_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_s_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sum_i2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_i2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sum_i2_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i2_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_i_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond1_i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="1"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exitcond_i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="j_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sum2_i_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="3"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_i/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum2_i_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_i_cast/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sum4_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="4"/>
<pin id="180" dir="0" index="2" bw="2" slack="1"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum4_i/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sum4_i_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_i_cast/6 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmp_5_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="3"/>
<pin id="199" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="state_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="state_addr_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="3"/>
<pin id="210" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_6_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="j_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="234" class="1005" name="state_addr_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="16" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="39"><net_src comp="16" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="45" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="40" pin="3"/><net_sink comp="40" pin=1"/></net>

<net id="61"><net_src comp="53" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="66" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="101"><net_src comp="66" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="66" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="66" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="130"><net_src comp="113" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="33" pin=2"/></net>

<net id="140"><net_src comp="78" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="62" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="78" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="89" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="89" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="159" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="85" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="195"><net_src comp="103" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="200"><net_src comp="109" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="206"><net_src comp="26" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="211"><net_src comp="33" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="219"><net_src comp="147" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="224"><net_src comp="40" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="232"><net_src comp="159" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="237"><net_src comp="45" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {5 6 }
 - Input state : 
	Port: aes128_shift_rows_hw : state | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_2 : 1
		StgValue_12 : 2
		tmp_5 : 1
		tmp : 2
		tmp_s : 3
		state_addr : 4
		sum_i2 : 3
		sum_i2_cast : 3
		state_addr_1 : 4
	State 3
		i_i_cast : 1
		exitcond1_i : 2
		i_3 : 1
		StgValue_27 : 3
	State 4
	State 5
		exitcond_i : 1
		j : 1
		StgValue_36 : 2
		sum2_i : 2
		sum2_i_cast : 3
		state_addr_2 : 4
		state_load : 5
	State 6
		sum4_i_cast : 1
		state_addr_3 : 2
		StgValue_47 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     i_2_fu_103     |    0    |    12   |
|    add   |     i_3_fu_147     |    0    |    10   |
|          |      j_fu_159      |    0    |    10   |
|----------|--------------------|---------|---------|
|          |   exitcond_fu_97   |    0    |    9    |
|   icmp   | exitcond1_i_fu_141 |    0    |    9    |
|          |  exitcond_i_fu_153 |    0    |    8    |
|----------|--------------------|---------|---------|
|   trunc  |    tmp_5_fu_109    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_113     |    0    |    0    |
|bitconcatenate|    sum2_i_fu_165   |    0    |    0    |
|          |    sum4_i_fu_177   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_s_fu_121    |    0    |    0    |
|          | sum_i2_cast_fu_132 |    0    |    0    |
|   zext   |   i_i_cast_fu_137  |    0    |    0    |
|          | sum2_i_cast_fu_172 |    0    |    0    |
|          | sum4_i_cast_fu_184 |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |    sum_i2_fu_126   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    58   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_2_reg_192    |    3   |
|     i_3_reg_216    |    2   |
|     i_i_reg_74     |    2   |
|      i_reg_62      |    3   |
|     j_i_reg_85     |    2   |
|      j_reg_229     |    2   |
|state_addr_1_reg_208|    4   |
|state_addr_2_reg_234|    4   |
| state_addr_reg_203 |    4   |
|    tmp_5_reg_197   |    2   |
|    tmp_6_reg_221   |    8   |
+--------------------+--------+
|        Total       |   36   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_40 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_40 |  p1  |   2  |   8  |   16   ||    9    |
|     i_reg_62     |  p0  |   2  |   3  |    6   ||    9    |
|    j_i_reg_85    |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   46   || 7.21325 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   54   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   36   |   112  |
+-----------+--------+--------+--------+
