#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Dec 16 14:44:12 2024
# Process ID         : 14304
# Current directory  : C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1
# Command line       : vivado.exe -log cpu_ahb_if.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_ahb_if.tcl
# Log file           : C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1/cpu_ahb_if.vds
# Journal file       : C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1\vivado.jou
# Running On         : LAPTOP-19VJSGFB
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 25595 MB
# Swap memory        : 4194 MB
# Total Virtual      : 29790 MB
# Available Virtual  : 13154 MB
#-----------------------------------------------------------
source cpu_ahb_if.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Gamefile/application/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mips_core:1.0'. The one found in IP location 'c:/Users/user/AppData/Roaming/Xilinx/ip_repo' will take precedence over the same IP in location c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/utils_1/imports/synth_1/cpu_ahb_if.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/utils_1/imports/synth_1/cpu_ahb_if.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cpu_ahb_if -part xc7z020clg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'fp_add' is locked:
* IP definition 'Floating-point (7.1)' for IP 'fp_add' (customized with software release 2017.3) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'fp_mul' is locked:
* IP definition 'Floating-point (7.1)' for IP 'fp_mul' (customized with software release 2017.3) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.691 ; gain = 468.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_ahb_if' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/cpu_ahb_if.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/cpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_pipe' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/if_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'sram' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/sram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/sram.v:1]
WARNING: [Synth 8-7071] port 'addr_out' of module 'sram' is unconnected for instance 'instr_mem' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/if_pipe.v:62]
WARNING: [Synth 8-7023] instance 'instr_mem' of module 'sram' has 7 connections declared, but only 6 given [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/if_pipe.v:62]
INFO: [Synth 8-6155] done synthesizing module 'if_pipe' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/if_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_pipe' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'rf' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/rf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rf' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/rf.v:1]
WARNING: [Synth 8-7071] port 'rd_data' of module 'rf' is unconnected for instance 'rf' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_pipe.v:96]
WARNING: [Synth 8-7023] instance 'rf' of module 'rf' has 15 connections declared, but only 14 given [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_pipe.v:96]
INFO: [Synth 8-6157] synthesizing module 'fp_rf' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/fp_rf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fp_rf' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/fp_rf.v:3]
WARNING: [Synth 8-7071] port 'fp_rd_data' of module 'fp_rf' is unconnected for instance 'fp_rf' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_pipe.v:114]
WARNING: [Synth 8-7023] instance 'fp_rf' of module 'fp_rf' has 13 connections declared, but only 12 given [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_pipe.v:114]
INFO: [Synth 8-6157] synthesizing module 'id_dcu' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_dcu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_dcu.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_dcu.v:294]
INFO: [Synth 8-6155] done synthesizing module 'id_dcu' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_dcu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_pipe' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_pipe' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ex_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'fp_add' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1/.Xil/Vivado-14304-LAPTOP-19VJSGFB/realtime/fp_add_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fp_add' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1/.Xil/Vivado-14304-LAPTOP-19VJSGFB/realtime/fp_add_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fp_mul' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1/.Xil/Vivado-14304-LAPTOP-19VJSGFB/realtime/fp_mul_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fp_mul' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1/.Xil/Vivado-14304-LAPTOP-19VJSGFB/realtime/fp_mul_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ex_pipe' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ex_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_pipe' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/mem_pipe.v:1]
WARNING: [Synth 8-7071] port 'addr_out' of module 'sram' is unconnected for instance 'data_mem' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/mem_pipe.v:116]
WARNING: [Synth 8-7023] instance 'data_mem' of module 'sram' has 7 connections declared, but only 6 given [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/mem_pipe.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mem_pipe' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/mem_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/forwarding_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/forwarding_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/cpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ahb_ctrl' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ahb_ctrl.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ahb_ctrl' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ahb_ctrl.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ahb_if' (0#1) [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/cpu_ahb_if.v:1]
WARNING: [Synth 8-3848] Net rd_data in module/entity rf does not have driver. [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/rf.v:25]
WARNING: [Synth 8-3848] Net fp_rd_data in module/entity fp_rf does not have driver. [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/fp_rf.v:30]
WARNING: [Synth 8-7137] Register mem_data_fp_xm_reg in module ex_pipe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ex_pipe.v:114]
WARNING: [Synth 8-7137] Register fp_operation_mw_reg in module mem_pipe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/mem_pipe.v:108]
WARNING: [Synth 8-7137] Register mem_read_mw_reg in module mem_pipe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/mem_pipe.v:109]
WARNING: [Synth 8-7129] Port fp_rd_data[31] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[30] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[29] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[28] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[27] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[26] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[25] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[24] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[23] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[22] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[21] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[20] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[19] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[18] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[17] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[16] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[15] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[14] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[13] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[12] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[11] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[10] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[9] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[8] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[7] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[6] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[5] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[4] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[3] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[2] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[1] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[0] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[31] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[30] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[29] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[28] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[27] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[26] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[25] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[24] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[23] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[22] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[21] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[20] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[19] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[18] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[17] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[16] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[15] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[14] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[13] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[12] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[11] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[10] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[9] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[8] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[7] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[6] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[5] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[4] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[3] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[2] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[1] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data[0] in module rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HSEL in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HBURST[2] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HBURST[1] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HBURST[0] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HTRANS[1] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HTRANS[0] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HSIZE[2] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HSIZE[1] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HSIZE[0] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HPROT[3] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HPROT[2] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HPROT[1] in module cpu_ahb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_HPROT[0] in module cpu_ahb_if is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.512 ; gain = 588.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.512 ; gain = 588.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.512 ; gain = 588.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1160.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/ip/fp_add/fp_add/fp_add_in_context.xdc] for cell 'cpu_top/EXE/fp_add'
Finished Parsing XDC File [c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/ip/fp_add/fp_add/fp_add_in_context.xdc] for cell 'cpu_top/EXE/fp_add'
Parsing XDC File [c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/ip/fp_mul/fp_mul/fp_mul_in_context.xdc] for cell 'cpu_top/EXE/fp_mul'
Finished Parsing XDC File [c:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/ip/fp_mul/fp_mul/fp_mul_in_context.xdc] for cell 'cpu_top/EXE/fp_mul'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1248.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1248.363 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1248.363 ; gain = 676.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1248.363 ; gain = 676.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu_top/EXE/fp_add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_top/EXE/fp_mul. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1248.363 ; gain = 676.496
---------------------------------------------------------------------------------
WARNING: [Synth 8-6430] The Block RAM "sram:/mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-327] inferring latch for variable 'forwardA_data_reg' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/forwarding_unit.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'forwardB_data_reg' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/forwarding_unit.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'forwardA_data_fp_reg' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/forwarding_unit.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'forwardB_data_fp_reg' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/forwarding_unit.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'ahb_read_data_reg' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ahb_ctrl.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'ahb_im_addr_reg' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ahb_ctrl.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'ahb_dm_addr_reg' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ahb_ctrl.v:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1248.363 ; gain = 676.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 83    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 28    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 80    
	  11 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port fp_rd_data[31] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[30] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[29] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[28] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[27] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[26] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[25] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[24] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[23] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[22] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[21] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[20] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[19] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[18] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[17] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[16] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[15] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[14] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[13] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[12] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[11] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[10] in module fp_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port fp_rd_data[9] in module fp_rf is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM IF/instr_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM IF/instr_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM IF/instr_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM MEM/data_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM MEM/data_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM MEM/data_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM IF/instr_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM MEM/data_mem/mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.086 ; gain = 713.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cpu_top     | IF/instr_mem/mem_reg | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|cpu_top     | MEM/data_mem/mem_reg | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1370.695 ; gain = 798.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1375.691 ; gain = 803.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cpu_top     | IF/instr_mem/mem_reg | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|cpu_top     | MEM/data_mem/mem_reg | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance cpu_top/IF/instr_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpu_top/IF/instr_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpu_top/MEM/data_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpu_top/MEM/data_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.867 ; gain = 848.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1598.129 ; gain = 1026.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1598.129 ; gain = 1026.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1598.129 ; gain = 1026.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1598.129 ; gain = 1026.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1602.152 ; gain = 1030.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1602.152 ; gain = 1030.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fp_add        |         1|
|2     |fp_mul        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |fp_add   |     1|
|2     |fp_mul   |     1|
|3     |BUFG     |     6|
|4     |CARRY4   |    40|
|5     |LUT1     |     3|
|6     |LUT2     |    90|
|7     |LUT3     |   247|
|8     |LUT4     |    49|
|9     |LUT5     |   405|
|10    |LUT6     |  2306|
|11    |MUXF7    |   960|
|12    |MUXF8    |    64|
|13    |RAMB36E1 |     4|
|14    |FDCE     |  2596|
|15    |FDRE     |    35|
|16    |LD       |   182|
|17    |IBUF     |    67|
|18    |OBUF     |    34|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1602.152 ; gain = 1030.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1602.152 ; gain = 942.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1602.152 ; gain = 1030.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1604.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1608.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 182 instances were transformed.
  LD => LDCE: 182 instances

Synth Design complete | Checksum: 43c58e10
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1608.352 ; gain = 1272.395
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1608.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.runs/synth_1/cpu_ahb_if.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cpu_ahb_if_utilization_synth.rpt -pb cpu_ahb_if_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 14:45:06 2024...
