name: hdlconvertor_p328
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module ram_model (
	address,
	write,
	chip_select,
	data
);
	parameter data_width = 8;
	parameter ram_depth = 256;
	localparam addr_width = clogb2(ram_depth);
	input [(addr_width - 1):0] address;
	input write;
	input chip_select;
	inout [(data_width - 1):0] data;
	function integer clogb2;
		input reg [31:0] value;
		begin
			value = (value - 1);
			for (clogb2 = 0; (value > 0); clogb2 = (clogb2 + 1))
				value = (value >> 1);
		end
	endfunction
	wire [((0 >= (ram_depth - 1)) ? (((data_width - 1) >= 0) ? ((((0 >= (ram_depth - 1)) ? (2 - ram_depth) : ram_depth) * (((data_width - 1) >= 0) ? data_width : (2 - data_width))) + (((ram_depth - 1) * (((data_width - 1) >= 0) ? data_width : (2 - data_width))) - 1)) : ((((0 >= (ram_depth - 1)) ? (2 - ram_depth) : ram_depth) * ((0 >= (data_width - 1)) ? (2 - data_width) : data_width)) + (((data_width - 1) + ((ram_depth - 1) * ((0 >= (data_width - 1)) ? (2 - data_width) : data_width))) - 1))) : (((data_width - 1) >= 0) ? (((((ram_depth - 1) >= 0) ? ram_depth : (2 - ram_depth)) * (((data_width - 1) >= 0) ? data_width : (2 - data_width))) + -1) : (((((ram_depth - 1) >= 0) ? ram_depth : (2 - ram_depth)) * ((0 >= (data_width - 1)) ? (2 - data_width) : data_width)) + ((data_width - 1) - 1)))):((0 >= (ram_depth - 1)) ? (((data_width - 1) >= 0) ? ((ram_depth - 1) * (((data_width - 1) >= 0) ? data_width : (2 - data_width))) : ((data_width - 1) + ((ram_depth - 1) * ((0 >= (data_width - 1)) ? (2 - data_width) : data_width)))) : (((data_width - 1) >= 0) ? 0 : (data_width - 1)))] data_store;
endmodule
