<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>hs-mannheim.de</spirit:vendor>
  <spirit:library>divebits</spirit:library>
  <spirit:name>divebits_AXIS_Master</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DiveBits_out</spirit:name>
      <spirit:busType spirit:vendor="hs-mannheim.de" spirit:library="divebits" spirit:name="DiveBits" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="hs-mannheim.de" spirit:library="divebits" spirit:name="DiveBits_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>db_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>db_data_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>db_clock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>db_clock_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.DiveBits_out" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.DB_DAISY_CHAIN&apos;))=true">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DiveBits_in</spirit:name>
      <spirit:busType spirit:vendor="hs-mannheim.de" spirit:library="divebits" spirit:name="DiveBits" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="hs-mannheim.de" spirit:library="divebits" spirit:name="DiveBits_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="master"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>db_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>db_data_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>db_clock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>db_clock_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>divebits_AXIS_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6e3fa605</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>divebits_AXIS_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6e3fa605</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>142d2e3e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>75905035</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>db_clock_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>db_data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>db_clock_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>db_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DB_ADDRESS</spirit:name>
        <spirit:displayName>Db Address</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DB_ADDRESS" spirit:minimum="1" spirit:maximum="4094" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DB_TYPE</spirit:name>
        <spirit:displayName>Db Type</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DB_TYPE" spirit:minimum="2020" spirit:maximum="2020" spirit:rangeType="long">2020</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DB_NUM_DATA_WORDS</spirit:name>
        <spirit:displayName>Db Num Data Words</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DB_NUM_DATA_WORDS" spirit:minimum="32" spirit:maximum="256" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DB_DATA_WIDTH</spirit:name>
        <spirit:displayName>Db Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DB_DATA_WIDTH" spirit:minimum="32" spirit:maximum="1024" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>DB_DAISY_CHAIN</spirit:name>
        <spirit:displayName>Db Daisy Chain</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DB_DAISY_CHAIN">true</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_66dfdaef</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_90ee0cc7</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/divebits_receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/divebits_AXIS_Master_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c3120bc8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/divebits_receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/divebits_AXIS_Master_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/divebits_AXIS_Master_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_142d2e3e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/divebits_AXIS_Master_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>DiveBits AXI Stream Master</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">divebits_AXIS_Master_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DB_ADDRESS</spirit:name>
      <spirit:displayName>Db Address</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DB_ADDRESS" spirit:minimum="1" spirit:maximum="4094" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DB_TYPE</spirit:name>
      <spirit:displayName>Db Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DB_TYPE" spirit:minimum="2020" spirit:maximum="2020" spirit:rangeType="long">2020</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DB_NUM_DATA_WORDS</spirit:name>
      <spirit:displayName>Number of data words</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DB_NUM_DATA_WORDS" spirit:choiceRef="choice_list_66dfdaef">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DB_DATA_WIDTH</spirit:name>
      <spirit:displayName>Data word width (32..1024)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DB_DATA_WIDTH" spirit:choiceRef="choice_list_90ee0cc7">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DB_DAISY_CHAIN</spirit:name>
      <spirit:displayName>Daisy-chaining possible</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DB_DAISY_CHAIN">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/DiveBits</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>divebits_AXIS_Master_v1.0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_2</xilinx:autoFamilySupportLevel>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:divebits_AXIS_Master:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-08-07T19:14:47Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb70c40_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d40490a_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efd4ca_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@985ac78_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a212c5_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef65ce1_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67778b87_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d740b1_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f90abe7_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35345bc9_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfad35e_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b924a55_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7032d8db_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9e0e69_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c80cb_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4232c9e6_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0cf043_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ea8dae_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27885544_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421b253a_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b37cb20_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f42a75_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61211757_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9bacff_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58704471_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2384080_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65490273_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f94a592_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5a3c2_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea4de54_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17686a13_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6520a075_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29675b5f_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b3827a_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4dd248_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0b5f57_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a945bc0_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf4d41e_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee313c7_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4a3156_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5873da21_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bece7c0_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523517c6_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b06ce3_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b74bb0_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3479deeb_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd5cc01_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f23a732_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bca6f3_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c116dd_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d8dd3a_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c94a978_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579fe593_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af7032_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a64e24a_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290e9591_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af8d7a_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf1a237_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7c6e37_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797ac0f4_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7460f2d6_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f492ea_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5a8f5f_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438d1890_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6e5c06_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289f1ce8_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7c6cca_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27238719_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f13aaf8_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a79662_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e36410_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d42fe06_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56964ba7_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177d0bad_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a29ee9_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f07dce8_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610cd318_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d953874_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f0ba63_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6fc68_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483c9f0_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1712b2b3_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545c6810_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7354e8_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2258909e_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a8a725_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6dfcb5_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bdca24_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1faf94_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c33bcfa_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a806531_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ffb9f4_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c99b3b0_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f258cf_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51512b_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e39c684_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d10e743_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ad9256_ARCHIVE_LOCATION">/home/willenbe/Projekte/divebits-dev/IP/divebits_AXIS_Master</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="28ae9162"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="91315744"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0518918b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b9ca0f13"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7c153aca"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
