INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_5/project_5.srcs/sources_1/new/bitCompare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitCompare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_5/project_5.srcs/sources_1/new/lab03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab03
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_5/project_5.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_5/project_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
