# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_uart_tx_top_time_impl.v" \
"../../../../../uart.srcs/sources_1/new/uart_tx_top.v" \
"../../../../../uart.srcs/sources_1/new/uart_txd.v" \
"../../../../../uart.srcs/sim_1/new/tb_uart_tx_top.v" \

# Do not sort compile order
nosort
