\hypertarget{struct_i_w_d_g___handle_type_def}{}\doxysection{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_i_w_d_g___handle_type_def}\index{IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}}


I\+W\+DG Handle Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+iwdg.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ad3fd4c46ef1e9b842328ca4e3290708e}{Instance}}
\item 
\mbox{\hyperlink{struct_i_w_d_g___init_type_def}{I\+W\+D\+G\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ae308075a425af205912feb4059c6f213}{Init}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I\+W\+DG Handle Structure definition. 

Definition at line 60 of file stm32f4xx\+\_\+hal\+\_\+iwdg.\+h.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_i_w_d_g___handle_type_def_ae308075a425af205912feb4059c6f213}\label{struct_i_w_d_g___handle_type_def_ae308075a425af205912feb4059c6f213}} 
\index{IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_i_w_d_g___init_type_def}{I\+W\+D\+G\+\_\+\+Init\+Type\+Def}} I\+W\+D\+G\+\_\+\+Handle\+Type\+Def\+::\+Init}

I\+W\+DG required parameters 

Definition at line 64 of file stm32f4xx\+\_\+hal\+\_\+iwdg.\+h.

\mbox{\Hypertarget{struct_i_w_d_g___handle_type_def_ad3fd4c46ef1e9b842328ca4e3290708e}\label{struct_i_w_d_g___handle_type_def_ad3fd4c46ef1e9b842328ca4e3290708e}} 
\index{IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}}$\ast$ I\+W\+D\+G\+\_\+\+Handle\+Type\+Def\+::\+Instance}

Register base address ~\newline
 

Definition at line 62 of file stm32f4xx\+\_\+hal\+\_\+iwdg.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__iwdg_8h}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}\end{DoxyCompactItemize}
