
*** Running vivado
    with args -log soc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source soc_top.tcl -notrace
Command: synth_design -top soc_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 106475 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:38]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:41]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:43]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:45]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:47]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:49]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:51]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:53]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:77]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:79]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:82]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:84]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:87]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:89]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:92]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:94]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:97]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:99]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:102]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:104]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:107]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:109]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:112]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:114]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:117]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:119]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:122]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:124]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:127]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:129]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:132]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:134]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:137]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:140]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:143]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:149]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:151]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:153]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:155]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:157]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:159]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:161]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:163]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:164]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:171]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:173]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:175]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:177]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:182]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:188]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:190]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:192]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:194]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:196]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:203]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:204]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:205]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:208]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:209]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:210]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:213]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:214]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:215]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:216]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:217]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:218]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:221]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:222]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:223]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:224]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:225]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:226]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:227]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:229]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:230]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:231]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:234]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:235]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:236]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:237]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:238]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:239]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:240]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:243]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:244]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:245]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:248]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:249]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:250]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:251]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:252]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:253]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:254]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:255]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:256]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:257]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:260]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:261]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/weinijuan/cpu/IP/MAC/utility.v:262]
INFO: [Common 17-14] Message 'Synth 8-2644' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1870.781 ; gain = 210.656 ; free physical = 2334 ; free virtual = 9042
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_top' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/weinijuan/open/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/home/weinijuan/open/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [/home/weinijuan/cpu/IP/myCPU/mycpu_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cpu_sram' [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlb_' [/home/weinijuan/cpu/IP/myCPU/tlb_.sv:3]
WARNING: [Synth 8-5858] RAM tlb_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-87] always_comb on 's1_index_reg' did not result in combinational logic [/home/weinijuan/cpu/IP/myCPU/tlb_.sv:58]
WARNING: [Synth 8-87] always_comb on 's0_index_reg' did not result in combinational logic [/home/weinijuan/cpu/IP/myCPU/tlb_.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'tlb_' (2#1) [/home/weinijuan/cpu/IP/myCPU/tlb_.sv:3]
INFO: [Synth 8-6157] synthesizing module 'csr_' [/home/weinijuan/cpu/IP/myCPU/csr_.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'csr_' (3#1) [/home/weinijuan/cpu/IP/myCPU/csr_.sv:15]
INFO: [Synth 8-6157] synthesizing module 'addr_trans' [/home/weinijuan/cpu/IP/myCPU/addr_trans.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'addr_trans' (4#1) [/home/weinijuan/cpu/IP/myCPU/addr_trans.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Pipeline' [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
	Parameter reset_value bound to: 469762044 - type: integer 
	Parameter isPc bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline' (5#1) [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:508]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:508]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:553]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:553]
INFO: [Synth 8-6157] synthesizing module 'Pipeline__parameterized0' [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
	Parameter reset_value bound to: 0 - type: integer 
	Parameter isPc bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline__parameterized0' (5#1) [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Control' [/home/weinijuan/cpu/IP/myCPU/Control.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Control' (6#1) [/home/weinijuan/cpu/IP/myCPU/Control.sv:4]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/weinijuan/cpu/IP/myCPU/regfile.sv:3]
INFO: [Synth 8-6085] Hierarchical reference on 'rf' stops possible memory inference [/home/weinijuan/cpu/IP/myCPU/regfile.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (7#1) [/home/weinijuan/cpu/IP/myCPU/regfile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [/home/weinijuan/cpu/IP/myCPU/ImmGen.sv:2]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/ImmGen.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (8#1) [/home/weinijuan/cpu/IP/myCPU/ImmGen.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [/home/weinijuan/cpu/IP/myCPU/Forwarding.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (9#1) [/home/weinijuan/cpu/IP/myCPU/Forwarding.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [/home/weinijuan/cpu/IP/myCPU/Comparator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (10#1) [/home/weinijuan/cpu/IP/myCPU/Comparator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'HazardDetect' [/home/weinijuan/cpu/IP/myCPU/HazardDetect.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetect' (11#1) [/home/weinijuan/cpu/IP/myCPU/HazardDetect.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pipeline__parameterized1' [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
	Parameter reset_value bound to: 0 - type: integer 
	Parameter isPc bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline__parameterized1' (11#1) [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1121]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1121]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1129]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1129]
INFO: [Synth 8-6157] synthesizing module 'mux_1h' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 3 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h' (12#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/weinijuan/cpu/IP/myCPU/alu.sv:396]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/weinijuan/cpu/IP/myCPU/div.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signed_to_abs' [/home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'signed_to_abs' (13#1) [/home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (14#1) [/home/weinijuan/cpu/IP/myCPU/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized0' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 16 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized0' (14#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [/home/weinijuan/cpu/IP/myCPU/alu.sv:396]
INFO: [Synth 8-6157] synthesizing module 'extend_store' [/home/weinijuan/cpu/IP/myCPU/extend_store.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_store.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_store.sv:14]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_store.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'extend_store' (16#1) [/home/weinijuan/cpu/IP/myCPU/extend_store.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1433]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1435]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1435]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1454]
INFO: [Synth 8-6157] synthesizing module 'Pipeline__parameterized2' [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
	Parameter reset_value bound to: 0 - type: integer 
	Parameter isPc bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline__parameterized2' (16#1) [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'extend_memData' [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:15]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:15]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:26]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:37]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:37]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:48]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:48]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:59]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:59]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:70]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'extend_memData' (17#1) [/home/weinijuan/cpu/IP/myCPU/extend_memData.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1585]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1585]
INFO: [Synth 8-6157] synthesizing module 'Pipeline__parameterized3' [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
	Parameter reset_value bound to: 0 - type: integer 
	Parameter isPc bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline__parameterized3' (17#1) [/home/weinijuan/cpu/IP/myCPU/Pipeline.sv:2]
INFO: [Synth 8-6085] Hierarchical reference on 'rf' stops possible memory inference [/home/weinijuan/cpu/IP/myCPU/regfile.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1736]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1736]
WARNING: [Synth 8-3848] Net wdata_inst in module/entity cpu_sram does not have driver. [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu_sram' (18#1) [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:3]
WARNING: [Synth 8-7023] instance 'cpu_sram_u' of module 'cpu_sram' has 34 connections declared, but only 33 given [/home/weinijuan/cpu/IP/myCPU/mycpu_top.sv:108]
INFO: [Synth 8-6157] synthesizing module 'sram_to_axi' [/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v:394]
	Parameter I_NUM_WAY bound to: 2 - type: integer 
	Parameter I_BYTES_PER_LINE bound to: 16 - type: integer 
	Parameter I_NUM_LINE bound to: 256 - type: integer 
	Parameter D_NUM_WAY bound to: 2 - type: integer 
	Parameter D_BYTES_PER_LINE bound to: 16 - type: integer 
	Parameter D_NUM_LINE bound to: 256 - type: integer 
	Parameter I_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter I_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter I_TAG_WIDTH bound to: 20 - type: integer 
	Parameter I_WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter I_BANK_NUM_WIDTH bound to: 2 - type: integer 
	Parameter I_LINE_WIDTH bound to: 128 - type: integer 
	Parameter D_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter D_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter D_TAG_WIDTH bound to: 20 - type: integer 
	Parameter D_WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter D_BANK_NUM_WIDTH bound to: 2 - type: integer 
	Parameter D_LINE_WIDTH bound to: 128 - type: integer 
	Parameter BURST_FIXED bound to: 2'b00 
	Parameter BURST_INCR bound to: 2'b01 
	Parameter I_AXI_LEN bound to: 8'b00000011 
	Parameter D_AXI_LEN bound to: 8'b00000011 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v:605]
INFO: [Synth 8-6157] synthesizing module 'cache' [/home/weinijuan/cpu/IP/myCPU/cache.v:3]
	Parameter NUM_WAY bound to: 2 - type: integer 
	Parameter BYTES_PER_LINE bound to: 16 - type: integer 
	Parameter NUM_LINE bound to: 256 - type: integer 
	Parameter NUM_WAY_WIDTH bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter INDEX_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
	Parameter WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter BITS_PER_LINE bound to: 128 - type: integer 
	Parameter BANK_NUM_WIDTH bound to: 2 - type: integer 
	Parameter STATE_NUM bound to: 6 - type: integer 
	Parameter STATE_BITS bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter LOOKUP bound to: 3'b001 
	Parameter MISS bound to: 3'b010 
	Parameter DIRTY_MISS bound to: 3'b011 
	Parameter REPLACE bound to: 3'b100 
	Parameter REFILL bound to: 3'b101 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/weinijuan/cpu/IP/myCPU/cache.v:156]
INFO: [Synth 8-6157] synthesizing module 'cache_table' [/home/weinijuan/cpu/IP/myCPU/cache_table.v:3]
	Parameter NUM_WAY bound to: 2 - type: integer 
	Parameter BYTES_PER_LINE bound to: 16 - type: integer 
	Parameter NUM_LINE bound to: 256 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter INDEX_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
	Parameter WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter BITS_PER_LINE bound to: 128 - type: integer 
	Parameter BANK_NUM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram' [/home/weinijuan/cpu/IP/myCPU/bram.v:1]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WRITE_BYTE bound to: 1 - type: integer 
	Parameter WE_WIDTH bound to: 4 - type: integer 
	Parameter num_bytes bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram' (19#1) [/home/weinijuan/cpu/IP/myCPU/bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'bram__parameterized0' [/home/weinijuan/cpu/IP/myCPU/bram.v:1]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WRITE_BYTE bound to: 0 - type: integer 
	Parameter WE_WIDTH bound to: 1 - type: integer 
	Parameter num_bytes bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram__parameterized0' (19#1) [/home/weinijuan/cpu/IP/myCPU/bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized1' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized1' (19#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized2' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 2 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized2' (19#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized3' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 2 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized3' (19#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized4' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 2 - type: integer 
	Parameter data_width bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized4' (19#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cache_table' (20#1) [/home/weinijuan/cpu/IP/myCPU/cache_table.v:3]
INFO: [Synth 8-6157] synthesizing module 'addr_parse' [/home/weinijuan/cpu/IP/myCPU/addr_parse.v:1]
	Parameter BYTES_PER_LINE bound to: 16 - type: integer 
	Parameter NUM_LINE bound to: 256 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter INDEX_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_parse' (21#1) [/home/weinijuan/cpu/IP/myCPU/addr_parse.v:1]
INFO: [Synth 8-6157] synthesizing module 'isolate_rightmost' [/home/weinijuan/cpu/IP/myCPU/isolate_rightmost.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isolate_rightmost' (22#1) [/home/weinijuan/cpu/IP/myCPU/isolate_rightmost.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized5' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 6 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized5' (22#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'replace_way_gen' [/home/weinijuan/cpu/IP/myCPU/replace_way_gen.v:4]
	Parameter NUM_WAY bound to: 2 - type: integer 
	Parameter LFSR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bin_to_1h' [/home/weinijuan/cpu/IP/myCPU/bin_to_1h.v:1]
	Parameter OUTPUT_WIDTH bound to: 2 - type: integer 
	Parameter INPUT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_1h' (23#1) [/home/weinijuan/cpu/IP/myCPU/bin_to_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/weinijuan/cpu/IP/myCPU/lfsr.v:3]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter all_taps bound to: 1056'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011000000000000000000000000000001010000000000000000000000000000100100000000000000000000000000010010000000000000000000000000001000010000000000000000000000000100000100000000000000000000000010001110000000000000000000000001000010000000000000000000000000100000010000000000000000000000010000000010000000000000000000001000001010010000000000000000000100000000110100000000000000000010000000010101000000000000000001000000000000010000000000000000100000000001011000000000000000010000000000000100000000000000001000000000010000000000000000000100000000000001001100000000000010000000000000000100000000000001000000000000000000100000000000100000000000000000000100000000010000000000000000010000000000001000000000000000000011010000000100000000000000000000010000000010000000000000000000100011000001000000000000000000000100110000100000000000000000000000010000010000000000000000000000000010001000000000000000000000001010010100000000000000000000000000010010000000000000000000000001100010 
	Parameter taps bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (24#1) [/home/weinijuan/cpu/IP/myCPU/lfsr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'replace_way_gen' (25#1) [/home/weinijuan/cpu/IP/myCPU/replace_way_gen.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized6' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 3 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized6' (25#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized7' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 3 - type: integer 
	Parameter data_width bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized7' (25#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized8' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 3 - type: integer 
	Parameter data_width bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized8' (25#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized9' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized9' (25#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized10' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 3 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized10' (25#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cache' (26#1) [/home/weinijuan/cpu/IP/myCPU/cache.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized11' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 4 - type: integer 
	Parameter data_width bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized11' (26#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_wr' [/home/weinijuan/cpu/IP/myCPU/axi_wr.v:3]
	Parameter D_BYTES_PER_LINE bound to: 16 - type: integer 
	Parameter D_WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter D_BANK_NUM_WIDTH bound to: 2 - type: integer 
	Parameter D_LINE_WIDTH bound to: 128 - type: integer 
	Parameter NUM_STATE bound to: 5 - type: integer 
	Parameter STATE_WIDTH bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter AW_W bound to: 3'b001 
	Parameter AW bound to: 3'b010 
	Parameter W bound to: 3'b011 
	Parameter WAIT bound to: 3'b100 
	Parameter BURST_FIXED bound to: 2'b00 
	Parameter BURST_INCR bound to: 2'b01 
	Parameter D_AXI_LEN bound to: 8'b00000011 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/weinijuan/cpu/IP/myCPU/axi_wr.v:26]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/weinijuan/cpu/IP/myCPU/axi_wr.v:57]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/weinijuan/cpu/IP/myCPU/axi_wr.v:67]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized12' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 5 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized12' (26#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1h__parameterized13' [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
	Parameter num_port bound to: 2 - type: integer 
	Parameter data_width bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1h__parameterized13' (26#1) [/home/weinijuan/cpu/IP/myCPU/mux_1h.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi_wr' (27#1) [/home/weinijuan/cpu/IP/myCPU/axi_wr.v:3]
WARNING: [Synth 8-6014] Unused sequential element rvalid_reg_reg was removed.  [/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v:615]
INFO: [Synth 8-6155] done synthesizing module 'sram_to_axi' (28#1) [/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v:394]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (29#1) [/home/weinijuan/cpu/IP/myCPU/mycpu_top.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'arlen' does not match port width (8) of module 'mycpu_top' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:617]
WARNING: [Synth 8-689] width (4) of port connection 'awlen' does not match port width (8) of module 'mycpu_top' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:633]
WARNING: [Synth 8-7023] instance 'cpu_mid' of module 'mycpu_top' has 45 connections declared, but only 39 given [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:609]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_0' [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/axi_clock_converter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_0' (30#1) [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/axi_clock_converter_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_slave_mux' [/home/weinijuan/cpu/IP/AMBA/axi_mux_syn.v:37]
INFO: [Synth 8-6157] synthesizing module 'nb_sync_fifo_mux' [/home/weinijuan/cpu/IP/AMBA/axi_mux_syn.v:1034]
	Parameter FIFO_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nb_sync_fifo_mux' (31#1) [/home/weinijuan/cpu/IP/AMBA/axi_mux_syn.v:1034]
WARNING: [Synth 8-6014] Unused sequential element rd_data_pre_sel_reg was removed.  [/home/weinijuan/cpu/IP/AMBA/axi_mux_syn.v:987]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave_mux' (32#1) [/home/weinijuan/cpu/IP/AMBA/axi_mux_syn.v:37]
INFO: [Synth 8-6157] synthesizing module 'spi_flash_ctrl' [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:34]
	Parameter S_IDLE bound to: 10'b0000000001 
	Parameter S_IOREAD bound to: 10'b0000000010 
	Parameter S_CSTURN bound to: 10'b0000000100 
	Parameter S_ADDR bound to: 10'b0000001000 
	Parameter S_DATA bound to: 10'b0000010000 
	Parameter S_WAITBUS bound to: 10'b0000100000 
	Parameter S_PDENTER bound to: 10'b0001000000 
	Parameter S_PDEXIT bound to: 10'b0010000000 
	Parameter S_STARTUP bound to: 10'b0100000000 
	Parameter S_PWRDOWN bound to: 10'b1000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:317]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:317]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:434]
INFO: [Synth 8-6157] synthesizing module 'simple_spi_top' [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:526]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:601]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:601]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo4' [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:839]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo4' (33#1) [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:839]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:688]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:688]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:721]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:721]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi_top' (34#1) [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:526]
INFO: [Synth 8-6155] done synthesizing module 'spi_flash_ctrl' (35#1) [/home/weinijuan/cpu/IP/SPI/godson_sbridge_spi.v:34]
INFO: [Synth 8-6157] synthesizing module 'confreg' [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:254]
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:212]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:213]
WARNING: [Synth 8-6014] Unused sequential element buf_burst_reg was removed.  [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:214]
WARNING: [Synth 8-6014] Unused sequential element buf_lock_reg was removed.  [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:215]
WARNING: [Synth 8-6014] Unused sequential element buf_cache_reg was removed.  [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:216]
WARNING: [Synth 8-6014] Unused sequential element buf_prot_reg was removed.  [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:217]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (36#1) [/home/weinijuan/cpu/IP/CONFREG/confreg_syn.v:43]
WARNING: [Synth 8-689] width (2) of port connection 's_awlock' does not match port width (1) of module 'confreg' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:1039]
WARNING: [Synth 8-689] width (2) of port connection 's_arlock' does not match port width (1) of module 'confreg' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:1059]
INFO: [Synth 8-6157] synthesizing module 'ethernet_top' [/home/weinijuan/cpu/IP/MAC/ethernet_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_top' [/home/weinijuan/cpu/IP/MAC/mac_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'RegFile2_64x16' [/home/weinijuan/cpu/IP/MAC/mac_top.v:411]
	Parameter BITS bound to: 16 - type: integer 
	Parameter word_depth bound to: 64 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegFile2_64x16' (37#1) [/home/weinijuan/cpu/IP/MAC/mac_top.v:411]
INFO: [Synth 8-6157] synthesizing module 'MAC_AXI' [/home/weinijuan/cpu/IP/MAC/mac_axi.v:34]
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter TFIFODEPTH bound to: 9 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter TCDEPTH bound to: 1 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'MAC' [/home/weinijuan/cpu/IP/MAC/mac.v:34]
	Parameter CSRWIDTH bound to: 32 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter TFIFODEPTH bound to: 9 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter TCDEPTH bound to: 1 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'DMA' [/home/weinijuan/cpu/IP/MAC/dma.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'DMA' (38#1) [/home/weinijuan/cpu/IP/MAC/dma.v:34]
INFO: [Synth 8-6157] synthesizing module 'TLSM' [/home/weinijuan/cpu/IP/MAC/tlsm.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
WARNING: [Synth 8-6014] Unused sequential element ft22_reg was removed.  [/home/weinijuan/cpu/IP/MAC/tlsm.v:673]
INFO: [Synth 8-6155] done synthesizing module 'TLSM' (39#1) [/home/weinijuan/cpu/IP/MAC/tlsm.v:34]
INFO: [Synth 8-6157] synthesizing module 'TFIFO' [/home/weinijuan/cpu/IP/MAC/tfifo.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter CACHEDEPTH bound to: 1 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
	Parameter CCWIDTH bound to: 48 - type: integer 
	Parameter CSWIDTH bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TFIFO' (40#1) [/home/weinijuan/cpu/IP/MAC/tfifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'TC' [/home/weinijuan/cpu/IP/MAC/tc.v:34]
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'TC' (41#1) [/home/weinijuan/cpu/IP/MAC/tc.v:34]
INFO: [Synth 8-6157] synthesizing module 'BD' [/home/weinijuan/cpu/IP/MAC/bd.v:34]
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'BD' (42#1) [/home/weinijuan/cpu/IP/MAC/bd.v:34]
INFO: [Synth 8-6157] synthesizing module 'RC' [/home/weinijuan/cpu/IP/MAC/rc.v:34]
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'RC' (43#1) [/home/weinijuan/cpu/IP/MAC/rc.v:34]
INFO: [Synth 8-6157] synthesizing module 'RFIFO' [/home/weinijuan/cpu/IP/MAC/rfifo.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter CACHEDEPTH bound to: 2 - type: integer 
	Parameter CSWIDTH bound to: 23 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wadg_0_r_reg was removed.  [/home/weinijuan/cpu/IP/MAC/rfifo.v:384]
WARNING: [Synth 8-6014] Unused sequential element wadg_r_reg was removed.  [/home/weinijuan/cpu/IP/MAC/rfifo.v:385]
WARNING: [Synth 8-6014] Unused sequential element wad_reg was removed.  [/home/weinijuan/cpu/IP/MAC/rfifo.v:412]
WARNING: [Synth 8-6014] Unused sequential element stat_reg was removed.  [/home/weinijuan/cpu/IP/MAC/rfifo.v:424]
INFO: [Synth 8-6155] done synthesizing module 'RFIFO' (44#1) [/home/weinijuan/cpu/IP/MAC/rfifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'RLSM' [/home/weinijuan/cpu/IP/MAC/rlsm.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'RLSM' (45#1) [/home/weinijuan/cpu/IP/MAC/rlsm.v:34]
INFO: [Synth 8-6157] synthesizing module 'CSR' [/home/weinijuan/cpu/IP/MAC/csr.v:34]
	Parameter CSRWIDTH bound to: 32 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'CSR' (46#1) [/home/weinijuan/cpu/IP/MAC/csr.v:34]
INFO: [Synth 8-6157] synthesizing module 'RSTC' [/home/weinijuan/cpu/IP/MAC/rstc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RSTC' (47#1) [/home/weinijuan/cpu/IP/MAC/rstc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (48#1) [/home/weinijuan/cpu/IP/MAC/mac.v:34]
INFO: [Synth 8-6157] synthesizing module 'MAC2AXI' [/home/weinijuan/cpu/IP/MAC/mac2axi.v:34]
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter MACDATAWIDTH bound to: 32 - type: integer 
	Parameter MACADDRESSWIDTH bound to: 32 - type: integer 
	Parameter CSRDATAWIDTH bound to: 32 - type: integer 
	Parameter CSRADDRESSWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MACDATA2AXI' [/home/weinijuan/cpu/IP/MAC/macdata2axi.v:34]
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter MACDATAWIDTH bound to: 32 - type: integer 
	Parameter MACADDRESSWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MACDATA2AXI' (49#1) [/home/weinijuan/cpu/IP/MAC/macdata2axi.v:34]
INFO: [Synth 8-6157] synthesizing module 'MACCSR2AXI' [/home/weinijuan/cpu/IP/MAC/maccsr2axi.v:34]
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter CSRDATAWIDTH bound to: 32 - type: integer 
	Parameter CSRADDRESSWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MACCSR2AXI' (50#1) [/home/weinijuan/cpu/IP/MAC/maccsr2axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC2AXI' (51#1) [/home/weinijuan/cpu/IP/MAC/mac2axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC_AXI' (52#1) [/home/weinijuan/cpu/IP/MAC/mac_axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (53#1) [/home/weinijuan/cpu/IP/MAC/mac_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'dpram_512x32' [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/dpram_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dpram_512x32' (54#1) [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/dpram_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_top' (55#1) [/home/weinijuan/cpu/IP/MAC/ethernet_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_33' [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/clk_pll_33_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_33' (56#1) [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/clk_pll_33_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (57#1) [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_0' [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_0' (58#1) [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_axi_32' [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/mig_axi_32_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_axi_32' (59#1) [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/realtime/mig_axi_32_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_axi' of module 'mig_axi_32' has 66 connections declared, but only 65 given [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:1415]
INFO: [Synth 8-6157] synthesizing module 'dma_master' [/home/weinijuan/cpu/IP/DMA/dma.v:39]
	Parameter READ_IDLE bound to: 4'b0000 
	Parameter READ_READY bound to: 4'b0001 
	Parameter GET_ORDER bound to: 4'b0010 
	Parameter READ_ORDER bound to: 4'b0011 
	Parameter FINISH_READ_ORDER bound to: 4'b0100 
	Parameter R_DDR_WAIT bound to: 4'b0101 
	Parameter READ_DDR bound to: 4'b0110 
	Parameter READ_DDR_END bound to: 4'b0111 
	Parameter READ_DEV bound to: 4'b1000 
	Parameter READ_DEV_END bound to: 4'b1001 
	Parameter READ_STEP_END bound to: 4'b1010 
	Parameter WRITE_IDLE bound to: 4'b0000 
	Parameter W_DDR_WAIT bound to: 4'b0001 
	Parameter WRITE_DDR bound to: 4'b0010 
	Parameter WRITE_DDR_END bound to: 4'b0011 
	Parameter W_DMA_WAIT bound to: 4'b0100 
	Parameter WRITE_DMA bound to: 4'b0101 
	Parameter WRITE_DMA_END bound to: 4'b0110 
	Parameter WRITE_STEP_END bound to: 4'b0111 
WARNING: [Synth 8-6014] Unused sequential element write_dma_to_ddr_reg was removed.  [/home/weinijuan/cpu/IP/DMA/dma.v:436]
INFO: [Synth 8-6155] done synthesizing module 'dma_master' (60#1) [/home/weinijuan/cpu/IP/DMA/dma.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi2apb_misc' [/home/weinijuan/cpu/IP/APB_DEV/apb_dev_top_with_nand.v:36]
	Parameter ADDR_APB bound to: 20 - type: integer 
	Parameter DATA_APB bound to: 8 - type: integer 
	Parameter L_ADDR bound to: 64 - type: integer 
	Parameter L_ID bound to: 8 - type: integer 
	Parameter L_DATA bound to: 128 - type: integer 
	Parameter L_MASK bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi2apb_bridge' [/home/weinijuan/cpu/IP/AMBA/axi2apb.v:36]
	Parameter L_ADDR_APB bound to: 20 - type: integer 
	Parameter CSR_RW_SM_IDLE bound to: 4'b0001 
	Parameter CSR_RW_SM_GET_AXI_ADDR bound to: 4'b0010 
	Parameter CSR_RW_SM_SEND_AXI_RSP bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [/home/weinijuan/cpu/IP/AMBA/axi2apb.v:337]
WARNING: [Synth 8-6014] Unused sequential element apb_wr_size_reg was removed.  [/home/weinijuan/cpu/IP/AMBA/axi2apb.v:201]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_bridge' (61#1) [/home/weinijuan/cpu/IP/AMBA/axi2apb.v:36]
INFO: [Synth 8-6157] synthesizing module 'apb_mux2' [/home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v:38]
	Parameter ADDR_APB bound to: 20 - type: integer 
	Parameter DATA_APB bound to: 8 - type: integer 
	Parameter DATA_APB_32 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arb_2_1' [/home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v:185]
INFO: [Synth 8-6155] done synthesizing module 'arb_2_1' (62#1) [/home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v:185]
INFO: [Synth 8-6155] done synthesizing module 'apb_mux2' (63#1) [/home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v:38]
INFO: [Synth 8-6157] synthesizing module 'UART_TOP' [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v:39]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v:36]
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
	Parameter s_send_guard1 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v:36]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v:34]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (64#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (65#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (66#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v:34]
	Parameter Tp bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (67#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v:34]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v:36]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v:36]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (68#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v:36]
WARNING: [Synth 8-6014] Unused sequential element rbit_in_reg was removed.  [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v:115]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (69#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (70#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'UART_TOP' (71#1) [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'nand_module' [/home/weinijuan/cpu/IP/APB_DEV/nand_module.v:34]
INFO: [Synth 8-6157] synthesizing module 'NAND_top' [/home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v:34]
	Parameter NAND_IDLE bound to: 5'b00000 
	Parameter COMMAND_IN bound to: 5'b00001 
	Parameter ADDR_4_RD_WR bound to: 5'b00010 
	Parameter ADDR_4_ERASE_ID bound to: 5'b01010 
	Parameter READ_START bound to: 5'b00011 
	Parameter READ_WAIT bound to: 5'b00100 
	Parameter READ_WAIT_2 bound to: 5'b00110 
	Parameter READ_TRANSFER bound to: 5'b00111 
	Parameter WRITE_START bound to: 5'b10000 
	Parameter WRITE_DATA bound to: 5'b10001 
	Parameter PROGRAM bound to: 5'b10010 
	Parameter PROGRAM_FAIL bound to: 5'b10011 
	Parameter READ_ID bound to: 5'b10100 
	Parameter READ_STATUS bound to: 5'b10101 
	Parameter ID_TO_STATUS bound to: 5'b10110 
	Parameter ERASE bound to: 5'b10111 
	Parameter WAIT_ERASE bound to: 5'b11000 
	Parameter ERASE_FAIL bound to: 5'b11001 
	Parameter RESET bound to: 5'b11010 
	Parameter WAIT_RESET bound to: 5'b11011 
WARNING: [Synth 8-6014] Unused sequential element NAND_ACK_reg was removed.  [/home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v:424]
INFO: [Synth 8-6155] done synthesizing module 'NAND_top' (72#1) [/home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v:34]
INFO: [Synth 8-6155] done synthesizing module 'nand_module' (73#1) [/home/weinijuan/cpu/IP/APB_DEV/nand_module.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_misc' (74#1) [/home/weinijuan/cpu/IP/APB_DEV/apb_dev_top_with_nand.v:36]
WARNING: [Synth 8-3848] Net EJTAG_TDO in module/entity soc_top does not have driver. [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:91]
WARNING: [Synth 8-3848] Net UART_RI in module/entity soc_top does not have driver. [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:561]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (75#1) [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:36]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[19]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[18]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[17]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[16]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[15]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[14]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[13]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[12]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[11]
WARNING: [Synth 8-3331] design nand_module has unconnected port nand_dma_ack_i
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[7]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[6]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port lcr[7]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[4]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[31]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[30]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[29]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[28]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[27]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[26]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[25]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[24]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[23]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[22]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[21]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[20]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awburst[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awburst[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlock[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlock[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_wlast
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[31]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[30]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[29]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[28]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[27]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[26]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[25]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[24]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[23]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[22]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[21]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[20]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arburst[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arburst[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlock[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlock[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[3]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[2]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[3]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[2]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port order_addr_in[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port order_addr_in[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[3]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[1]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[3]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[1]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awsize_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awsize_i[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2101.766 ; gain = 441.641 ; free physical = 2196 ; free virtual = 8910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.672 ; gain = 450.547 ; free physical = 2239 ; free virtual = 8951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.672 ; gain = 450.547 ; free physical = 2239 ; free virtual = 8951
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2113.641 ; gain = 0.000 ; free physical = 2195 ; free virtual = 8911
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'AXI_CLK_CONVERTER'
Finished Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'AXI_CLK_CONVERTER'
Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/axi_interconnect_0/axi_interconnect_0/axi_interconnect_0_in_context.xdc] for cell 'mig_axi_interconnect'
Finished Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/axi_interconnect_0/axi_interconnect_0/axi_interconnect_0_in_context.xdc] for cell 'mig_axi_interconnect'
Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/clk_pll_33/clk_pll_33/clk_pll_33_in_context.xdc] for cell 'clk_pll_33'
Finished Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/clk_pll_33/clk_pll_33/clk_pll_33_in_context.xdc] for cell 'clk_pll_33'
Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/clk_wiz_0_loongson/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_pll_1'
Finished Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/clk_wiz_0_loongson/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_pll_1'
Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_tx'
Finished Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_tx'
Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_rx'
Finished Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/.Xil/Vivado-106408-weinijuan-A29R/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_rx'
Parsing XDC File [/home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc] for cell 'mig_axi'
Finished Parsing XDC File [/home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc] for cell 'mig_axi'
Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc]
WARNING: [Vivado 12-507] No nets matched 'EJTAG_TCK_IBUF'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:186]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:191]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:191]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:191]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:191]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:192]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:192]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:193]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:193]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:194]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:194]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:194]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:194]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:195]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:195]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:195]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:195]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:196]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:196]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:197]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:197]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:198]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:198]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_pll_33'. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:199]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc:199]
Finished Parsing XDC File [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/weinijuan/cpu/fpga/loongson/soc_up.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2325.297 ; gain = 0.000 ; free physical = 1999 ; free virtual = 8716
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2325.297 ; gain = 0.000 ; free physical = 1999 ; free virtual = 8716
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'AXI_CLK_CONVERTER' at clock pin 'm_axi_aclk' is different from the actual clock period '30.303', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mig_axi_interconnect' at clock pin 'INTERCONNECT_ACLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 2176 ; free virtual = 8914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 2176 ; free virtual = 8914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/mig_axi_32_in_context.xdc, line 93).
Applied set_property DONT_TOUCH = true for AXI_CLK_CONVERTER. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mig_axi_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll_33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ETHERNET_TOP/dpram_512x32_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ETHERNET_TOP/dpram_512x32_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mig_axi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 2176 ; free virtual = 8914
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1167]
INFO: [Synth 8-5544] ROM "wstrb_mem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wstrb_mem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'd_cache'. This will prevent further optimization [/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v:721]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'spi_flash_ctrl'
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dsm_reg' in module 'DMA'
INFO: [Synth 8-802] inferred FSM for state register 'lsm_reg' in module 'TLSM'
INFO: [Synth 8-5544] ROM "addv_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifobe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/weinijuan/cpu/IP/MAC/tfifo.v:586]
INFO: [Synth 8-5544] ROM "tlev_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tsm_reg' in module 'TC'
INFO: [Synth 8-5544] ROM "pmux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/weinijuan/cpu/IP/MAC/rc.v:434]
INFO: [Synth 8-802] inferred FSM for state register 'rsm_reg' in module 'RC'
INFO: [Synth 8-5544] ROM "bcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tpsm_reg' in module 'CSR'
INFO: [Synth 8-802] inferred FSM for state register 'rpsm_reg' in module 'CSR'
INFO: [Synth 8-5544] ROM "tapcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/weinijuan/cpu/IP/DMA/dma.v:630]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/weinijuan/cpu/IP/DMA/dma.v:482]
INFO: [Synth 8-4471] merging register 'axi_s_rvalid_reg' into 'axi_s_rlast_reg' [/home/weinijuan/cpu/IP/AMBA/axi2apb.v:203]
INFO: [Synth 8-802] inferred FSM for state register 'csr_rw_sm_reg' in module 'axi2apb_bridge'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v:97]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v:133]
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v:533]
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "HOLD_NUM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HOLD_NUM" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 's0_index_reg' [/home/weinijuan/cpu/IP/myCPU/tlb_.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 's1_index_reg' [/home/weinijuan/cpu/IP/myCPU/tlb_.sv:58]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               S_PWRDOWN |                       1000000000 |                       1000000000
                S_PDEXIT |                       0010000000 |                       0010000000
               S_STARTUP |                       0100000000 |                       0100000000
                  S_IDLE |                       0000000001 |                       0000000001
                S_IOREAD |                       0000000010 |                       0000000010
               S_WAITBUS |                       0000100000 |                       0000100000
                S_CSTURN |                       0000000100 |                       0000000100
                  S_ADDR |                       0000001000 |                       0000001000
                  S_DATA |                       0000010000 |                       0000010000
               S_PDENTER |                       0001000000 |                       0001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_state_reg' in module 'spi_flash_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DSM_IDLE |                              001 |                               00
                  iSTATE |                              010 |                               10
*
                 DSM_CH1 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dsm_reg' using encoding 'one-hot' in module 'DMA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LSM_IDLE |                        000000001 |                             0000
                LSM_DES0 |                        000000010 |                             0010
                LSM_DES1 |                        100000000 |                             0011
                LSM_DES2 |                        010000000 |                             0100
                LSM_BUF1 |                        000100000 |                             0110
                LSM_DES3 |                        001000000 |                             0101
                LSM_BUF2 |                        000010000 |                             0111
                 LSM_NXT |                        000001000 |                             1010
                  iSTATE |                        000000100 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lsm_reg' using encoding 'one-hot' in module 'TLSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          TSM_IDLE_TCSMT |                        000000001 |                             0000
                TSM_PREA |                        100000000 |                             0001
                 TSM_SFD |                        010000000 |                             0010
                TSM_INFO |                        001000000 |                             0011
                 TSM_PAD |                        000100000 |                             0100
                 TSM_CRC |                        000010000 |                             0101
                 TSM_JAM |                        000001000 |                             0111
               TSM_FLUSH |                        000000100 |                             1000
                  iSTATE |                        000000010 |                             1001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tsm_reg' using encoding 'one-hot' in module 'TC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          RSM_IDLE_RCSMT |                       0001000000 |                             0000
                 RSM_SFD |                       0010000000 |                             0001
                RSM_DEST |                       0000100000 |                             0010
              RSM_SOURCE |                       0000000001 |                             0011
              RSM_LENGTH |                       0000001000 |                             0100
                RSM_INFO |                       0000010000 |                             0101
                RSM_SUCC |                       0000000010 |                             0110
                 RSM_INT |                       0100000000 |                             0111
                RSM_INT1 |                       1000000000 |                             1000
                  iSTATE |                       0000000100 |                             1001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rsm_reg' using encoding 'one-hot' in module 'RC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PSM_STOP |                              001 |                               10
                  iSTATE |                              100 |                               00
*
             PSM_SUSPEND |                              010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tpsm_reg' using encoding 'one-hot' in module 'CSR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PSM_STOP |                              001 |                               10
                  iSTATE |                              010 |                               00
*
             PSM_SUSPEND |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rpsm_reg' using encoding 'one-hot' in module 'CSR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          CSR_RW_SM_IDLE |                             0001 |                             0001
  CSR_RW_SM_GET_AXI_ADDR |                             0010 |                             0010
  CSR_RW_SM_SEND_AXI_RSP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_rw_sm_reg' in module 'axi2apb_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
           s_send_guard1 |                              101 |                              110
             s_send_stop |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 2132 ; free virtual = 8875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_sram__GB0  |           1|     25872|
|2     |cpu_sram__GB1  |           1|     14081|
|3     |cpu_sram__GB2  |           1|     14300|
|4     |mycpu_top__GC0 |           1|     15483|
|5     |soc_top__GCB0  |           1|     27801|
|6     |soc_top__GCB1  |           1|     11779|
|7     |dma_master     |           1|     12113|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 18    
	   3 Input     32 Bit       Adders := 8     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 19    
	   2 Input      2 Bit       Adders := 17    
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 159   
	   3 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 6     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
+---Registers : 
	              256 Bit    Registers := 6     
	              128 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               43 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 223   
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 38    
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 13    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 33    
	                8 Bit    Registers := 67    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 28    
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 77    
	                3 Bit    Registers := 54    
	                2 Bit    Registers := 115   
	                1 Bit    Registers := 699   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	               8K Bit         RAMs := 16    
	               5K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   9 Input     56 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 9     
	  20 Input     48 Bit        Muxes := 1     
	   7 Input     48 Bit        Muxes := 1     
	   6 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   5 Input     38 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 14    
	   3 Input     38 Bit        Muxes := 1     
	  20 Input     38 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 595   
	  27 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 6     
	  10 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 13    
	   2 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 19    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 35    
	   2 Input     12 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 5     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 78    
	  11 Input     10 Bit        Muxes := 10    
	   8 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 49    
	   9 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  26 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 151   
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 23    
	   3 Input      7 Bit        Muxes := 10    
	   7 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 44    
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 74    
	   4 Input      5 Bit        Muxes := 11    
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 74    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 103   
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 102   
	  27 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 15    
	   5 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 965   
	   8 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 62    
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 27    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module tlb_ 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 32    
	               19 Bit    Registers := 16    
	               10 Bit    Registers := 16    
	                6 Bit    Registers := 16    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 52    
	   8 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module csr_ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 29    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 92    
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module addr_trans__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module addr_trans 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module Pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 42    
Module extend_memData 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module Pipeline__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 48    
Module extend_store 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module signed_to_abs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module signed_to_abs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
Module Pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 23    
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 56    
Module HazardDetect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Forwarding 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module Pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 78    
Module cpu_sram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module bram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module bram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module bram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module cache_table 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module replace_way_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module bram__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module bram__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module bram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module bram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module cache_table__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
Module lfsr__1 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module replace_way_gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module cache__hierPathDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sram_to_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dma_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 113   
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 21    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 165   
Module nb_sync_fifo_mux__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module nb_sync_fifo_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_slave_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 16    
Module spi_fifo4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spi_fifo4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module simple_spi_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
Module spi_flash_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 40    
	  11 Input     10 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 14    
	   4 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 8     
Module axi2apb_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
Module arb_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module apb_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module raminfr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 16    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module raminfr__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module NAND_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 7     
	  20 Input     48 Bit        Muxes := 1     
	   5 Input     38 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 14    
	   3 Input     38 Bit        Muxes := 1     
	  20 Input     38 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 3     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 47    
	   5 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 160   
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 27    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module nand_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
Module RegFile2_64x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module DMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module TLSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   9 Input     56 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module TFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               48 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module TC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  26 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module BD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module RC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 61    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     44 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 21    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   4 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
Module RFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               23 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module RLSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module CSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 113   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 18    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 2     
Module RSTC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MACDATA2AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MACCSR2AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[2]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[1]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[0]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[3]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[4]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[5]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[6]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[7]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[8]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[9]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3886] merging instance 'wb_intercode_reg[10]' (FDRE) to 'wb_intercode_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_intercode_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\csr_reg[ESTAT][12] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv:1166]
DSP Report: Generating DSP unsigned_mul_result, operation Mode is: A2*B2.
DSP Report: register sec_aluSrc1_reg is absorbed into DSP unsigned_mul_result.
DSP Report: register unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: Generating DSP unsigned_mul_result, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sec_aluSrc2_reg is absorbed into DSP unsigned_mul_result.
DSP Report: register sec_aluSrc1_reg is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: Generating DSP unsigned_mul_result, operation Mode is: A2*B2.
DSP Report: register unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: register unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: Generating DSP unsigned_mul_result, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sec_aluSrc2_reg is absorbed into DSP unsigned_mul_result.
DSP Report: register unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: operator unsigned_mul_result is absorbed into DSP unsigned_mul_result.
DSP Report: Generating DSP signed_mul_result, operation Mode is: A2*B2.
DSP Report: register sec_aluSrc1_reg is absorbed into DSP signed_mul_result.
DSP Report: register signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: Generating DSP signed_mul_result, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sec_aluSrc1_reg is absorbed into DSP signed_mul_result.
DSP Report: register sec_aluSrc2_reg is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: Generating DSP signed_mul_result, operation Mode is: A2*B2.
DSP Report: register signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: register signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: Generating DSP signed_mul_result, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sec_aluSrc2_reg is absorbed into DSP signed_mul_result.
DSP Report: register signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
DSP Report: operator signed_mul_result is absorbed into DSP signed_mul_result.
INFO: [Synth 8-3886] merging instance 'If/csrmsg_data_reg[excode][0]' (FDE) to 'If/csrmsg_data_reg[excode][1]'
INFO: [Synth 8-3886] merging instance 'If/csrmsg_data_reg[excode][4]' (FDE) to 'If/csrmsg_data_reg[excode][5]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[exsubcode][1]' (FDE) to 'mem/csrmsg_data_reg[exsubcode][2]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[exsubcode][2]' (FDE) to 'mem/csrmsg_data_reg[exsubcode][3]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[exsubcode][3]' (FDE) to 'mem/csrmsg_data_reg[exsubcode][4]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[exsubcode][4]' (FDE) to 'mem/csrmsg_data_reg[exsubcode][5]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[exsubcode][5]' (FDE) to 'mem/csrmsg_data_reg[exsubcode][6]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[exsubcode][6]' (FDE) to 'mem/csrmsg_data_reg[exsubcode][7]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[exsubcode][7]' (FDE) to 'mem/csrmsg_data_reg[exsubcode][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem/\csrmsg_data_reg[exsubcode][8] )
INFO: [Synth 8-3886] merging instance 'id/csrmsg_data_reg[excode][0]' (FDE) to 'id/csrmsg_data_reg[excode][1]'
INFO: [Synth 8-3886] merging instance 'id/csrmsg_data_reg[excode][4]' (FDE) to 'id/csrmsg_data_reg[excode][5]'
INFO: [Synth 8-3886] merging instance 'wb/csrmsg_data_reg[exsubcode][6]' (FDE) to 'wb/csrmsg_data_reg[exsubcode][7]'
INFO: [Synth 8-3886] merging instance 'wb/csrmsg_data_reg[exsubcode][7]' (FDE) to 'wb/csrmsg_data_reg[exsubcode][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wb/\csrmsg_data_reg[exsubcode][8] )
INFO: [Synth 8-3886] merging instance 'ex/csrmsg_data_reg[excode][4]' (FDE) to 'ex/csrmsg_data_reg[excode][5]'
INFO: [Synth 8-3886] merging instance 'mem/csrmsg_data_reg[excode][4]' (FDE) to 'mem/csrmsg_data_reg[excode][5]'
INFO: [Synth 8-3886] merging instance 'wb_excode_tmp_reg[4]' (FDE) to 'wb_excode_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'wb/csrmsg_data_reg[excode][4]' (FDE) to 'wb/csrmsg_data_reg[excode][5]'
INFO: [Synth 8-3886] merging instance 'wb/csrmsg_data_reg[exsubcode][4]' (FDE) to 'wb/csrmsg_data_reg[exsubcode][5]'
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arid[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arid[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arid[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arid[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arlock[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arlock[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arcache[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top__GC0 has port rready driven by constant 1
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/i_len_reg[1]' (FDRE) to 'sram_to_axi_u/i_len_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_to_axi_u/i_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[0]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[0]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[0]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[0]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[0]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[0]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[0]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[1]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[1]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[1]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[1]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[1]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[1]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[1]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[2]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[2]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[2]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[2]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[2]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[2]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[2]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[3]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[3]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[3]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[3]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[3]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[3]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[3]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[4]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[4]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[4]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[4]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[4]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[4]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[4]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[5]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[5]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[5]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[5]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[5]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[5]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[5]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[6]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[6]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[6]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[6]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[6]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[6]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[6]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[7]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[7]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[7]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[7]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[7]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[7]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[7]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[8]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[8]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[8]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[8]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[8]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[8]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[8]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/din_reg_reg[9]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/din_reg_reg[9]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/din_reg_reg[9]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/din_reg_reg[9]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/din_reg_reg[9]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/din_reg_reg[9]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/din_reg_reg[9]' (FD) to 'sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/din_reg_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/regs/block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/NAND /\addr_in_die_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_iordy_r0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SPI/\simple_spi/ack_o_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SPI/\simple_spi/spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\AA_axi2apb_bridge_cpu/csr_rw_sm_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SPI/pdreq_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/NAND /\nand_command_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_iordy_r0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/NAND /\nand_command_reg[19] )
INFO: [Synth 8-5544] ROM "addv_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlev_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsm_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawid_o[3] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawid_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawid_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawid_o[0] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawlen_o[3] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawlen_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawlen_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawlen_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawsize_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawsize_o[1] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawsize_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawburst_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawburst_o[0] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawlock_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawcache_o[3] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawcache_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawcache_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawcache_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawprot_o[2] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawprot_o[1] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mawprot_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mwstrb_o[3] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mwstrb_o[2] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mwstrb_o[1] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mwstrb_o[0] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mac_m_wlast driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mac_m_bready driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marid_o[3] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marid_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marid_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marid_o[0] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marlen_o[3] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marlen_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marlen_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marlen_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marsize_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marsize_o[1] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marsize_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marburst_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marburst_o[0] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marlock_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marcache_o[3] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marcache_o[2] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marcache_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marcache_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marprot_o[2] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marprot_o[1] driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port marprot_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mac_m_rready driven by constant 1
WARNING: [Synth 8-3917] design soc_top__GCB1 has port sbresp_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port sbresp_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port srresp_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port srresp_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_top__GCB1 has port mac_s_rlast driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TLSM/\fifobe_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TLSM/\firstbe_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TC/\brel_reg[6] )
WARNING: [Synth 8-3917] design dma_master has port arid[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arid[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design dma_master has port arlock[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arlock[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port rready driven by constant 1
WARNING: [Synth 8-3917] design dma_master has port awid[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awid[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awsize[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awburst[0] driven by constant 1
WARNING: [Synth 8-3917] design dma_master has port awlock[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awlock[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port wid[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port wid[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port bready driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 458 ; free virtual = 6052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\sram_to_axi_u/i_cache /cache_table | way[0].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\sram_to_axi_u/i_cache /cache_table | way[1].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\sram_to_axi_u/d_cache /cache_table | way[0].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\sram_to_axi_u/d_cache /cache_table | way[1].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|soc_top__GCB1                       | ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------+----------------------------------------------+-----------+----------------------+-----------------+
|Module Name                         | RTL Object                                   | Inference | Size (Depth x Width) | Primitives      | 
+------------------------------------+----------------------------------------------+-----------+----------------------+-----------------+
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|SPI                                 | simple_spi/wfifo/mem_reg                     | Implied   | 4 x 8                | RAM32M x 2	     | 
|SPI                                 | simple_spi/rfifo/mem_reg                     | Implied   | 4 x 8                | RAM32M x 2	     | 
|APB_DEV                             | uart0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	     | 
|APB_DEV                             | uart0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	     | 
+------------------------------------+----------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cpu_sram__GB1 | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cpu_sram__GB1 | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cpu_sram__GB1 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cpu_sram__GB1 | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cpu_sram      | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cpu_sram      | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cpu_sram__GB1 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cpu_sram      | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_sram__GB0  |           1|     13841|
|2     |cpu_sram__GB1  |           1|     14471|
|3     |cpu_sram__GB2  |           1|      9101|
|4     |mycpu_top__GC0 |           1|     12097|
|5     |soc_top__GCB0  |           1|     15085|
|6     |soc_top__GCB1  |           1|      9740|
|7     |dma_master     |           1|     10387|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:27 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 319 ; free virtual = 5942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu_midi_5/\sram_to_axi_u/i_cache /\req_buf_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_midi_5/\sram_to_axi_u/i_cache /req_buf_write_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu_midi_5/\sram_to_axi_u/i_cache /\replace_buf_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_midi_5/\sram_to_axi_u/i_cache /\write_buf_wstrb_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_midi_5/\sram_to_axi_u/i_cache /\replace_buf_wstrb_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_sram_ui_2/csr/\csr_reg[ESTAT][30] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 225 ; free virtual = 5848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\sram_to_axi_u/i_cache /cache_table | way[0].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\sram_to_axi_u/i_cache /cache_table | way[1].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\sram_to_axi_u/d_cache /cache_table | way[0].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\sram_to_axi_u/d_cache /cache_table | way[1].tag_v/ram__reg                       | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|soc_top__GCB1                       | ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------------+----------------------------------------------+-----------+----------------------+-----------------+
|Module Name                         | RTL Object                                   | Inference | Size (Depth x Width) | Primitives      | 
+------------------------------------+----------------------------------------------+-----------+----------------------+-----------------+
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[0].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/i_cache /cache_table | way[1].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[0].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[0].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[1].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[2].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|\sram_to_axi_u/d_cache /cache_table | way[1].bank[3].bank/(null)[1].ram__reg       | Implied   | 256 x 32             | RAM256X1S x 32	 | 
|SPI                                 | simple_spi/wfifo/mem_reg                     | Implied   | 4 x 8                | RAM32M x 2	     | 
|SPI                                 | simple_spi/rfifo/mem_reg                     | Implied   | 4 x 8                | RAM32M x 2	     | 
|APB_DEV                             | uart0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	     | 
|APB_DEV                             | uart0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	     | 
+------------------------------------+----------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_sram__GB0  |           1|     13835|
|2     |cpu_sram__GB1  |           1|     14343|
|3     |cpu_sram__GB2  |           1|      9101|
|4     |mycpu_top__GC0 |           1|     11704|
|5     |soc_top__GCB0  |           1|     15067|
|6     |soc_top__GCB1  |           1|      9666|
|7     |dma_master     |           1|     10372|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_midi_5/cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:47 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 252 ; free virtual = 5221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_sram__GB0  |           1|      6021|
|2     |cpu_sram__GB1  |           1|      5864|
|3     |cpu_sram__GB2  |           1|      4100|
|4     |mycpu_top__GC0 |           1|      5448|
|5     |soc_top__GCB0  |           1|      7278|
|6     |soc_top__GCB1  |           1|      4670|
|7     |dma_master     |           1|      4836|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].tag_v/ram__reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[ESTAT]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[ESTAT]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[ESTAT]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[ESTAT]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[ESTAT]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[EUEN]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CPUID]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_mid/cpu_sram_u/csr/csr[CTAG]_inferred:in0[1] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 234 ; free virtual = 5239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 234 ; free virtual = 5239
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 228 ; free virtual = 5260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 228 ; free virtual = 5260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:56 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 225 ; free virtual = 5258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:56 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 225 ; free virtual = 5258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |axi_clock_converter_0 |         1|
|2     |clk_pll_33            |         1|
|3     |clk_wiz_0             |         1|
|4     |axi_interconnect_0    |         1|
|5     |mig_axi_32            |         1|
|6     |dpram_512x32          |         2|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axi_clock_converter_0 |     1|
|2     |axi_interconnect_0    |     1|
|3     |clk_pll_33            |     1|
|4     |clk_wiz_0             |     1|
|5     |dpram_512x32          |     1|
|6     |dpram_512x32__2       |     1|
|7     |mig_axi_32            |     1|
|8     |BUFG                  |     2|
|9     |CARRY4                |   705|
|10    |DSP48E1               |     8|
|11    |LUT1                  |   544|
|12    |LUT2                  |  1568|
|13    |LUT3                  |  1605|
|14    |LUT4                  |  1903|
|15    |LUT5                  |  5274|
|16    |LUT6                  | 10742|
|17    |MUXF7                 |  1409|
|18    |MUXF8                 |   397|
|19    |RAM256X1S             |   512|
|20    |RAM32M                |     8|
|21    |RAMB18E1              |     4|
|22    |RAMB18E1_2            |     1|
|23    |FDRE                  | 12278|
|24    |FDSE                  |   698|
|25    |LD                    |    12|
|26    |IBUF                  |    27|
|27    |IOBUF                 |    13|
|28    |OBUF                  |    54|
|29    |OBUFT                 |     1|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------+--------------------------+------+
|      |Instance                        |Module                    |Cells |
+------+--------------------------------+--------------------------+------+
|1     |top                             |                          | 38505|
|2     |  APB_DEV                       |axi2apb_misc              |  4505|
|3     |    AA_apb_mux16                |apb_mux2                  |   355|
|4     |      arb_2_1                   |arb_2_1                   |   355|
|5     |    AA_axi2apb_bridge_cpu       |axi2apb_bridge            |   507|
|6     |    nand_module                 |nand_module               |  2778|
|7     |      NAND                      |NAND_top                  |  2768|
|8     |    uart0                       |UART_TOP                  |   865|
|9     |      regs                      |uart_regs                 |   865|
|10    |        i_uart_sync_flops       |uart_sync_flops           |     5|
|11    |        receiver                |uart_receiver             |   398|
|12    |          fifo_rx               |uart_rfifo                |   258|
|13    |            rfifo               |raminfr_27                |    31|
|14    |        transmitter             |uart_transmitter          |   152|
|15    |          fifo_tx               |uart_tfifo                |    64|
|16    |            tfifo               |raminfr                   |    22|
|17    |  AXI_SLAVE_MUX                 |axi_slave_mux             |   342|
|18    |    rd_fifo                     |nb_sync_fifo_mux          |   177|
|19    |    wr_fifo                     |nb_sync_fifo_mux_26       |   119|
|20    |  CONFREG                       |confreg                   |  1065|
|21    |  DMA_MASTER0                   |dma_master                |  4895|
|22    |  ETHERNET_TOP                  |ethernet_top              |  4654|
|23    |    u_mac_top_0                 |mac_top                   |  4590|
|24    |      u_addr_ram                |RegFile2_64x16            |    34|
|25    |      u_mac_axi                 |MAC_AXI                   |  4556|
|26    |        U_MAC                   |MAC                       |  4331|
|27    |          U_BD                  |BD                        |   123|
|28    |          U_CSR                 |CSR                       |   581|
|29    |          U_DMA                 |DMA                       |   249|
|30    |          U_RC                  |RC                        |   723|
|31    |          U_RFIFO               |RFIFO                     |   238|
|32    |          U_RLSM                |RLSM                      |   651|
|33    |          U_RSTC                |RSTC                      |    34|
|34    |          U_TC                  |TC                        |   456|
|35    |          U_TFIFO               |TFIFO                     |   467|
|36    |          U_TLSM                |TLSM                      |   809|
|37    |        U_MAC2AXI               |MAC2AXI                   |   215|
|38    |          U_MACCSR2AXI          |MACCSR2AXI                |   166|
|39    |          U_MACDATA2AXI         |MACDATA2AXI               |    49|
|40    |  SPI                           |spi_flash_ctrl            |   684|
|41    |    simple_spi                  |simple_spi_top            |   329|
|42    |      rfifo                     |spi_fifo4                 |    38|
|43    |      wfifo                     |spi_fifo4_25              |    55|
|44    |  cpu_mid                       |mycpu_top                 | 21581|
|45    |    cpu_sram_u                  |cpu_sram                  | 16138|
|46    |      If                        |Pipeline                  |   136|
|47    |      alu                       |alu                       |   304|
|48    |        myDiv                   |div                       |   304|
|49    |      csr                       |csr_                      |  1735|
|50    |      ex                        |Pipeline__parameterized1  |  1565|
|51    |      forwarding                |Forwarding                |   131|
|52    |      hazard_detect             |HazardDetect              |    16|
|53    |      id                        |Pipeline__parameterized0  |  1275|
|54    |      mem                       |Pipeline__parameterized2  |  1637|
|55    |      rf                        |regfile                   |  3563|
|56    |      sec_mux                   |mux_1h                    |    32|
|57    |      tlb                       |tlb_                      |  3399|
|58    |      wb                        |Pipeline__parameterized3  |  2215|
|59    |    sram_to_axi_u               |sram_to_axi               |  5443|
|60    |      d_cache                   |cache__hierPathDup__1     |  3020|
|61    |        cache_table             |cache_table_8             |  1302|
|62    |          \way[0].bank[1].bank  |bram_16                   |    44|
|63    |          \way[0].bank[0].bank  |bram_15                   |    77|
|64    |          \way[0].bank[2].bank  |bram_17                   |    76|
|65    |          \way[0].bank[3].bank  |bram_18                   |    44|
|66    |          \way[0].tag_v         |bram__parameterized0_19   |    23|
|67    |          \way[1].bank[0].bank  |bram_20                   |    44|
|68    |          \way[1].bank[1].bank  |bram_21                   |    44|
|69    |          \way[1].bank[2].bank  |bram_22                   |    76|
|70    |          \way[1].bank[3].bank  |bram_23                   |    56|
|71    |          \way[1].tag_v         |bram__parameterized0_24   |    60|
|72    |        rdata_mux               |mux_1h__parameterized10_9 |    75|
|73    |        replace_way_gen         |replace_way_gen_10        |     6|
|74    |          lfsr                  |lfsr_14                   |     6|
|75    |        state_next_mux          |mux_1h__parameterized5_11 |    23|
|76    |        table_tag_mux           |mux_1h__parameterized4_12 |    21|
|77    |        table_write_mux         |mux_1h__parameterized8_13 |   715|
|78    |        wr_addr_tag_mux         |mux_1h__parameterized7    |    60|
|79    |        wr_data_mux             |mux_1h__parameterized6    |   289|
|80    |      axi_wr                    |axi_wr                    |   225|
|81    |      i_cache                   |cache                     |  2167|
|82    |        cache_table             |cache_table               |  1912|
|83    |          \way[0].bank[0].bank  |bram                      |    83|
|84    |          \way[0].bank[1].bank  |bram_0                    |    50|
|85    |          \way[0].bank[2].bank  |bram_1                    |    82|
|86    |          \way[0].bank[3].bank  |bram_2                    |    50|
|87    |          \way[0].tag_v         |bram__parameterized0      |    32|
|88    |          \way[1].bank[0].bank  |bram_3                    |    51|
|89    |          \way[1].bank[1].bank  |bram_4                    |    51|
|90    |          \way[1].bank[2].bank  |bram_5                    |   115|
|91    |          \way[1].bank[3].bank  |bram_6                    |    61|
|92    |          \way[1].tag_v         |bram__parameterized0_7    |    35|
|93    |        rdata_mux               |mux_1h__parameterized10   |    32|
|94    |        replace_way_gen         |replace_way_gen           |     7|
|95    |          lfsr                  |lfsr                      |     7|
|96    |        state_next_mux          |mux_1h__parameterized5    |     3|
|97    |        table_tag_mux           |mux_1h__parameterized4    |    20|
|98    |        table_write_mux         |mux_1h__parameterized8    |    30|
+------+--------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:56 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 225 ; free virtual = 5258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 380 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:55 . Memory (MB): peak = 2349.109 ; gain = 450.547 ; free physical = 3783 ; free virtual = 8817
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:02:00 . Memory (MB): peak = 2349.109 ; gain = 688.984 ; free physical = 3783 ; free virtual = 8811
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2349.109 ; gain = 0.000 ; free physical = 3773 ; free virtual = 8802
INFO: [Netlist 29-17] Analyzing 3069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2373.121 ; gain = 0.000 ; free physical = 3714 ; free virtual = 8746
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 545 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 13 instances
  LD => LDCE: 12 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 512 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
490 Infos, 448 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:02:16 . Memory (MB): peak = 2373.121 ; gain = 932.871 ; free physical = 3872 ; free virtual = 8903
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2373.121 ; gain = 0.000 ; free physical = 3872 ; free virtual = 8903
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/synth_1/soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_top_utilization_synth.rpt -pb soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 11:33:01 2023...
