#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 11 13:45:03 2016
# Process ID: 55275
# Current directory: /home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1
# Command line: vivado -log xillydemo.vds -mode batch -messageDb vivado.pb -notrace -source xillydemo.tcl
# Log file: /home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/xillydemo.vds
# Journal file: /home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xillydemo.tcl -notrace
Command: synth_design -top xillydemo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55306 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo_8x2048 [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fifo_8x2048.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo_32x512 [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module system [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/system.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1223.484 ; gain = 237.785 ; free physical = 3328 ; free virtual = 16003
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xillydemo' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/xillydemo.v:3]
INFO: [Synth 8-638] synthesizing module 'xillybus' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
INFO: [Synth 8-638] synthesizing module 'FDCE' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3749]
INFO: [Synth 8-256] done synthesizing module 'FDCE' (1#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3749]
INFO: [Synth 8-638] synthesizing module 'system' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-638] synthesizing module 'vivado_system' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1594]
INFO: [Synth 8-638] synthesizing module 'vivado_system_processing_system7_0_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (3#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (4#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (5#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:612]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_processing_system7_0_0' (6#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:59]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'vivado_system_processing_system7_0_0' requires 165 connections, but only 147 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2098]
INFO: [Synth 8-638] synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2576]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_TN0WBI' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:12]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (7#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (8#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (9#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (10#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (11#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (12#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (12#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (13#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (14#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (15#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (15#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (15#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (16#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (18#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (18#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (18#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (18#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (19#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (20#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (21#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (22#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_0' (23#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_0' requires 60 connections, but only 58 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:251]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_TN0WBI' (24#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1V1KO5M' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:312]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_1' (25#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_1' requires 60 connections, but only 58 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:551]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1V1KO5M' (26#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:312]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_11J5E2F' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:612]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_2' (27#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_2' requires 60 connections, but only 58 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:851]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_11J5E2F' (28#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:612]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_7TUPWJ' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:912]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_7TUPWJ' (29#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:912]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WHIN6P' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1198]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_3' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' (29#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_3' (30#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_3' requires 79 connections, but only 77 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1513]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WHIN6P' (31#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1198]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xbar_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (32#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (33#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (33#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (33#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (34#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (35#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' (36#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' (37#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_arbiter_resp' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_arbiter_resp' (38#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (39#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (40#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor' (41#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (41#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' (41#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (42#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_router' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' (42#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' (42#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' (42#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' (43#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_router' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized10' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized10' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' (44#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized11' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized11' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized12' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized12' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized13' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized13' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized14' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized14' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized15' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized15' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized16' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized16' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized17' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized17' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized18' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized18' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized19' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized19' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized20' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized20' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized21' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized21' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized22' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized22' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized23' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized23' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized24' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized24' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized25' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized25' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized26' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized26' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized2' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized3' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized20' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized20' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized21' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized21' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized22' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized22' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized3' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized3' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized27' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized27' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized28' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized28' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized29' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized29' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized30' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized30' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized31' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized31' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized32' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized32' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized33' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized33' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized34' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized34' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized3' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized4' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized23' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized23' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized24' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized24' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized25' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized25' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized26' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized26' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized27' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized27' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized4' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized4' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized35' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized35' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized36' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized36' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized37' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized37' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized38' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized38' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized39' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized39' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized40' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized40' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized41' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized41' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized42' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized42' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized4' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized1' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized5' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized28' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized28' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized29' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized29' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized30' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized30' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized31' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized31' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized32' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized32' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized5' (45#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (46#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' (47#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar' (48#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (49#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xbar_0' (50#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' (51#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2576]
WARNING: [Synth 8-350] instance 'processing_system7_0_axi_periph' of module 'vivado_system_processing_system7_0_axi_periph_0' requires 140 connections, but only 112 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2246]
INFO: [Synth 8-638] synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (52#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (53#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (54#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (55#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (56#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (57#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' (58#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'vivado_system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2359]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xillybus_ip_0_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xillybus_ip' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus_ip' (59#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xillybus_ip_0_0' (60#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xillybus_lite_0_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:139]
INFO: [Synth 8-638] synthesizing module 'xillybus_lite' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xillybus_lite_0_0' (61#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:139]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xillyvga_0_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xillyvga' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-638] synthesizing module 'xillyvga_core' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillyvga_core' (62#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillyvga' (63#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xillyvga_0_0' (64#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xlconcat_0_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (65#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xlconcat_0_0' (66#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'vivado_system' (67#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1594]
INFO: [Synth 8-256] done synthesizing module 'system' (68#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-638] synthesizing module 'xillybus_core' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus_core' (69#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus' (70#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
WARNING: [Synth 8-350] instance 'xillybus_ins' of module 'xillybus' requires 87 connections, but only 66 given [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/xillydemo.v:124]
INFO: [Synth 8-638] synthesizing module 'fifo_32x512' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-256] done synthesizing module 'fifo_32x512' (71#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-638] synthesizing module 'dut' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:98]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_M' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_M.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_M_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_M.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_M.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_M_ram' (72#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_M.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_M' (73#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_M.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:240]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_hamming' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_hamming.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_hamming_rom' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_hamming.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_mfcc_hamming_rom.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_hamming.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_hamming_rom' (74#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_hamming.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_hamming' (75#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_hamming.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_xn_input_M_real' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn_input_M_real.v:49]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_xn_input_M_real_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn_input_M_real.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn_input_M_real.v:22]
INFO: [Synth 8-3876] $readmem data file './dut_mfcc_xn_input_M_real_ram.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn_input_M_real.v:25]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_xn_input_M_real_ram' (76#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn_input_M_real.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_xn_input_M_real' (77#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn_input_M_real.v:49]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_melfb' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_melfb.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_melfb_rom' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_melfb.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_mfcc_melfb_rom.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_melfb.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_melfb_rom' (78#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_melfb.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_melfb' (79#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_melfb.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:683]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_xn' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn.v:42]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn.v:62]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_xn_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn.v:21]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_xn_ram' (80#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_xn' (81#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xn.v:42]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_xk' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xk.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_xk_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xk.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xk.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_xk_ram' (82#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xk.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_xk' (83#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_xk.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_z' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_z_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_z_ram' (84#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_z' (85#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_z2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z2.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_mfcc_z2_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z2.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_z2_ram' (86#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z2.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_mfcc_z2' (87#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc_z2.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:132]
INFO: [Synth 8-638] synthesizing module 'dut_knn_training_data_V' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_knn_training_data_V_rom' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data_V.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_knn_training_data_V_rom.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_training_data_V_rom' (88#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_training_data_V' (89#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_knn_training_data2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data2.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn_training_data2_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data2.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_training_data2_ram' (90#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data2.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_training_data2' (91#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_data2.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn_training_instance' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_instance.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn_training_instance_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_instance.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_instance.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_training_instance_ram' (92#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_instance.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_training_instance' (93#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_training_instance.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn_min_distance' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_min_distance.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn_min_distance_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_min_distance.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_min_distance.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_min_distance_ram' (94#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_min_distance.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_min_distance' (95#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_min_distance.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn_distance' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_distance.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_knn_distance_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_distance.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_distance.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_distance_ram' (96#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_distance.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_knn_distance' (97#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn_distance.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_fsub_32ns_32ns_32_5_full_dsp' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_fsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_fsub_3_full_dsp_32' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fsub_3_full_dsp_32/synth/dut_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fsub_3_full_dsp_32/synth/dut_ap_fsub_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_fsub_3_full_dsp_32' (115#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fsub_3_full_dsp_32/synth/dut_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dut_fsub_32ns_32ns_32_5_full_dsp' (116#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_fsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_uitofp_32ns_32_6' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_uitofp_4_no_dsp_32' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_uitofp_4_no_dsp_32/synth/dut_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_uitofp_4_no_dsp_32/synth/dut_ap_uitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_uitofp_4_no_dsp_32' (125#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_uitofp_4_no_dsp_32/synth/dut_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'dut_uitofp_32ns_32_6' (126#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_sitofp_32ns_32_6' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_sitofp_4_no_dsp_32' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_sitofp_4_no_dsp_32/synth/dut_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_sitofp_4_no_dsp_32/synth/dut_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_sitofp_4_no_dsp_32' (127#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_sitofp_4_no_dsp_32/synth/dut_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'dut_sitofp_32ns_32_6' (128#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_fcmp_32ns_32ns_1_1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_fcmp_0_no_dsp_32' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fcmp_0_no_dsp_32/synth/dut_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fcmp_0_no_dsp_32/synth/dut_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_fcmp_0_no_dsp_32' (132#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fcmp_0_no_dsp_32/synth/dut_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dut_fcmp_32ns_32ns_1_1' (133#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_fcmp_32ns_32ns_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:1543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:1545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:1549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:1629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:1641]
INFO: [Synth 8-256] done synthesizing module 'dut_knn' (134#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_knn.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_sinf_or_cosf' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:107]
INFO: [Synth 8-638] synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K0_V' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K0_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K0_V_rom' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K0_V.v:21]
INFO: [Synth 8-3876] $readmem data file './dut_sinf_or_cosf_hls_sin_cos_K0_V_rom.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K0_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K0_V_rom' (135#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K0_V' (136#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K0_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K1_V' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K1_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K1_V_rom' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K1_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K1_V.v:21]
INFO: [Synth 8-3876] $readmem data file './dut_sinf_or_cosf_hls_sin_cos_K1_V_rom.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K1_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K1_V_rom' (137#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K1_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K1_V' (138#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K1_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K2_V' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K2_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K2_V_rom' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K2_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K2_V.v:21]
INFO: [Synth 8-3876] $readmem data file './dut_sinf_or_cosf_hls_sin_cos_K2_V_rom.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K2_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K2_V_rom' (139#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K2_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_sinf_or_cosf_hls_sin_cos_K2_V' (140#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf_hls_sin_cos_K2_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_big_mult_v3small_71_24_17_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s.v:64]
INFO: [Synth 8-638] synthesizing module 'dut_big_mult_v3small_71_24_17_s_pp_V' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pp_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_big_mult_v3small_71_24_17_s_pp_V_rom' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pp_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pp_V.v:21]
INFO: [Synth 8-3876] $readmem data file './dut_big_mult_v3small_71_24_17_s_pp_V_rom.dat' is read successfully [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pp_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_big_mult_v3small_71_24_17_s_pp_V_rom' (141#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pp_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_big_mult_v3small_71_24_17_s_pp_V' (142#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pp_V.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_big_mult_v3small_71_24_17_s_pps_V' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pps_V.v:46]
INFO: [Synth 8-638] synthesizing module 'dut_big_mult_v3small_71_24_17_s_pps_V_ram' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pps_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pps_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'dut_big_mult_v3small_71_24_17_s_pps_V_ram' (143#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pps_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_big_mult_v3small_71_24_17_s_pps_V' (144#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s_pps_V.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s.v:501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s.v:503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s.v:529]
INFO: [Synth 8-256] done synthesizing module 'dut_big_mult_v3small_71_24_17_s' (145#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_big_mult_v3small_71_24_17_s.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_my_to_float_31_1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:485]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_in_phi_fu_151_p4_reg' and it is trimmed from '31' to '30' bits. [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:319]
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_1_phi_fu_161_p4_reg' and it is trimmed from '32' to '8' bits. [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:327]
INFO: [Synth 8-256] done synthesizing module 'dut_my_to_float_31_1_s' (146#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_my_to_float_31_1_s.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_mul_32s_31ns_62_6' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_32s_31ns_62_6.v:41]
INFO: [Synth 8-638] synthesizing module 'dut_mul_32s_31ns_62_6_MulnS_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_32s_31ns_62_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'dut_mul_32s_31ns_62_6_MulnS_0' (147#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_32s_31ns_62_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'dut_mul_32s_31ns_62_6' (148#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_32s_31ns_62_6.v:41]
INFO: [Synth 8-638] synthesizing module 'dut_mul_mul_23s_17ns_40_1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_23s_17ns_40_1.v:14]
INFO: [Synth 8-638] synthesizing module 'dut_mul_mul_23s_17ns_40_1_DSP48_0' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_23s_17ns_40_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'dut_mul_mul_23s_17ns_40_1_DSP48_0' (149#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_23s_17ns_40_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'dut_mul_mul_23s_17ns_40_1' (150#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_23s_17ns_40_1.v:14]
INFO: [Synth 8-638] synthesizing module 'dut_mul_mul_17ns_15s_32_1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_17ns_15s_32_1.v:14]
INFO: [Synth 8-638] synthesizing module 'dut_mul_mul_17ns_15s_32_1_DSP48_1' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_17ns_15s_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'dut_mul_mul_17ns_15s_32_1_DSP48_1' (151#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_17ns_15s_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'dut_mul_mul_17ns_15s_32_1' (152#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_mul_17ns_15s_32_1.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:886]
INFO: [Synth 8-256] done synthesizing module 'dut_sinf_or_cosf' (153#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sinf_or_cosf.v:10]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/fft_config1_s.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s_core' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
INFO: [Synth 8-3491] module 'xfft_v9_0_10' declared at '/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_10/hdl/xfft_v9_0.vhd:59' bound to instance 'U0' of component 'xfft_v9_0_10' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s_core' (227#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
WARNING: [Synth 8-689] width (32) of port connection 's_axis_data_tdata' does not match port width (64) of module 'fft_config1_s_core' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/fft_config1_s.v:54]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_data_tdata' does not match port width (64) of module 'fft_config1_s_core' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/fft_config1_s.v:58]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_config1_s does not have driver. [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/fft_config1_s.v:25]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s' (228#1) [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/fft_config1_s.v:11]
ERROR: [Synth 8-448] named port connection 'xn_address0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:794]
ERROR: [Synth 8-448] named port connection 'xn_ce0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:795]
ERROR: [Synth 8-448] named port connection 'xn_we0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:796]
ERROR: [Synth 8-448] named port connection 'xn_d0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:797]
ERROR: [Synth 8-448] named port connection 'xn_q0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:798]
ERROR: [Synth 8-448] named port connection 'xn_address1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:799]
ERROR: [Synth 8-448] named port connection 'xn_ce1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:800]
ERROR: [Synth 8-448] named port connection 'xn_we1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:801]
ERROR: [Synth 8-448] named port connection 'xn_d1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:802]
ERROR: [Synth 8-448] named port connection 'xn_q1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:803]
ERROR: [Synth 8-448] named port connection 'xk_address0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:804]
ERROR: [Synth 8-448] named port connection 'xk_ce0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:805]
ERROR: [Synth 8-448] named port connection 'xk_we0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:806]
ERROR: [Synth 8-448] named port connection 'xk_d0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:807]
ERROR: [Synth 8-448] named port connection 'xk_q0' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:808]
ERROR: [Synth 8-448] named port connection 'xk_address1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:809]
ERROR: [Synth 8-448] named port connection 'xk_ce1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:810]
ERROR: [Synth 8-448] named port connection 'xk_we1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:811]
ERROR: [Synth 8-448] named port connection 'xk_d1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:812]
ERROR: [Synth 8-448] named port connection 'xk_q1' does not exist for instance 'grp_fft_config1_s_fu_667' of module 'fft_config1_s' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:813]
INFO: [Synth 8-638] synthesizing module 'dut_fadd_32ns_32ns_32_5_full_dsp' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_fadd_32ns_32ns_32_5_full_dsp.v:11]
ERROR: [Synth 8-285] failed synthesizing module 'dut_fadd_32ns_32ns_32_5_full_dsp' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_fadd_32ns_32ns_32_5_full_dsp.v:11]
ERROR: [Synth 8-285] failed synthesizing module 'dut_mfcc' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mfcc.v:10]
ERROR: [Synth 8-285] failed synthesizing module 'dut' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:12]
ERROR: [Synth 8-285] failed synthesizing module 'xillydemo' [/home/drl224/ece5775/final/ecelinux/zedboard_project/xillybus/src/xillydemo.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:55 ; elapsed = 00:04:01 . Memory (MB): peak = 1697.203 ; gain = 711.504 ; free physical = 2851 ; free virtual = 15526
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
527 Infos, 41 Warnings, 3 Critical Warnings and 25 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 13:49:10 2016...
