read -sv run_verilog_mid/adder_32b_9_60_fa377ba6e973039c74bbddc00d7865df.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_60_fa377ba6e973039c74bbddc00d7865df_yosys.v
