Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Jul 28 09:44:50 2025
| Host              : gabber running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.326        0.000                      0                19980        0.003        0.000                      0                19964        0.000        0.000                       0                  6879  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          
hbm_0/inst/HBM_REF_CLK_0                                                                             {0.000 5.000}      10.000          100.000         
sys_clk                                                                                              {0.000 5.000}      10.000          100.000         
  apb_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  axi_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  bbq_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  hbm_ref_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       11.844        0.000                      0                 1055        0.019        0.000                      0                 1055       24.468        0.000                       0                   495  
hbm_0/inst/HBM_REF_CLK_0                                                                                                                                                                                                                               3.890        0.000                       0                     2  
sys_clk                                                                                                                                                                                                                                                4.550        0.000                       0                     1  
  apb_clk_clk_wiz_0_1                                                                                      6.384        0.000                      0                  883        0.017        0.000                      0                  883        0.000        0.000                       0                   442  
  axi_clk_clk_wiz_0_1                                                                                      8.452        0.000                      0                   32        0.445        0.000                      0                   32        3.890        0.000                       0                    18  
  bbq_clk_clk_wiz_0_1                                                                                      3.326        0.000                      0                17759        0.003        0.000                      0                17759        4.458        0.000                       0                  5919  
  hbm_ref_clk_wiz_0_1                                                                                                                                                                                                                                  8.710        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
bbq_clk_clk_wiz_0_1                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.641        0.000                      0                    8                                                                        
bbq_clk_clk_wiz_0_1                                                                                  apb_clk_clk_wiz_0_1                                                                                        7.794        0.000                      0                   57        0.136        0.000                      0                   57  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  bbq_clk_clk_wiz_0_1                                                                                       49.586        0.000                      0                    8                                                                        
apb_clk_clk_wiz_0_1                                                                                  bbq_clk_clk_wiz_0_1                                                                                        6.780        0.000                      0                  157        0.070        0.000                      0                  157  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    bbq_clk_clk_wiz_0_1                                                                                  bbq_clk_clk_wiz_0_1                                                                                        8.881        0.000                      0                  111        0.113        0.000                      0                  111  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.176        0.000                      0                  100        0.102        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.322ns (6.749%)  route 4.449ns (93.251%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.284     8.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X170Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y97        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.447     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X169Y99        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     8.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.629    10.358    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X115Y99        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100    10.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.437    11.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X172Y99        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.936    12.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.921    
  -------------------------------------------------------------------
                         slack                                 11.844    

Slack (MET) :             18.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.653ns  (logic 5.236ns (54.242%)  route 4.417ns (45.758%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 53.354 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.105ns (routing 0.155ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.149    31.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X169Y99        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    31.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.629    32.914    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X115Y99        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100    33.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.639    34.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X171Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.105    53.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X171Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    53.354    
                         clock uncertainty           -0.235    53.119    
    SLICE_X171Y99        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    53.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         53.144    
                         arrival time                         -34.653    
  -------------------------------------------------------------------
                         slack                                 18.491    

Slack (MET) :             18.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.331ns  (logic 5.362ns (57.464%)  route 3.969ns (42.536%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 53.393 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.354    33.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    33.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    33.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y27         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    33.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.464    34.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X74Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X74Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.393    
                         clock uncertainty           -0.235    53.158    
    SLICE_X74Y28         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    53.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.084    
                         arrival time                         -34.331    
  -------------------------------------------------------------------
                         slack                                 18.753    

Slack (MET) :             18.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.331ns  (logic 5.362ns (57.464%)  route 3.969ns (42.536%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 53.393 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.354    33.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    33.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    33.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y27         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    33.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.464    34.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X74Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X74Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.393    
                         clock uncertainty           -0.235    53.158    
    SLICE_X74Y28         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    53.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.084    
                         arrival time                         -34.331    
  -------------------------------------------------------------------
                         slack                                 18.753    

Slack (MET) :             18.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.331ns  (logic 5.362ns (57.464%)  route 3.969ns (42.536%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 53.393 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.354    33.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    33.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    33.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y27         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    33.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.464    34.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X74Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X74Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.393    
                         clock uncertainty           -0.235    53.158    
    SLICE_X74Y28         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    53.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.084    
                         arrival time                         -34.331    
  -------------------------------------------------------------------
                         slack                                 18.753    

Slack (MET) :             18.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.125ns  (logic 5.362ns (58.762%)  route 3.763ns (41.238%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 53.404 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.155ns (routing 0.155ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.354    33.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    33.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    33.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y27         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    33.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.258    34.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.155    53.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.404    
                         clock uncertainty           -0.235    53.169    
    SLICE_X73Y28         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    53.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.095    
                         arrival time                         -34.125    
  -------------------------------------------------------------------
                         slack                                 18.970    

Slack (MET) :             18.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.125ns  (logic 5.362ns (58.762%)  route 3.763ns (41.238%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 53.404 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.155ns (routing 0.155ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.354    33.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    33.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    33.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y27         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    33.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.258    34.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.155    53.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.404    
                         clock uncertainty           -0.235    53.169    
    SLICE_X73Y28         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    53.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.095    
                         arrival time                         -34.125    
  -------------------------------------------------------------------
                         slack                                 18.970    

Slack (MET) :             18.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.125ns  (logic 5.362ns (58.762%)  route 3.763ns (41.238%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 53.404 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.155ns (routing 0.155ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.354    33.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    33.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    33.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y27         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    33.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.258    34.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.155    53.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.404    
                         clock uncertainty           -0.235    53.169    
    SLICE_X73Y28         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    53.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.095    
                         arrival time                         -34.125    
  -------------------------------------------------------------------
                         slack                                 18.970    

Slack (MET) :             18.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.141ns  (logic 5.330ns (58.309%)  route 3.811ns (41.691%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 53.408 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.355    33.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    33.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.387    34.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    53.408    
                         clock uncertainty           -0.235    53.173    
    SLICE_X72Y28         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    53.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         53.112    
                         arrival time                         -34.141    
  -------------------------------------------------------------------
                         slack                                 18.971    

Slack (MET) :             18.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.141ns  (logic 5.330ns (58.309%)  route 3.811ns (41.691%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 53.408 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.069    31.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X169Y97        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    31.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.355    33.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y27         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    33.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.387    34.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    53.408    
                         clock uncertainty           -0.235    53.173    
    SLICE_X72Y28         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    53.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         53.112    
                         arrival time                         -34.141    
  -------------------------------------------------------------------
                         slack                                 18.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.060ns (40.816%)  route 0.087ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.235ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    4.749ns
  Clock Net Delay (Source):      1.167ns (routing 0.155ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.171ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.167     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.087     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X65Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.369     8.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X65Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.749     3.486    
    SLICE_X65Y28         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     3.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.895ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    4.353ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.743     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.033     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X66Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.842     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -4.353     2.542    
    SLICE_X66Y24         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.894ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    4.353ns
  Clock Net Delay (Source):      0.742ns (routing 0.096ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.742     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X66Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.841     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.353     2.541    
    SLICE_X66Y26         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.896ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.108ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.743     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X67Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.843     6.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X67Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.354     2.542    
    SLICE_X67Y27         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.894ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    4.352ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.743     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.033     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X66Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.841     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -4.352     2.542    
    SLICE_X66Y25         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.744     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.033     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X66Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -4.354     2.543    
    SLICE_X66Y27         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.896ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.108ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.743     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X73Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X73Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.843     6.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X73Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.354     2.542    
    SLICE_X73Y27         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.863ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    4.351ns
  Clock Net Delay (Source):      0.713ns (routing 0.096ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.108ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.713     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X170Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y98        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/Q
                         net (fo=2, routed)           0.035     2.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[23]
    SLICE_X170Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.810     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X170Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                         clock pessimism             -4.351     2.512    
    SLICE_X170Y98        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    4.693ns
  Clock Net Delay (Source):      1.166ns (routing 0.155ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.171ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.166     3.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X65Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.117     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X67Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.333     8.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X67Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -4.693     3.506    
    SLICE_X67Y17         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.568    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.854ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    4.349ns
  Clock Net Delay (Source):      0.706ns (routing 0.096ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.108ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.706     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X173Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y98        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.037     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X173Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.801     6.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X173Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -4.349     2.505    
    SLICE_X173Y98        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y3   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y28  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hbm_0/inst/HBM_REF_CLK_0
  To Clock:  hbm_0/inst/HBM_REF_CLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hbm_0/inst/HBM_REF_CLK_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hbm_0/inst/HBM_REF_CLK_0 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     HBM_REF_CLK/REF_CLK  n/a            2.220         10.000      7.780      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Min Period        n/a     BUFGCE/I             n/a            1.290         10.000      8.710      BUFGCE_X0Y76      hbm_0/inst/ONE_STACK.u_HBM_REF_CLK_BUFG_0/I
Low Pulse Width   Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Low Pulse Width   Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  apb_clk_clk_wiz_0_1
  To Clock:  apb_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.590ns (17.231%)  route 2.834ns (82.769%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 13.524 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.968ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.296     5.513    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X62Y7          LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     5.564 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1/O
                         net (fo=32, routed)          1.018     6.582    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.721    13.524    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[10]/C
                         clock pessimism             -0.431    13.093    
                         clock uncertainty           -0.067    13.026    
    SLICE_X60Y15         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    12.966    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.590ns (17.231%)  route 2.834ns (82.769%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 13.524 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.968ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.296     5.513    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X62Y7          LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     5.564 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1/O
                         net (fo=32, routed)          1.018     6.582    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.721    13.524    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[11]/C
                         clock pessimism             -0.431    13.093    
                         clock uncertainty           -0.067    13.026    
    SLICE_X60Y15         FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    12.966    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.642ns (18.560%)  route 2.817ns (81.440%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.968ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.967     6.184    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_data_pend_r_reg[22]
    SLICE_X60Y15         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     6.287 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_addr_pend_r[11]_i_1/O
                         net (fo=2, routed)           0.330     6.617    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/D[11]
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.720    13.523    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[11]/C
                         clock pessimism             -0.431    13.092    
                         clock uncertainty           -0.067    13.025    
    SLICE_X60Y15         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    13.050    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.704ns (20.730%)  route 2.692ns (79.270%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 13.525 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.968ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.870     6.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_data_pend_r_reg[22]
    SLICE_X58Y14         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     6.252 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_addr_pend_r[15]_i_1/O
                         net (fo=2, routed)           0.302     6.554    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/D[15]
    SLICE_X58Y14         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.722    13.525    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X58Y14         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[15]/C
                         clock pessimism             -0.431    13.094    
                         clock uncertainty           -0.067    13.027    
    SLICE_X58Y14         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.052    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[15]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.642ns (18.927%)  route 2.750ns (81.073%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.968ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.967     6.184    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_data_pend_r_reg[22]
    SLICE_X60Y15         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     6.287 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_addr_pend_r[11]_i_1/O
                         net (fo=2, routed)           0.263     6.550    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/D[11]
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.720    13.523    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[11]/C
                         clock pessimism             -0.431    13.092    
                         clock uncertainty           -0.067    13.025    
    SLICE_X60Y15         FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    13.050    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.704ns (20.959%)  route 2.655ns (79.041%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 13.525 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.968ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.870     6.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_data_pend_r_reg[22]
    SLICE_X58Y14         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     6.252 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_addr_pend_r[15]_i_1/O
                         net (fo=2, routed)           0.265     6.517    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/D[15]
    SLICE_X58Y14         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.722    13.525    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X58Y14         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[15]/C
                         clock pessimism             -0.431    13.094    
                         clock uncertainty           -0.067    13.027    
    SLICE_X58Y14         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    13.052    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[15]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.590ns (18.154%)  route 2.660ns (81.846%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.968ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.296     5.513    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X62Y7          LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     5.564 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1/O
                         net (fo=32, routed)          0.844     6.408    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.718    13.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[6]/C
                         clock pessimism             -0.431    13.090    
                         clock uncertainty           -0.067    13.023    
    SLICE_X59Y15         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    12.964    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.590ns (18.154%)  route 2.660ns (81.846%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.968ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.296     5.513    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X62Y7          LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     5.564 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1/O
                         net (fo=32, routed)          0.844     6.408    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.718    13.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[7]/C
                         clock pessimism             -0.431    13.090    
                         clock uncertainty           -0.067    13.023    
    SLICE_X59Y15         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    12.964    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.704ns (21.327%)  route 2.597ns (78.673%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.968ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.768     5.985    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_data_pend_r_reg[22]
    SLICE_X59Y15         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     6.150 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_addr_pend_r[7]_i_1/O
                         net (fo=2, routed)           0.309     6.459    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/D[7]
    SLICE_X59Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.720    13.523    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[7]/C
                         clock pessimism             -0.431    13.092    
                         clock uncertainty           -0.067    13.025    
    SLICE_X59Y15         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    13.050    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[7]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.628ns (19.048%)  route 2.669ns (80.952%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.064ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.968ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.917     3.158    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.237 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         1.032     4.269    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]
    SLICE_X62Y13         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.392 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.141     4.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.013     4.599    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X61Y13         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.791 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.817    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X61Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.874 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.308     5.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X64Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.217 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.967     6.184    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_data_pend_r_reg[22]
    SLICE_X60Y15         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     6.273 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/apb_addr_pend_r[10]_i_1/O
                         net (fo=2, routed)           0.182     6.455    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/D[10]
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.720    13.523    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X60Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[10]/C
                         clock pessimism             -0.431    13.092    
                         clock uncertainty           -0.067    13.025    
    SLICE_X60Y15         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.050    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[10]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  6.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.447%)  route 0.127ns (67.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    3.521ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.718ns (routing 0.968ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.958ns (routing 1.064ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.718     3.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.582 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[6]/Q
                         net (fo=4, routed)           0.127     3.709    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[31]_0[6]
    SLICE_X62Y16         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.958     3.199    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X62Y16         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[6]/C
                         clock pessimism              0.431     3.630    
    SLICE_X62Y16         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.692    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.692    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_wr_rd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/wr_rd_store_r_reg/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.071ns (routing 0.582ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.650ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.071     2.108    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_wr_rd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.147 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_wr_rd_r_reg/Q
                         net (fo=3, routed)           0.035     2.182    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_wr_rd_r_reg_n_0
    SLICE_X64Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/wr_rd_store_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.212     1.883    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/wr_rd_store_r_reg/C
                         clock pessimism              0.231     2.114    
    SLICE_X64Y13         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.161    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/wr_rd_store_r_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      1.073ns (routing 0.582ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.650ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.073     2.110    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X62Y9          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.149 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[3]/Q
                         net (fo=1, routed)           0.025     2.174    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[3]
    SLICE_X62Y9          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.188 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[3]_i_1/O
                         net (fo=1, routed)           0.015     2.203    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[3]_i_1_n_0
    SLICE_X62Y9          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.219     1.890    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X62Y9          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[3]/C
                         clock pessimism              0.237     2.127    
    SLICE_X62Y9          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.173    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.061ns (30.348%)  route 0.140ns (69.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.723ns (routing 0.968ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.064ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.723     3.526    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X63Y7          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.587 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[2]/Q
                         net (fo=4, routed)           0.140     3.727    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[31]_0[2]
    SLICE_X61Y11         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.962     3.203    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X61Y11         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[2]/C
                         clock pessimism              0.431     3.634    
    SLICE_X61Y11         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.696    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.093ns (47.938%)  route 0.101ns (52.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.730ns (routing 0.968ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.963ns (routing 1.064ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.730     3.533    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X63Y8          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.591 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[2]/Q
                         net (fo=1, routed)           0.071     3.662    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1[2]
    SLICE_X61Y8          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     3.697 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[2]_i_1/O
                         net (fo=1, routed)           0.030     3.727    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[2]_i_1_n_0
    SLICE_X61Y8          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.963     3.204    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X61Y8          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[2]/C
                         clock pessimism              0.431     3.635    
    SLICE_X61Y8          FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.695    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      1.065ns (routing 0.582ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.650ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.065     2.102    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X62Y14         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.142 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[5]/Q
                         net (fo=4, routed)           0.061     2.203    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[31]_0[5]
    SLICE_X62Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.208     1.879    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X62Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[5]/C
                         clock pessimism              0.244     2.123    
    SLICE_X62Y15         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.170    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.082ns (40.594%)  route 0.120ns (59.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.205ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.724ns (routing 0.968ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.964ns (routing 1.064ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.724     3.527    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X60Y9          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.586 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[9]/Q
                         net (fo=4, routed)           0.095     3.681    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[31]_0[9]
    SLICE_X61Y10         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     3.704 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1[9]_i_1/O
                         net (fo=1, routed)           0.025     3.729    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1[9]_i_1_n_0
    SLICE_X61Y10         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.964     3.205    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X61Y10         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[9]/C
                         clock pessimism              0.431     3.636    
    SLICE_X61Y10         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.696    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.081ns (41.753%)  route 0.113ns (58.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    3.521ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.718ns (routing 0.968ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.064ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.718     3.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y14         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.579 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[13]/Q
                         net (fo=3, routed)           0.089     3.668    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r_reg[21]_1[13]
    SLICE_X58Y13         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.691 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[13]_i_1/O
                         net (fo=1, routed)           0.024     3.715    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[13]_i_1_n_0
    SLICE_X58Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.943     3.184    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X58Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[13]/C
                         clock pessimism              0.431     3.615    
    SLICE_X58Y13         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.675    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_addr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.936%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.071ns (routing 0.582ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.650ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.071     2.108    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.147 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_addr_r_reg[3]/Q
                         net (fo=2, routed)           0.054     2.201    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_addr_r_reg_n_0_[3]
    SLICE_X64Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.212     1.883    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/C
                         clock pessimism              0.231     2.114    
    SLICE_X64Y13         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.161    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      1.716ns (routing 0.968ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.064ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.716     3.519    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X62Y14         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.578 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[4]/Q
                         net (fo=4, routed)           0.079     3.657    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[31]_0[4]
    SLICE_X62Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.937     3.178    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X62Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[4]/C
                         clock pessimism              0.376     3.554    
    SLICE_X62Y15         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.616    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         apb_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     HBM_SNGLBLI_INTF_APB/PCLK  n/a            10.000        10.000      0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         10.000      8.431      RAMB36_X4Y2            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         10.000      8.431      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     BUFGCE/I                   n/a            1.290         10.000      8.710      BUFGCE_X0Y47           clk_wiz_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3         n/a            1.071         10.000      8.929      MMCM_X0Y1              clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X64Y13           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X64Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_busy_r_reg/C
Min Period        n/a     FDPE/C                     n/a            0.550         10.000      9.450      SLICE_X64Y12           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[0]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X64Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[1]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X64Y12           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[2]/C
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y2            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y2            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_busy_r_reg/C
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/data_store_r_reg[21]/C
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/data_store_r_reg[23]/C
Low Pulse Width   Fast    FDPE/C                     n/a            0.275         5.000       4.725      SLICE_X66Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/main_fsm_curr_state_reg[0]/C
High Pulse Width  Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y2            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y2            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y13           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/C
High Pulse Width  Fast    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y13           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/C
High Pulse Width  Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_busy_r_reg/C
High Pulse Width  Fast    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y14           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_busy_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_clk_clk_wiz_0_1
  To Clock:  axi_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 13.904 - 10.000 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.411ns, distribution 0.959ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.285ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.370     3.602    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_10_ACLK
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.197 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.465    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_10_BVALID
    SLICE_X76Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.555 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_24/O
                         net (fo=1, routed)           0.209     4.764    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_10_BREADY
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.110    13.904    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_10_ACLK
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
                         clock pessimism             -0.302    13.602    
                         clock uncertainty           -0.067    13.535    
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.216    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST
  -------------------------------------------------------------------
                         required time                         13.216    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.411ns, distribution 0.986ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.285ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.397     3.629    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.224 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.492    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_11_BVALID
    SLICE_X87Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.582 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_26/O
                         net (fo=1, routed)           0.209     4.791    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_BREADY
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.126    13.920    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                         clock pessimism             -0.291    13.629    
                         clock uncertainty           -0.067    13.562    
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.243    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 13.929 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.411ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.285ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.406     3.638    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.233 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.501    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_12_BVALID
    SLICE_X94Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.591 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_28/O
                         net (fo=1, routed)           0.209     4.800    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_BREADY
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.135    13.929    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                         clock pessimism             -0.291    13.638    
                         clock uncertainty           -0.067    13.571    
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.252    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.411ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.228ns (routing 1.285ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.508     3.740    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.335 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.603    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_14_BVALID
    SLICE_X106Y10        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.693 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_32/O
                         net (fo=1, routed)           0.209     4.902    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_BREADY
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.228    14.022    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                         clock pessimism             -0.282    13.740    
                         clock uncertainty           -0.067    13.673    
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.354    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.411ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.285ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.531     3.763    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.358 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.626    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_15_BVALID
    SLICE_X114Y10        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.716 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_34/O
                         net (fo=1, routed)           0.209     4.925    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_BREADY
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.249    14.043    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                         clock pessimism             -0.280    13.763    
                         clock uncertainty           -0.067    13.696    
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.377    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 13.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.548ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.411ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.285ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.316     3.548    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.143 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.411    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_01_BVALID
    SLICE_X16Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.501 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_6/O
                         net (fo=1, routed)           0.209     4.710    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_BREADY
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.051    13.845    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                         clock pessimism             -0.297    13.548    
                         clock uncertainty           -0.067    13.481    
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.162    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 13.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.411ns, distribution 0.876ns)
  Clock Net Delay (Destination): 2.024ns (routing 1.285ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.287     3.519    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.114 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.382    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_03_BVALID
    SLICE_X30Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.472 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_10/O
                         net (fo=1, routed)           0.209     4.681    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_BREADY
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.024    13.818    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                         clock pessimism             -0.299    13.519    
                         clock uncertainty           -0.067    13.452    
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.133    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 13.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 1.411ns, distribution 0.854ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.285ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.265     3.497    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_06_ACLK
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.092 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.360    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_06_BVALID
    SLICE_X52Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.450 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_16/O
                         net (fo=1, routed)           0.209     4.659    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_06_BREADY
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.005    13.799    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_06_ACLK
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
                         clock pessimism             -0.302    13.497    
                         clock uncertainty           -0.067    13.430    
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.111    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 1.411ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.285ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.269     3.501    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_07_ACLK
    BLI_HBM_AXI_INTF_X7Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X7Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.096 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.364    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_07_BVALID
    SLICE_X56Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.454 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_18/O
                         net (fo=1, routed)           0.209     4.663    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_07_BREADY
    BLI_HBM_AXI_INTF_X7Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.009    13.803    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_07_ACLK
    BLI_HBM_AXI_INTF_X7Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
                         clock pessimism             -0.302    13.501    
                         clock uncertainty           -0.067    13.434    
    BLI_HBM_AXI_INTF_X7Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.115    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.411ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.285ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.358     3.590    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_09_ACLK
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.185 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.453    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_09_BVALID
    SLICE_X71Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.543 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_22/O
                         net (fo=1, routed)           0.209     4.752    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_09_BREADY
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.099    13.893    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_09_ACLK
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
                         clock pessimism             -0.303    13.590    
                         clock uncertainty           -0.067    13.523    
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.204    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  8.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.261ns (66.412%)  route 0.132ns (33.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.281ns (routing 0.767ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.850ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.281     2.312    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_08_ACLK
    BLI_HBM_AXI_INTF_X8Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X8Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.212     2.524 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.060     2.584    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_08_BVALID
    SLICE_X60Y11         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     2.633 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_20/O
                         net (fo=1, routed)           0.072     2.705    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_08_BREADY
    BLI_HBM_AXI_INTF_X8Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.446     2.110    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_08_ACLK
    BLI_HBM_AXI_INTF_X8Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
                         clock pessimism              0.202     2.312    
    BLI_HBM_AXI_INTF_X8Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.052     2.260    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.249ns (62.720%)  route 0.148ns (37.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.301ns (routing 0.767ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.850ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.301     2.332    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.212     2.544 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.057     2.601    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_00_BVALID
    SLICE_X1Y11          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     2.638 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_4/O
                         net (fo=1, routed)           0.091     2.729    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_BREADY
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.472     2.136    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.196     2.332    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.052     2.280    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.372ns (routing 0.767ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.372     2.403    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.617 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.687    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_14_RVALID
    SLICE_X106Y11        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.748 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_33/O
                         net (fo=1, routed)           0.068     2.816    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_RREADY
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.550     2.214    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                         clock pessimism              0.189     2.403    
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.347    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.267ns (routing 0.767ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.850ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.267     2.298    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.512 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.582    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_01_RVALID
    SLICE_X16Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.643 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_7/O
                         net (fo=1, routed)           0.068     2.711    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_RREADY
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.435     2.099    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                         clock pessimism              0.199     2.298    
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.242    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.767ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.850ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.253     2.284    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_02_ACLK
    BLI_HBM_AXI_INTF_X2Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X2Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.498 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.568    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_02_RVALID
    SLICE_X27Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.629 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_9/O
                         net (fo=1, routed)           0.068     2.697    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_02_RREADY
    BLI_HBM_AXI_INTF_X2Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.420     2.084    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_02_ACLK
    BLI_HBM_AXI_INTF_X2Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/ACLK
                         clock pessimism              0.200     2.284    
    BLI_HBM_AXI_INTF_X2Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.228    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.309ns (routing 0.767ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.850ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.309     2.340    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.554 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.624    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_11_RVALID
    SLICE_X87Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.685 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_27/O
                         net (fo=1, routed)           0.068     2.753    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_RREADY
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.482     2.146    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                         clock pessimism              0.194     2.340    
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.284    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.314ns (routing 0.767ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.850ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.314     2.345    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.559 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.629    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_12_RVALID
    SLICE_X94Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.690 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_29/O
                         net (fo=1, routed)           0.068     2.758    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_RREADY
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.487     2.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                         clock pessimism              0.194     2.345    
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.289    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      1.350ns (routing 0.767ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.850ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.350     2.381    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_ACLK
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.595 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.665    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_13_RVALID
    SLICE_X99Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.726 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_31/O
                         net (fo=1, routed)           0.068     2.794    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_RREADY
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.527     2.191    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_ACLK
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
                         clock pessimism              0.190     2.381    
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.325    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.384ns (routing 0.767ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.850ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.384     2.415    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.629 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.699    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_15_RVALID
    SLICE_X114Y11        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.760 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_35/O
                         net (fo=1, routed)           0.068     2.828    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_RREADY
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.563     2.227    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                         clock pessimism              0.188     2.415    
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.359    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.250ns (routing 0.767ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.850ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.250     2.281    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.495 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.565    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_03_RVALID
    SLICE_X30Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.626 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_11/O
                         net (fo=1, routed)           0.068     2.694    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_RREADY
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.417     2.081    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                         clock pessimism              0.200     2.281    
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.225    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X10Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X4Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X11Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X5Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X12Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X6Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X13Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X7Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X14Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X8Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X4Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X11Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X12Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X6Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X7Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X8Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X9Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X9Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X1Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X1Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X10Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X6Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X7Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X14Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X15Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X3Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X0Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X10Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X4Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X4Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK



---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 bbq_inst/fl_q_r_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.079ns (1.190%)  route 6.559ns (98.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 13.625 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.581ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.832ns (routing 0.530ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.679     2.909    bbq_inst/bbq_clk
    SLICE_X112Y141       FDRE                                         r  bbq_inst/fl_q_r_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.988 r  bbq_inst/fl_q_r_reg[7][8]/Q
                         net (fo=162, routed)         6.559     9.547    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y35         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.832    13.625    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456    13.169    
                         clock uncertainty           -0.067    13.101    
    RAMB36_X0Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228    12.873    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 bbq_inst/fl_q_r_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.079ns (1.227%)  route 6.357ns (98.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 13.608 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.581ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.530ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.679     2.909    bbq_inst/bbq_clk
    SLICE_X112Y141       FDRE                                         r  bbq_inst/fl_q_r_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.988 r  bbq_inst/fl_q_r_reg[7][8]/Q
                         net (fo=162, routed)         6.357     9.345    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y36         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.815    13.608    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504    13.104    
                         clock uncertainty           -0.067    13.037    
    RAMB36_X1Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228    12.809    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 bbq_inst/fl_q_r_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 0.079ns (1.217%)  route 6.414ns (98.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.581ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.530ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.679     2.909    bbq_inst/bbq_clk
    SLICE_X112Y141       FDRE                                         r  bbq_inst/fl_q_r_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.988 r  bbq_inst/fl_q_r_reg[7][8]/Q
                         net (fo=162, routed)         6.414     9.402    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y34         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.831    13.624    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456    13.168    
                         clock uncertainty           -0.067    13.100    
    RAMB36_X0Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228    12.872    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 bbq_inst/reg_pb_q_s9_reg[head][0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.079ns (1.250%)  route 6.241ns (98.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.581ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.530ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.672     2.902    bbq_inst/bbq_clk
    SLICE_X113Y139       FDRE                                         r  bbq_inst/reg_pb_q_s9_reg[head][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.981 r  bbq_inst/reg_pb_q_s9_reg[head][0]/Q
                         net (fo=98, routed)          6.241     9.222    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y40         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.845    13.638    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y40         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504    13.134    
                         clock uncertainty           -0.067    13.067    
    RAMB36_X0Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338    12.729    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 bbq_inst/reg_pb_q_s9_reg[head][0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.079ns (1.258%)  route 6.201ns (98.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 13.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.581ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.530ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.672     2.902    bbq_inst/bbq_clk
    SLICE_X113Y139       FDRE                                         r  bbq_inst/reg_pb_q_s9_reg[head][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.981 r  bbq_inst/reg_pb_q_s9_reg[head][0]/Q
                         net (fo=98, routed)          6.201     9.182    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y39         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.850    13.643    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504    13.139    
                         clock uncertainty           -0.067    13.072    
    RAMB36_X0Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338    12.734    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 bbq_inst/reg_pb_q_s9_reg[head][0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.079ns (1.264%)  route 6.173ns (98.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 13.613 - 10.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.581ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.530ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.672     2.902    bbq_inst/bbq_clk
    SLICE_X113Y139       FDRE                                         r  bbq_inst/reg_pb_q_s9_reg[head][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.981 r  bbq_inst/reg_pb_q_s9_reg[head][0]/Q
                         net (fo=98, routed)          6.173     9.154    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y29         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.820    13.613    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456    13.157    
                         clock uncertainty           -0.067    13.089    
    RAMB36_X0Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338    12.751    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 bbq_inst/fl_q_r_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 0.079ns (1.243%)  route 6.279ns (98.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 13.621 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.581ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.530ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.679     2.909    bbq_inst/bbq_clk
    SLICE_X112Y141       FDRE                                         r  bbq_inst/fl_q_r_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.988 r  bbq_inst/fl_q_r_reg[7][8]/Q
                         net (fo=162, routed)         6.279     9.267    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y33         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.828    13.621    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456    13.165    
                         clock uncertainty           -0.067    13.097    
    RAMB36_X0Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228    12.869    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 bbq_inst/fl_q_r_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 0.079ns (1.255%)  route 6.217ns (98.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns = ( 13.583 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.581ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.530ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.679     2.909    bbq_inst/bbq_clk
    SLICE_X112Y141       FDRE                                         r  bbq_inst/fl_q_r_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.988 r  bbq_inst/fl_q_r_reg[7][8]/Q
                         net (fo=162, routed)         6.217     9.205    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y35         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.790    13.583    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456    13.127    
                         clock uncertainty           -0.067    13.059    
    RAMB36_X1Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228    12.831    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 bbq_inst/reg_is_enque_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.292ns (4.703%)  route 5.917ns (95.297%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 13.629 - 10.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    -0.512ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.581ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.530ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.627     2.857    bbq_inst/bbq_clk
    SLICE_X112Y115       FDRE                                         r  bbq_inst/reg_is_enque_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.936 r  bbq_inst/reg_is_enque_s_reg[9]/Q
                         net (fo=54, routed)          0.520     3.456    bbq_inst/reg_is_enque_s[9]_37
    SLICE_X113Y138       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.580 r  bbq_inst/int_pb_data[tail]_inferred_i_17/O
                         net (fo=4, routed)           0.244     3.824    bbq_inst/int_pb_data[tail][0]
    SLICE_X113Y138       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.913 r  bbq_inst/pp_rdaddress_inferred_i_17/O
                         net (fo=66, routed)          5.153     9.066    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y35         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.836    13.629    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y35         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.512    13.117    
                         clock uncertainty           -0.067    13.050    
    RAMB36_X0Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334    12.716    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 bbq_inst/reg_pb_q_s9_reg[head][0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.079ns (1.281%)  route 6.089ns (98.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 13.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.581ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.530ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.672     2.902    bbq_inst/bbq_clk
    SLICE_X113Y139       FDRE                                         r  bbq_inst/reg_pb_q_s9_reg[head][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.981 r  bbq_inst/reg_pb_q_s9_reg[head][0]/Q
                         net (fo=98, routed)          6.089     9.070    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y34         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.789    13.582    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y34         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456    13.126    
                         clock uncertainty           -0.067    13.058    
    RAMB36_X1Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338    12.720    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  3.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.090ns (52.632%)  route 0.081ns (47.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.510ns (routing 0.530ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.581ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.510     3.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X71Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y27         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.072     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X69Y27         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     3.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.009     3.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X69Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.726     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X69Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.453     3.409    
    SLICE_X69Y27         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (37.037%)  route 0.102ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.522ns (routing 0.530ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.581ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.522     3.315    <hidden>
    SLICE_X68Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.375 r  <hidden>
                         net (fo=1, routed)           0.102     3.477    <hidden>
    SLICE_X69Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.724     2.954    <hidden>
    SLICE_X69Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.453     3.407    
    SLICE_X69Y30         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.469    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.530ns (routing 0.530ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.581ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.530     3.323    <hidden>
    SLICE_X65Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.381 r  <hidden>
                         net (fo=2, routed)           0.112     3.493    <hidden>
    SLICE_X64Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.738     2.968    <hidden>
    SLICE_X64Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.453     3.421    
    SLICE_X64Y40         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.483    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.709%)  route 0.100ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.534ns (routing 0.530ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.581ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.534     3.327    <hidden>
    SLICE_X63Y37         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.385 r  <hidden>
                         net (fo=3, routed)           0.100     3.485    <hidden>
    SLICE_X65Y37         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.732     2.962    <hidden>
    SLICE_X65Y37         FDSE                                         r  <hidden>
                         clock pessimism              0.453     3.415    
    SLICE_X65Y37         FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.475    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.647%)  route 0.089ns (52.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.520ns (routing 0.530ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.581ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.520     3.313    <hidden>
    SLICE_X67Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.372 r  <hidden>
                         net (fo=1, routed)           0.067     3.439    <hidden>
    SLICE_X69Y31         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     3.461 r  <hidden>
                         net (fo=1, routed)           0.022     3.483    <hidden>
    SLICE_X69Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.726     2.956    <hidden>
    SLICE_X69Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.453     3.409    
    SLICE_X69Y31         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.469    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 bbq_inst/reg_l2_bitmap_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/reg_l2_bitmap_s_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.081ns (49.091%)  route 0.084ns (50.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.459ns (routing 0.530ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.581ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.459     3.252    bbq_inst/bbq_clk
    SLICE_X109Y42        FDRE                                         r  bbq_inst/reg_l2_bitmap_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.310 r  bbq_inst/reg_l2_bitmap_s_reg[3][1]/Q
                         net (fo=8, routed)           0.062     3.372    bbq_inst/reg_l2_bitmap_s[3]_79[1]
    SLICE_X108Y42        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     3.395 r  bbq_inst/reg_l2_bitmap_s[4][1]_i_1/O
                         net (fo=1, routed)           0.022     3.417    bbq_inst/reg_l2_bitmap_s[4][1]_i_1_n_0
    SLICE_X108Y42        FDRE                                         r  bbq_inst/reg_l2_bitmap_s_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.652     2.882    bbq_inst/bbq_clk
    SLICE_X108Y42        FDRE                                         r  bbq_inst/reg_l2_bitmap_s_reg[4][1]/C
                         clock pessimism              0.459     3.341    
    SLICE_X108Y42        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.401    bbq_inst/reg_l2_bitmap_s_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.517ns (routing 0.530ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.581ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.517     3.310    <hidden>
    SLICE_X66Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y30         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.369 r  <hidden>
                         net (fo=23, routed)          0.120     3.489    <hidden>
    SLICE_X67Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.729     2.959    <hidden>
    SLICE_X67Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.453     3.412    
    SLICE_X67Y32         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.472    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.082ns (47.126%)  route 0.092ns (52.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.513ns (routing 0.530ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.581ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.513     3.306    <hidden>
    SLICE_X74Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y31         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.366 r  <hidden>
                         net (fo=2, routed)           0.068     3.434    <hidden>
    SLICE_X73Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     3.456 r  <hidden>
                         net (fo=1, routed)           0.024     3.480    <hidden>
    SLICE_X73Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.720     2.950    <hidden>
    SLICE_X73Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.453     3.403    
    SLICE_X73Y31         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.463    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bbq_inst/reg_he_data_s_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/reg_he_data_s_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      0.971ns (routing 0.319ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.351ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.971     2.002    bbq_inst/bbq_clk
    SLICE_X117Y53        FDRE                                         r  bbq_inst/reg_he_data_s_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y53        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.041 r  bbq_inst/reg_he_data_s_reg[3][11]/Q
                         net (fo=1, routed)           0.033     2.074    bbq_inst/reg_he_data_s[3]_41[11]
    SLICE_X117Y53        FDRE                                         r  bbq_inst/reg_he_data_s_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.094     1.758    bbq_inst/bbq_clk
    SLICE_X117Y53        FDRE                                         r  bbq_inst/reg_he_data_s_reg[4][11]/C
                         clock pessimism              0.250     2.008    
    SLICE_X117Y53        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.055    bbq_inst/reg_he_data_s_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.967ns (routing 0.319ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.351ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.967     1.998    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X120Y111       FDRE                                         r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y111       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.037 r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.033     2.070    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X120Y111       FDRE                                         r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.085     1.749    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X120Y111       FDRE                                         r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.255     2.004    
    SLICE_X120Y111       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.051    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bbq_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y8    <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y8    <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X8Y24   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X8Y24   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y15   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y15   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X10Y20  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X10Y20  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X5Y1    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X5Y1    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y24   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y24   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y24   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y20  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y1    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y1    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y41   bbq_inst/next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y41   bbq_inst/next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y33   bbq_inst/next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y15   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y15   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y20  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y20  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y1    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y41   bbq_inst/next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y41   bbq_inst/next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hbm_ref_clk_wiz_0_1
  To Clock:  hbm_ref_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hbm_ref_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y25  clk_wiz_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCM_X0Y1     clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.384ns  (logic 0.081ns (21.094%)  route 0.303ns (78.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X69Y27         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.303     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X67Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y29         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X68Y26         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.260     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y26         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  9.686    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.323ns  (logic 0.080ns (24.768%)  route 0.243ns (75.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X67Y28         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.243     0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X67Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y28         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  9.702    

Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.286ns  (logic 0.079ns (27.622%)  route 0.207ns (72.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y28         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.207     0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X67Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y28         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X68Y26         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.204     0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X67Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y26         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  9.742    

Slack (MET) :             9.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.197     0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X68Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y27         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             9.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.233ns  (logic 0.079ns (33.906%)  route 0.154ns (66.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X68Y26         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.154     0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y26         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  9.792    

Slack (MET) :             9.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.229ns  (logic 0.081ns (35.371%)  route 0.148ns (64.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X68Y26         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.148     0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X67Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y26         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  9.796    





---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  apb_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[8]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.225ns (13.653%)  route 1.423ns (86.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.731ns (routing 0.581ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.731     2.961    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.038 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/Q
                         net (fo=1, routed)           0.834     3.872    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[8]
    SLICE_X60Y12         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.020 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_81/O
                         net (fo=1, routed)           0.589     4.609    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[8]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[8])
                                                     -0.307    12.403    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[17]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.170ns (11.032%)  route 1.371ns (88.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.581ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.734     2.964    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.043 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/Q
                         net (fo=1, routed)           0.707     3.750    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[17]
    SLICE_X60Y14         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     3.841 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_72/O
                         net (fo=1, routed)           0.664     4.505    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[17]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[17])
                                                     -0.306    12.404    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.211ns (11.308%)  route 1.655ns (88.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 13.510 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.755ns (routing 0.581ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.968ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.755     2.985    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y25         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.063 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/Q
                         net (fo=3, routed)           0.719     3.782    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_req_0_s
    SLICE_X62Y19         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.133     3.915 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/apb_mux_sel_r[0]_i_1/O
                         net (fo=1, routed)           0.936     4.851    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]_8[0]
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.707    13.510    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                         clock pessimism             -0.597    12.913    
                         clock uncertainty           -0.187    12.726    
    SLICE_X62Y19         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.751    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[6]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.177ns (11.691%)  route 1.337ns (88.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.745ns (routing 0.581ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.745     2.975    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.056 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[6]/Q
                         net (fo=1, routed)           0.723     3.779    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[6]
    SLICE_X62Y18         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.875 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_83/O
                         net (fo=1, routed)           0.614     4.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[6]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[6])
                                                     -0.306    12.404    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[28]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.166ns (11.178%)  route 1.319ns (88.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.581ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.737     2.967    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.045 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/Q
                         net (fo=1, routed)           0.830     3.875    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[28]
    SLICE_X60Y13         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.963 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_61/O
                         net (fo=1, routed)           0.489     4.452    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[28]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[28])
                                                     -0.311    12.399    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[1]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.199ns (13.602%)  route 1.264ns (86.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.732ns (routing 0.581ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.732     2.962    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[1]/Q
                         net (fo=1, routed)           0.369     3.407    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[1]
    SLICE_X61Y14         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     3.530 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_88/O
                         net (fo=1, routed)           0.895     4.425    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[1]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[1])
                                                     -0.308    12.402    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[4]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.178ns (12.242%)  route 1.276ns (87.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.732ns (routing 0.581ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.732     2.962    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.041 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/Q
                         net (fo=1, routed)           0.407     3.448    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[4]
    SLICE_X62Y14         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.547 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_85/O
                         net (fo=1, routed)           0.869     4.416    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[4]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[4])
                                                     -0.300    12.410    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[13]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.131ns (9.193%)  route 1.294ns (90.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.581ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.734     2.964    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.043 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[13]/Q
                         net (fo=1, routed)           0.864     3.907    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[13]
    SLICE_X60Y13         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     3.959 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_76/O
                         net (fo=1, routed)           0.430     4.389    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[13]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[13])
                                                     -0.316    12.394    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.031ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[5]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.201ns (14.205%)  route 1.214ns (85.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.581ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.734     2.964    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.043 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/Q
                         net (fo=1, routed)           0.404     3.447    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[5]
    SLICE_X62Y18         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.569 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_84/O
                         net (fo=1, routed)           0.810     4.379    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[5]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[5])
                                                     -0.300    12.410    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  8.031    

Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[30]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.177ns (12.920%)  route 1.193ns (87.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.581ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.968ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.737     2.967    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.044 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[30]/Q
                         net (fo=1, routed)           0.916     3.960    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[30]
    SLICE_X60Y13         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     4.060 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_59/O
                         net (fo=1, routed)           0.277     4.337    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[30]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.691    13.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.897    
                         clock uncertainty           -0.187    12.710    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[30])
                                                     -0.311    12.399    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  8.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[15]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.063ns (11.517%)  route 0.484ns (88.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.954ns (routing 0.319ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.954     1.985    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X59Y22         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.025 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[15]/Q
                         net (fo=1, routed)           0.275     2.300    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[13]
    SLICE_X59Y15         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.323 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_42/O
                         net (fo=1, routed)           0.209     2.532    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[15]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[15])
                                                     -0.042     2.396    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[26]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.053ns (9.870%)  route 0.484ns (90.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.958ns (routing 0.319ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.958     1.989    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.028 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[26]/Q
                         net (fo=1, routed)           0.292     2.320    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[26]
    SLICE_X60Y12         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     2.334 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_63/O
                         net (fo=1, routed)           0.192     2.526    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[26]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[26])
                                                     -0.048     2.390    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[21]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.051ns (9.222%)  route 0.502ns (90.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.960ns (routing 0.319ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.960     1.991    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.028 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[21]/Q
                         net (fo=1, routed)           0.234     2.262    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[19]
    SLICE_X61Y15         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.014     2.276 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_36/O
                         net (fo=1, routed)           0.268     2.544    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[21]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[21]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[21])
                                                     -0.045     2.393    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[2]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.079ns (14.822%)  route 0.454ns (85.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.967ns (routing 0.319ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.967     1.998    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.037 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/Q
                         net (fo=1, routed)           0.239     2.276    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[0]
    SLICE_X61Y16         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.040     2.316 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_55/O
                         net (fo=1, routed)           0.215     2.531    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[2]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[2])
                                                     -0.063     2.375    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWRITE
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.061ns (11.031%)  route 0.492ns (88.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.964ns (routing 0.319ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.964     1.995    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y22         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.034 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwrite_reg/Q
                         net (fo=2, routed)           0.250     2.284    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/xsdb_apb_pwrite_0_s
    SLICE_X63Y12         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     2.306 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_3/O
                         net (fo=1, routed)           0.242     2.548    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWRITE
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWRITE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWRITE)
                                                     -0.049     2.389    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.089ns (13.505%)  route 0.570ns (86.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.964ns (routing 0.319ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.650ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.964     1.995    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y25         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.034 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/Q
                         net (fo=3, routed)           0.366     2.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/xsdb_apb_req_0_s
    SLICE_X62Y19         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.050     2.450 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r[1]_i_2/O
                         net (fo=1, routed)           0.204     2.654    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r[1]
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.198     1.869    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X62Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                         clock pessimism              0.389     2.258    
                         clock uncertainty            0.187     2.445    
    SLICE_X62Y19         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.492    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[21]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.074ns (12.781%)  route 0.505ns (87.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.955ns (routing 0.319ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.955     1.986    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.025 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[21]/Q
                         net (fo=1, routed)           0.225     2.250    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[21]
    SLICE_X61Y16         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.035     2.285 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_68/O
                         net (fo=1, routed)           0.280     2.565    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[21]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[21])
                                                     -0.042     2.396    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[27]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.073ns (12.920%)  route 0.492ns (87.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.959ns (routing 0.319ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.959     1.990    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.028 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[27]/Q
                         net (fo=1, routed)           0.308     2.336    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[27]
    SLICE_X60Y13         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.035     2.371 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_62/O
                         net (fo=1, routed)           0.184     2.555    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[27]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[27])
                                                     -0.052     2.386    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[22]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.074ns (12.937%)  route 0.498ns (87.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.957ns (routing 0.319ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.957     1.988    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.027 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/Q
                         net (fo=1, routed)           0.180     2.207    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[22]
    SLICE_X62Y12         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     2.242 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_67/O
                         net (fo=1, routed)           0.318     2.560    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[22]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[22])
                                                     -0.048     2.390    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[7]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.090ns (15.873%)  route 0.477ns (84.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.960ns (routing 0.319ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.650ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.960     1.991    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.031 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[7]/Q
                         net (fo=1, routed)           0.200     2.231    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[7]
    SLICE_X62Y17         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.281 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_82/O
                         net (fo=1, routed)           0.277     2.558    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[7]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.191     1.862    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.251    
                         clock uncertainty            0.187     2.438    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[7])
                                                     -0.050     2.388    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.586ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X68Y27         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.360     0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X68Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y27         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 49.586    

Slack (MET) :             49.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.373ns  (logic 0.081ns (21.716%)  route 0.292ns (78.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X67Y26         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.292     0.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y26         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                 49.652    

Slack (MET) :             49.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X67Y25         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.267     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X69Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X69Y26         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                 49.679    

Slack (MET) :             49.682ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y28         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.264     0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y27         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 49.682    

Slack (MET) :             49.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.334ns  (logic 0.081ns (24.251%)  route 0.253ns (75.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y28         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.253     0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X69Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X69Y27         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 49.691    

Slack (MET) :             49.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y28         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.253     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X67Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y28         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 49.693    

Slack (MET) :             49.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.294ns  (logic 0.081ns (27.551%)  route 0.213ns (72.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y25         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.213     0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y25         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                 49.731    

Slack (MET) :             49.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.286ns  (logic 0.079ns (27.622%)  route 0.207ns (72.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X67Y26         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.207     0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X69Y26         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                 49.739    





---------------------------------------------------------------------------------------------------
From Clock:  apb_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.692ns (27.042%)  route 1.867ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 13.335 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.530ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.606     5.710    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X61Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.542    13.335    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/C
                         clock pessimism             -0.597    12.738    
                         clock uncertainty           -0.187    12.551    
    SLICE_X61Y19         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    12.490    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.668ns (26.351%)  route 1.867ns (73.649%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 13.337 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.530ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.279     4.948    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y23         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.071 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.615     5.686    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.544    13.337    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y21         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/C
                         clock pessimism             -0.597    12.740    
                         clock uncertainty           -0.187    12.553    
    SLICE_X61Y21         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    12.479    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.692ns (27.212%)  route 1.851ns (72.788%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 13.337 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.530ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.590     5.694    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X61Y21         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.544    13.337    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y21         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/C
                         clock pessimism             -0.597    12.740    
                         clock uncertainty           -0.187    12.553    
    SLICE_X61Y21         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    12.492    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.692ns (28.050%)  route 1.775ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 13.327 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.530ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.514     5.618    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.534    13.327    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/C
                         clock pessimism             -0.597    12.730    
                         clock uncertainty           -0.187    12.543    
    SLICE_X59Y19         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.483    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.692ns (28.050%)  route 1.775ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 13.327 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.530ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.514     5.618    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.534    13.327    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]/C
                         clock pessimism             -0.597    12.730    
                         clock uncertainty           -0.187    12.543    
    SLICE_X59Y19         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    12.483    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.692ns (28.050%)  route 1.775ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 13.327 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.530ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.514     5.618    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.534    13.327    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]/C
                         clock pessimism             -0.597    12.730    
                         clock uncertainty           -0.187    12.543    
    SLICE_X59Y19         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    12.483    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.692ns (28.050%)  route 1.775ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 13.327 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.530ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.514     5.618    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.534    13.327    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/C
                         clock pessimism             -0.597    12.730    
                         clock uncertainty           -0.187    12.543    
    SLICE_X59Y19         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    12.483    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.692ns (28.016%)  route 1.778ns (71.984%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 13.339 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.530ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.517     5.621    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X61Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.546    13.339    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[1]/C
                         clock pessimism             -0.597    12.742    
                         clock uncertainty           -0.187    12.555    
    SLICE_X61Y20         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    12.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[1]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.692ns (28.016%)  route 1.778ns (71.984%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 13.339 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.530ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.517     5.621    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X61Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.546    13.339    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/C
                         clock pessimism             -0.597    12.742    
                         clock uncertainty           -0.187    12.555    
    SLICE_X61Y20         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    12.494    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.692ns (28.431%)  route 1.742ns (71.569%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 13.332 - 10.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.064ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.530ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.910     3.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.445 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.585     4.030    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X63Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.182 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.388     4.570    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X61Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.669 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.288     4.957    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.104 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.481     5.585    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X60Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.539    13.332    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]/C
                         clock pessimism             -0.597    12.735    
                         clock uncertainty           -0.187    12.548    
    SLICE_X60Y20         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    12.487    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  6.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.163ns (45.152%)  route 0.198ns (54.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.351ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[5])
                                                      0.149     2.236 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[5]
                         net (fo=3, routed)           0.174     2.410    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[5]
    SLICE_X61Y20         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.424 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[5]_i_1/O
                         net (fo=1, routed)           0.024     2.448    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[5]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.092     1.756    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y20         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/C
                         clock pessimism              0.389     2.145    
                         clock uncertainty            0.187     2.332    
    SLICE_X61Y20         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.378    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.157ns (42.663%)  route 0.211ns (57.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.351ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[21])
                                                      0.134     2.221 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[21]
                         net (fo=4, routed)           0.190     2.411    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PRDATA[21]
    SLICE_X61Y19         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/data_from_apb[21]_i_1/O
                         net (fo=1, routed)           0.021     2.455    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_prdata_0_s[5]
    SLICE_X61Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.087     1.751    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/C
                         clock pessimism              0.389     2.140    
                         clock uncertainty            0.187     2.327    
    SLICE_X61Y19         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.373    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.149ns (41.504%)  route 0.210ns (58.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.351ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[23])
                                                      0.135     2.222 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[23]
                         net (fo=4, routed)           0.194     2.416    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PRDATA[23]
    SLICE_X59Y19         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     2.430 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/data_from_apb[23]_i_1/O
                         net (fo=1, routed)           0.016     2.446    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_prdata_0_s[7]
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.078     1.742    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X59Y19         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/C
                         clock pessimism              0.389     2.131    
                         clock uncertainty            0.187     2.318    
    SLICE_X59Y19         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.364    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.150ns (40.761%)  route 0.218ns (59.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.351ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[18])
                                                      0.128     2.215 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[18]
                         net (fo=4, routed)           0.202     2.417    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[18]
    SLICE_X62Y13         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.439 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[18]_i_1/O
                         net (fo=1, routed)           0.016     2.455    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[18]_i_1_n_0
    SLICE_X62Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.078     1.742    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[18]/C
                         clock pessimism              0.389     2.131    
                         clock uncertainty            0.187     2.318    
    SLICE_X62Y13         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.364    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.152ns (40.751%)  route 0.221ns (59.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.351ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[31])
                                                      0.138     2.225 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[31]
                         net (fo=3, routed)           0.205     2.430    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[31]
    SLICE_X62Y18         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.014     2.444 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[31]_i_2/O
                         net (fo=1, routed)           0.016     2.460    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[31]_i_2_n_0
    SLICE_X62Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.076     1.740    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/C
                         clock pessimism              0.389     2.129    
                         clock uncertainty            0.187     2.316    
    SLICE_X62Y18         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.362    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.151ns (39.633%)  route 0.230ns (60.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.351ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[14])
                                                      0.137     2.224 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[14]
                         net (fo=3, routed)           0.212     2.436    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[14]
    SLICE_X60Y22         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     2.450 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[14]_i_1/O
                         net (fo=1, routed)           0.018     2.468    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[14]_i_1_n_0
    SLICE_X60Y22         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.083     1.747    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y22         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]/C
                         clock pessimism              0.389     2.136    
                         clock uncertainty            0.187     2.323    
    SLICE_X60Y22         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.369    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.143ns (37.831%)  route 0.235ns (62.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.351ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[22])
                                                      0.129     2.216 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[22]
                         net (fo=4, routed)           0.218     2.434    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[22]
    SLICE_X62Y13         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.448 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[22]_i_1/O
                         net (fo=1, routed)           0.017     2.465    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[22]_i_1_n_0
    SLICE_X62Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.078     1.742    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/C
                         clock pessimism              0.389     2.131    
                         clock uncertainty            0.187     2.318    
    SLICE_X62Y13         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.364    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.149ns (38.802%)  route 0.235ns (61.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.351ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[26])
                                                      0.134     2.221 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[26]
                         net (fo=4, routed)           0.214     2.435    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[26]
    SLICE_X60Y23         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.450 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[26]_i_1/O
                         net (fo=1, routed)           0.021     2.471    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[26]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.081     1.745    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[26]/C
                         clock pessimism              0.389     2.134    
                         clock uncertainty            0.187     2.321    
    SLICE_X60Y23         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.367    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.040ns (10.782%)  route 0.331ns (89.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.582ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.351ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.057     2.094    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X59Y23         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.134 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[3]/Q
                         net (fo=1, routed)           0.331     2.465    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[3]
    SLICE_X59Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.075     1.739    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X59Y23         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]/C
                         clock pessimism              0.389     2.128    
                         clock uncertainty            0.187     2.315    
    SLICE_X59Y23         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.361    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.153ns (39.332%)  route 0.236ns (60.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.582ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.351ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.050     2.087    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[11])
                                                      0.139     2.226 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[11]
                         net (fo=3, routed)           0.210     2.436    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[11]
    SLICE_X60Y22         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.450 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[11]_i_1/O
                         net (fo=1, routed)           0.026     2.476    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[11]_i_1_n_0
    SLICE_X60Y22         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.083     1.747    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y22         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[11]/C
                         clock pessimism              0.389     2.136    
                         clock uncertainty            0.187     2.323    
    SLICE_X60Y22         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.369    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.079ns (8.272%)  route 0.876ns (91.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.530ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.876     3.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.528    13.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.397    12.924    
                         clock uncertainty           -0.067    12.857    
    SLICE_X69Y19         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.079ns (8.272%)  route 0.876ns (91.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.530ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.876     3.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.528    13.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.397    12.924    
                         clock uncertainty           -0.067    12.857    
    SLICE_X69Y19         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.079ns (8.272%)  route 0.876ns (91.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.530ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.876     3.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.528    13.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.397    12.924    
                         clock uncertainty           -0.067    12.857    
    SLICE_X69Y19         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.079ns (8.272%)  route 0.876ns (91.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.530ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.876     3.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.528    13.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.397    12.924    
                         clock uncertainty           -0.067    12.857    
    SLICE_X69Y19         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.079ns (8.272%)  route 0.876ns (91.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.530ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.876     3.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.528    13.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.397    12.924    
                         clock uncertainty           -0.067    12.857    
    SLICE_X69Y19         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.079ns (8.272%)  route 0.876ns (91.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.530ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.876     3.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.528    13.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.397    12.924    
                         clock uncertainty           -0.067    12.857    
    SLICE_X69Y19         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.079ns (8.281%)  route 0.875ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.530ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.875     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.530    13.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.397    12.926    
                         clock uncertainty           -0.067    12.859    
    SLICE_X70Y19         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  8.884    

Slack (MET) :             8.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.079ns (8.281%)  route 0.875ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.530ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.875     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.530    13.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.397    12.926    
                         clock uncertainty           -0.067    12.859    
    SLICE_X70Y19         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    12.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  8.884    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.079ns (9.371%)  route 0.764ns (90.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.530ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.764     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.535    13.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.453    12.875    
                         clock uncertainty           -0.067    12.808    
    SLICE_X68Y19         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.079ns (9.382%)  route 0.763ns (90.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 13.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.581ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.530ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.725     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.763     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.537    13.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.453    12.877    
                         clock uncertainty           -0.067    12.810    
    SLICE_X68Y19         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  8.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.954ns (routing 0.319ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.351ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.954     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.102     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.073     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.296     2.033    
    SLICE_X67Y25         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.954ns (routing 0.319ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.351ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.954     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.102     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.073     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.296     2.033    
    SLICE_X67Y25         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.954ns (routing 0.319ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.351ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.954     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.102     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.073     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.296     2.033    
    SLICE_X67Y25         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.954ns (routing 0.319ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.351ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.954     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.102     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.073     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.296     2.033    
    SLICE_X67Y25         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.954ns (routing 0.319ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.351ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.954     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.102     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.073     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.296     2.033    
    SLICE_X67Y25         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.951ns (routing 0.319ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.351ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.951     1.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.099     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.068     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.296     2.028    
    SLICE_X71Y29         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Net Delay (Source):      0.961ns (routing 0.319ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.351ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.961     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y21         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.069     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X68Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.081     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X68Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.257     2.002    
    SLICE_X68Y21         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.949ns (routing 0.319ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.351ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.949     1.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y23         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.091     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X68Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.085     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X68Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.263     2.012    
    SLICE_X68Y22         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.952ns (routing 0.319ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.351ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.952     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.104     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X71Y27         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.064     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X71Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.296     2.024    
    SLICE_X71Y27         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.952ns (routing 0.319ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.351ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        0.952     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.104     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X71Y27         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=5917, routed)        1.064     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X71Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.296     2.024    
    SLICE_X71Y27         FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.367ns (10.155%)  route 3.247ns (89.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.971    11.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.160    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X72Y28         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 46.176    

Slack (MET) :             46.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.367ns (10.155%)  route 3.247ns (89.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.971    11.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.160    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X72Y28         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 46.176    

Slack (MET) :             46.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.367ns (10.155%)  route 3.247ns (89.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.971    11.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.160    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X72Y28         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 46.176    

Slack (MET) :             46.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.367ns (10.155%)  route 3.247ns (89.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.971    11.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.160    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X72Y28         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 46.176    

Slack (MET) :             46.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.367ns (10.155%)  route 3.247ns (89.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.971    11.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.160    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X72Y28         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 46.176    

Slack (MET) :             46.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.367ns (10.163%)  route 3.244ns (89.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 53.408 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.968    11.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.633    58.041    
                         clock uncertainty           -0.035    58.006    
    SLICE_X72Y28         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.940    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 46.178    

Slack (MET) :             46.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.367ns (10.163%)  route 3.244ns (89.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 53.408 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.968    11.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.633    58.041    
                         clock uncertainty           -0.035    58.006    
    SLICE_X72Y28         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.940    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 46.178    

Slack (MET) :             46.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.367ns (10.163%)  route 3.244ns (89.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 53.408 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.968    11.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.633    58.041    
                         clock uncertainty           -0.035    58.006    
    SLICE_X72Y28         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.940    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 46.178    

Slack (MET) :             46.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.367ns (10.163%)  route 3.244ns (89.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 53.408 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.968    11.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.633    58.041    
                         clock uncertainty           -0.035    58.006    
    SLICE_X72Y28         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.940    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 46.178    

Slack (MET) :             46.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.367ns (10.163%)  route 3.244ns (89.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 53.408 - 50.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.538     6.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.285     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.173     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X169Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.103     8.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y97        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     8.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.968    11.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.760    52.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.633    58.041    
                         clock uncertainty           -0.035    58.006    
    SLICE_X72Y28         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.940    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 46.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.731ns (routing 0.096ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.108ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.731     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.109     2.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.846     6.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.308     2.591    
    SLICE_X68Y29         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.040ns (30.534%)  route 0.091ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.895ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    4.341ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.738     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.091     2.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X67Y23         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.842     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.341     2.554    
    SLICE_X67Y23         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X67Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X67Y26         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X68Y26         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X68Y26         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X67Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X67Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X67Y26         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X68Y26         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X68Y26         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X67Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X67Y26         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.753ns (routing 0.096ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.311     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X67Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.734     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X67Y26         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.169    





