// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/08/2017 08:03:20"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module booth_board (
	SW,
	KEY,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR);
input 	[17:0] SW;
input 	[1:0] KEY;
output 	[0:6] HEX7;
output 	[0:6] HEX6;
output 	[0:6] HEX5;
output 	[0:6] HEX4;
output 	[0:6] HEX3;
output 	[0:6] HEX2;
output 	[0:6] HEX1;
output 	[0:6] HEX0;
output 	[1:0] LEDR;

// Design Ports Information
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("booth_v_fast.sdo");
// synopsys translate_on

wire \booth|mem|Add1~5_combout ;
wire \booth|mem|Add1~16 ;
wire \booth|mem|Add0~15 ;
wire \booth|mem|Add1~35_combout ;
wire \booth|mem|Add0~16_combout ;
wire \booth|mem|memblock|C|Ram1~7_regout ;
wire \booth|mem|memblock|C|Ram1~5_regout ;
wire \booth|mem|memblock|C|Ram1~0_regout ;
wire \booth|mem|memblock|A|Ram1~8_regout ;
wire \booth|mem|Add1~37_combout ;
wire \booth|mem|Add1~38_combout ;
wire \booth|counter|Equal0~0_combout ;
wire \KEY[1]~clk_delay_ctrl_clkout ;
wire \KEY[1]~clkctrl_outclk ;
wire \mplier1|seg~0_combout ;
wire \mplier1|seg~1_combout ;
wire \mplier1|seg~2_combout ;
wire \mplier1|seg~3_combout ;
wire \mplier1|seg~4_combout ;
wire \mplier1|seg~5_combout ;
wire \mplier1|seg~6_combout ;
wire \mplier2|seg~0_combout ;
wire \mplier2|seg~1_combout ;
wire \mplier2|seg~2_combout ;
wire \mplier2|seg~3_combout ;
wire \mplier2|seg~4_combout ;
wire \mplier2|seg~5_combout ;
wire \mplier2|seg~6_combout ;
wire \mcand1|seg~0_combout ;
wire \mcand1|seg~1_combout ;
wire \mcand1|seg~2_combout ;
wire \mcand1|seg~3_combout ;
wire \mcand1|seg~4_combout ;
wire \mcand1|seg~5_combout ;
wire \mcand1|seg~6_combout ;
wire \mcand2|seg~0_combout ;
wire \mcand2|seg~1_combout ;
wire \mcand2|seg~2_combout ;
wire \mcand2|seg~3_combout ;
wire \mcand2|seg~4_combout ;
wire \mcand2|seg~5_combout ;
wire \mcand2|seg~6_combout ;
wire \booth|counter|count~0_combout ;
wire \booth|mem|Add1~0_combout ;
wire \booth|state|s1|q~0_combout ;
wire \booth|state|s1|q~1_combout ;
wire \booth|state|s1|q~regout ;
wire \booth|mem|Mux16~3_combout ;
wire \booth|mem|Mux16~2_combout ;
wire \booth|mem|B_En~2_combout ;
wire \booth|mem|memblock|B|Ram1~1_regout ;
wire \booth|mem|memblock|B|Ram1~9_combout ;
wire \booth|mem|memblock|B|Ram1~0_regout ;
wire \booth|state|Mux5~0_combout ;
wire \booth|counter|count~2_combout ;
wire \booth|counter|count~3_combout ;
wire \booth|counter|count~4_combout ;
wire \booth|state|Mux5~1_combout ;
wire \booth|counter|count~5_combout ;
wire \booth|counter|Add0~0_combout ;
wire \booth|counter|count~1_combout ;
wire \booth|counter|done~0_combout ;
wire \booth|counter|done~regout ;
wire \booth|state|s0|q~1_combout ;
wire \booth|state|s0|q~2_combout ;
wire \booth|state|s0|q~3_combout ;
wire \booth|state|s0|q~regout ;
wire \booth|state|Mux3~0_combout ;
wire \booth|state|Mux3~1_combout ;
wire \booth|state|s0|q~0_combout ;
wire \booth|mem|memblock|C|Ram1~6_regout ;
wire \booth|mem|memblock|C|Ram1~4_regout ;
wire \booth|mem|memblock|C|Ram1~3_regout ;
wire \booth|state|Mux4~0_combout ;
wire \booth|mem|Add1~19_combout ;
wire \booth|mem|memblock|C|Ram1~1_regout ;
wire \booth|mem|Add1~1_combout ;
wire \booth|mem|Add0~0_combout ;
wire \booth|mem|Add1~31_combout ;
wire \booth|mem|Add1~32_combout ;
wire \booth|mem|WideOr0~0_combout ;
wire \booth|mem|memblock|A|Ram1~0_regout ;
wire \booth|mem|Add0~1 ;
wire \booth|mem|Add0~3 ;
wire \booth|mem|Add0~4_combout ;
wire \booth|mem|Add1~33_combout ;
wire \booth|mem|Add1~34_combout ;
wire \booth|mem|memblock|A|Ram1~2_regout ;
wire \booth|mem|Add0~5 ;
wire \booth|mem|Add0~7 ;
wire \booth|mem|Add0~9 ;
wire \booth|mem|Add0~11 ;
wire \booth|mem|Add0~13 ;
wire \booth|mem|Add0~14_combout ;
wire \booth|mem|Add1~17_combout ;
wire \booth|mem|memblock|C|Ram1~2_regout ;
wire \booth|mem|Add0~2_combout ;
wire \booth|mem|Add1~2 ;
wire \booth|mem|Add1~3_combout ;
wire \booth|mem|Add1~29_combout ;
wire \booth|mem|Add1~30_combout ;
wire \booth|mem|memblock|A|Ram1~1_regout ;
wire \booth|mem|Add1~4 ;
wire \booth|mem|Add1~6 ;
wire \booth|mem|Add1~7_combout ;
wire \booth|mem|Add0~6_combout ;
wire \booth|mem|Add1~27_combout ;
wire \booth|mem|Add1~28_combout ;
wire \booth|mem|memblock|A|Ram1~3_regout ;
wire \booth|mem|Add1~8 ;
wire \booth|mem|Add1~10 ;
wire \booth|mem|Add1~12 ;
wire \booth|mem|Add1~14 ;
wire \booth|mem|Add1~15_combout ;
wire \booth|mem|Add1~18_combout ;
wire \booth|mem|Add1~20_combout ;
wire \booth|mem|memblock|A|Ram1~7_regout ;
wire \booth|mem|Add1~13_combout ;
wire \booth|mem|Add0~12_combout ;
wire \booth|mem|Add1~25_combout ;
wire \booth|mem|Add1~26_combout ;
wire \booth|mem|memblock|A|Ram1~6_regout ;
wire \booth|mem|Add0~10_combout ;
wire \booth|mem|Add1~11_combout ;
wire \booth|mem|Add1~21_combout ;
wire \booth|mem|Add1~22_combout ;
wire \booth|mem|memblock|A|Ram1~5_regout ;
wire \booth|mem|Add0~8_combout ;
wire \booth|mem|Add1~9_combout ;
wire \booth|mem|Add1~23_combout ;
wire \booth|mem|Add1~24_combout ;
wire \booth|mem|memblock|A|Ram1~4_regout ;
wire \product1|seg~0_combout ;
wire \product1|seg~1_combout ;
wire \product1|seg~2_combout ;
wire \product1|seg~3_combout ;
wire \product1|seg~4_combout ;
wire \product1|seg~5_combout ;
wire \product1|seg~6_combout ;
wire \product2|seg~0_combout ;
wire \product2|seg~1_combout ;
wire \product2|seg~2_combout ;
wire \product2|seg~3_combout ;
wire \product2|seg~4_combout ;
wire \product2|seg~5_combout ;
wire \product2|seg~6_combout ;
wire \booth|mem|Mux10~0_combout ;
wire \booth|mem|memblock|B|Ram1~7_regout ;
wire \booth|mem|Mux11~0_combout ;
wire \booth|mem|memblock|B|Ram1~6_regout ;
wire \booth|mem|Mux9~0_combout ;
wire \booth|mem|memblock|B|Ram1~8_regout ;
wire \booth|mem|Mux12~0_combout ;
wire \booth|mem|memblock|B|Ram1~5_regout ;
wire \product3|seg~0_combout ;
wire \product3|seg~1_combout ;
wire \product3|seg~2_combout ;
wire \product3|seg~3_combout ;
wire \product3|seg~4_combout ;
wire \product3|seg~5_combout ;
wire \product3|seg~6_combout ;
wire \booth|mem|Mux14~0_combout ;
wire \booth|mem|memblock|B|Ram1~3_regout ;
wire \booth|mem|Mux15~0_combout ;
wire \booth|mem|memblock|B|Ram1~2_regout ;
wire \booth|mem|Mux13~0_combout ;
wire \booth|mem|memblock|B|Ram1~4_regout ;
wire \product4|seg~0_combout ;
wire \product4|seg~1_combout ;
wire \product4|seg~2_combout ;
wire \product4|seg~3_combout ;
wire \product4|seg~4_combout ;
wire \product4|seg~5_combout ;
wire \product4|seg~6_combout ;
wire [17:0] \SW~combout ;
wire [1:0] \KEY~combout ;
wire [3:0] \booth|counter|count ;


// Location: LCCOMB_X60_Y4_N14
cycloneii_lcell_comb \booth|mem|Add1~5 (
// Equation(s):
// \booth|mem|Add1~5_combout  = ((\booth|mem|memblock|A|Ram1~2_regout  $ (\booth|mem|memblock|C|Ram1~2_regout  $ (\booth|mem|Add1~4 )))) # (GND)
// \booth|mem|Add1~6  = CARRY((\booth|mem|memblock|A|Ram1~2_regout  & ((!\booth|mem|Add1~4 ) # (!\booth|mem|memblock|C|Ram1~2_regout ))) # (!\booth|mem|memblock|A|Ram1~2_regout  & (!\booth|mem|memblock|C|Ram1~2_regout  & !\booth|mem|Add1~4 )))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|C|Ram1~2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add1~4 ),
	.combout(\booth|mem|Add1~5_combout ),
	.cout(\booth|mem|Add1~6 ));
// synopsys translate_off
defparam \booth|mem|Add1~5 .lut_mask = 16'h962B;
defparam \booth|mem|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N24
cycloneii_lcell_comb \booth|mem|Add1~15 (
// Equation(s):
// \booth|mem|Add1~15_combout  = (\booth|mem|memblock|C|Ram1~7_regout  & ((\booth|mem|memblock|A|Ram1~7_regout  & (!\booth|mem|Add1~14 )) # (!\booth|mem|memblock|A|Ram1~7_regout  & ((\booth|mem|Add1~14 ) # (GND))))) # (!\booth|mem|memblock|C|Ram1~7_regout  & 
// ((\booth|mem|memblock|A|Ram1~7_regout  & (\booth|mem|Add1~14  & VCC)) # (!\booth|mem|memblock|A|Ram1~7_regout  & (!\booth|mem|Add1~14 ))))
// \booth|mem|Add1~16  = CARRY((\booth|mem|memblock|C|Ram1~7_regout  & ((!\booth|mem|Add1~14 ) # (!\booth|mem|memblock|A|Ram1~7_regout ))) # (!\booth|mem|memblock|C|Ram1~7_regout  & (!\booth|mem|memblock|A|Ram1~7_regout  & !\booth|mem|Add1~14 )))

	.dataa(\booth|mem|memblock|C|Ram1~7_regout ),
	.datab(\booth|mem|memblock|A|Ram1~7_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add1~14 ),
	.combout(\booth|mem|Add1~15_combout ),
	.cout(\booth|mem|Add1~16 ));
// synopsys translate_off
defparam \booth|mem|Add1~15 .lut_mask = 16'h692B;
defparam \booth|mem|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N28
cycloneii_lcell_comb \booth|mem|Add0~14 (
// Equation(s):
// \booth|mem|Add0~14_combout  = (\booth|mem|memblock|C|Ram1~7_regout  & ((\booth|mem|memblock|A|Ram1~7_regout  & (\booth|mem|Add0~13  & VCC)) # (!\booth|mem|memblock|A|Ram1~7_regout  & (!\booth|mem|Add0~13 )))) # (!\booth|mem|memblock|C|Ram1~7_regout  & 
// ((\booth|mem|memblock|A|Ram1~7_regout  & (!\booth|mem|Add0~13 )) # (!\booth|mem|memblock|A|Ram1~7_regout  & ((\booth|mem|Add0~13 ) # (GND)))))
// \booth|mem|Add0~15  = CARRY((\booth|mem|memblock|C|Ram1~7_regout  & (!\booth|mem|memblock|A|Ram1~7_regout  & !\booth|mem|Add0~13 )) # (!\booth|mem|memblock|C|Ram1~7_regout  & ((!\booth|mem|Add0~13 ) # (!\booth|mem|memblock|A|Ram1~7_regout ))))

	.dataa(\booth|mem|memblock|C|Ram1~7_regout ),
	.datab(\booth|mem|memblock|A|Ram1~7_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add0~13 ),
	.combout(\booth|mem|Add0~14_combout ),
	.cout(\booth|mem|Add0~15 ));
// synopsys translate_off
defparam \booth|mem|Add0~14 .lut_mask = 16'h9617;
defparam \booth|mem|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N26
cycloneii_lcell_comb \booth|mem|Add1~35 (
// Equation(s):
// \booth|mem|Add1~35_combout  = \booth|mem|memblock|C|Ram1~7_regout  $ (\booth|mem|Add1~16  $ (\booth|mem|memblock|A|Ram1~8_regout ))

	.dataa(\booth|mem|memblock|C|Ram1~7_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\booth|mem|memblock|A|Ram1~8_regout ),
	.cin(\booth|mem|Add1~16 ),
	.combout(\booth|mem|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~35 .lut_mask = 16'hA55A;
defparam \booth|mem|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N30
cycloneii_lcell_comb \booth|mem|Add0~16 (
// Equation(s):
// \booth|mem|Add0~16_combout  = \booth|mem|memblock|C|Ram1~7_regout  $ (\booth|mem|Add0~15  $ (!\booth|mem|memblock|A|Ram1~8_regout ))

	.dataa(\booth|mem|memblock|C|Ram1~7_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\booth|mem|memblock|A|Ram1~8_regout ),
	.cin(\booth|mem|Add0~15 ),
	.combout(\booth|mem|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add0~16 .lut_mask = 16'h5AA5;
defparam \booth|mem|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y4_N25
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~7 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~7_regout ));

// Location: LCFF_X60_Y4_N21
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~5 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~5_regout ));

// Location: LCFF_X60_Y4_N11
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~0 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~0_regout ));

// Location: LCFF_X59_Y4_N9
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~8 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~8_regout ));

// Location: LCCOMB_X59_Y4_N0
cycloneii_lcell_comb \booth|mem|Add1~37 (
// Equation(s):
// \booth|mem|Add1~37_combout  = (\booth|mem|Add1~0_combout  & ((\booth|mem|memblock|A|Ram1~8_regout ) # ((\booth|mem|Add1~17_combout  & \booth|mem|Add1~35_combout )))) # (!\booth|mem|Add1~0_combout  & (\booth|mem|Add1~17_combout  & 
// (\booth|mem|Add1~35_combout )))

	.dataa(\booth|mem|Add1~0_combout ),
	.datab(\booth|mem|Add1~17_combout ),
	.datac(\booth|mem|Add1~35_combout ),
	.datad(\booth|mem|memblock|A|Ram1~8_regout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~37 .lut_mask = 16'hEAC0;
defparam \booth|mem|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N8
cycloneii_lcell_comb \booth|mem|Add1~38 (
// Equation(s):
// \booth|mem|Add1~38_combout  = (\booth|mem|Add1~37_combout ) # ((\booth|mem|Add1~19_combout  & (\booth|state|Mux3~1_combout  & \booth|mem|Add0~16_combout )))

	.dataa(\booth|mem|Add1~19_combout ),
	.datab(\booth|state|Mux3~1_combout ),
	.datac(\booth|mem|Add0~16_combout ),
	.datad(\booth|mem|Add1~37_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~38 .lut_mask = 16'hFF80;
defparam \booth|mem|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N10
cycloneii_lcell_comb \booth|counter|Equal0~0 (
// Equation(s):
// \booth|counter|Equal0~0_combout  = (\KEY~combout [0] & (\booth|counter|count [0] & (\booth|counter|count [1] & \booth|counter|count [2])))

	.dataa(\KEY~combout [0]),
	.datab(\booth|counter|count [0]),
	.datac(\booth|counter|count [1]),
	.datad(\booth|counter|count [2]),
	.cin(gnd),
	.combout(\booth|counter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|Equal0~0 .lut_mask = 16'h8000;
defparam \booth|counter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \KEY[1]~clk_delay_ctrl (
	.clk(\KEY~combout [1]),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\KEY[1]~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \KEY[1]~clk_delay_ctrl .delay_chain_mode = "none";
defparam \KEY[1]~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \KEY[1]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY[1]~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[1]~clkctrl .clock_type = "global clock";
defparam \KEY[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \mplier1|seg~0 (
// Equation(s):
// \mplier1|seg~0_combout  = (\SW~combout [12] & ((\SW~combout [15]) # (\SW~combout [14] $ (\SW~combout [13])))) # (!\SW~combout [12] & ((\SW~combout [13]) # (\SW~combout [15] $ (\SW~combout [14]))))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\mplier1|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mplier1|seg~0 .lut_mask = 16'hBEF6;
defparam \mplier1|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \mplier1|seg~1 (
// Equation(s):
// \mplier1|seg~1_combout  = (\SW~combout [14] & ((\SW~combout [15] $ (!\SW~combout [13])) # (!\SW~combout [12]))) # (!\SW~combout [14] & ((\SW~combout [15]) # ((!\SW~combout [13] & !\SW~combout [12]))))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\mplier1|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mplier1|seg~1 .lut_mask = 16'hA6EF;
defparam \mplier1|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \mplier1|seg~2 (
// Equation(s):
// \mplier1|seg~2_combout  = (\SW~combout [13] & ((\SW~combout [15]) # ((!\SW~combout [12])))) # (!\SW~combout [13] & ((\SW~combout [14] & (\SW~combout [15])) # (!\SW~combout [14] & ((!\SW~combout [12])))))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\mplier1|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mplier1|seg~2 .lut_mask = 16'hA8FB;
defparam \mplier1|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \mplier1|seg~3 (
// Equation(s):
// \mplier1|seg~3_combout  = (\SW~combout [13] & ((\SW~combout [14] & ((!\SW~combout [12]))) # (!\SW~combout [14] & ((\SW~combout [12]) # (!\SW~combout [15]))))) # (!\SW~combout [13] & ((\SW~combout [15]) # (\SW~combout [14] $ (!\SW~combout [12]))))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\mplier1|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \mplier1|seg~3 .lut_mask = 16'h3EDB;
defparam \mplier1|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \mplier1|seg~4 (
// Equation(s):
// \mplier1|seg~4_combout  = (\SW~combout [15] & (((!\SW~combout [13] & \SW~combout [12])) # (!\SW~combout [14]))) # (!\SW~combout [15] & ((\SW~combout [14]) # ((\SW~combout [12]) # (!\SW~combout [13]))))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\mplier1|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \mplier1|seg~4 .lut_mask = 16'h7F67;
defparam \mplier1|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \mplier1|seg~5 (
// Equation(s):
// \mplier1|seg~5_combout  = (\SW~combout [15] & ((\SW~combout [12] & ((!\SW~combout [13]))) # (!\SW~combout [12] & (!\SW~combout [14])))) # (!\SW~combout [15] & ((\SW~combout [13] $ (!\SW~combout [12])) # (!\SW~combout [14])))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\mplier1|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \mplier1|seg~5 .lut_mask = 16'h5B37;
defparam \mplier1|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \mplier1|seg~6 (
// Equation(s):
// \mplier1|seg~6_combout  = (\SW~combout [15] & ((\SW~combout [14] $ (!\SW~combout [13])) # (!\SW~combout [12]))) # (!\SW~combout [15] & ((\SW~combout [13]) # (\SW~combout [14] $ (!\SW~combout [12]))))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\mplier1|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \mplier1|seg~6 .lut_mask = 16'hD6FB;
defparam \mplier1|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \mplier2|seg~0 (
// Equation(s):
// \mplier2|seg~0_combout  = (\SW~combout [8] & ((\SW~combout [11]) # (\SW~combout [9] $ (\SW~combout [10])))) # (!\SW~combout [8] & ((\SW~combout [9]) # (\SW~combout [11] $ (\SW~combout [10]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\mplier2|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mplier2|seg~0 .lut_mask = 16'hBDFA;
defparam \mplier2|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \mplier2|seg~1 (
// Equation(s):
// \mplier2|seg~1_combout  = (\SW~combout [8] & (\SW~combout [11] $ (((!\SW~combout [9] & \SW~combout [10]))))) # (!\SW~combout [8] & ((\SW~combout [11]) # ((\SW~combout [10]) # (!\SW~combout [9]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\mplier2|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mplier2|seg~1 .lut_mask = 16'hB7AB;
defparam \mplier2|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \mplier2|seg~2 (
// Equation(s):
// \mplier2|seg~2_combout  = (\SW~combout [9] & ((\SW~combout [11]) # ((!\SW~combout [8])))) # (!\SW~combout [9] & ((\SW~combout [10] & (\SW~combout [11])) # (!\SW~combout [10] & ((!\SW~combout [8])))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\mplier2|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mplier2|seg~2 .lut_mask = 16'hBAB3;
defparam \mplier2|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \mplier2|seg~3 (
// Equation(s):
// \mplier2|seg~3_combout  = (\SW~combout [9] & ((\SW~combout [8] & ((!\SW~combout [10]))) # (!\SW~combout [8] & ((\SW~combout [10]) # (!\SW~combout [11]))))) # (!\SW~combout [9] & ((\SW~combout [11]) # (\SW~combout [8] $ (!\SW~combout [10]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\mplier2|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \mplier2|seg~3 .lut_mask = 16'h3EDB;
defparam \mplier2|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \mplier2|seg~4 (
// Equation(s):
// \mplier2|seg~4_combout  = (\SW~combout [11] & (((\SW~combout [8] & !\SW~combout [9])) # (!\SW~combout [10]))) # (!\SW~combout [11] & ((\SW~combout [8]) # ((\SW~combout [10]) # (!\SW~combout [9]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\mplier2|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \mplier2|seg~4 .lut_mask = 16'h5DEF;
defparam \mplier2|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneii_lcell_comb \mplier2|seg~5 (
// Equation(s):
// \mplier2|seg~5_combout  = (\SW~combout [11] & ((\SW~combout [8] & (!\SW~combout [9])) # (!\SW~combout [8] & ((!\SW~combout [10]))))) # (!\SW~combout [11] & ((\SW~combout [8] $ (!\SW~combout [9])) # (!\SW~combout [10])))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\mplier2|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \mplier2|seg~5 .lut_mask = 16'h497F;
defparam \mplier2|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \mplier2|seg~6 (
// Equation(s):
// \mplier2|seg~6_combout  = (\SW~combout [11] & ((\SW~combout [9] $ (!\SW~combout [10])) # (!\SW~combout [8]))) # (!\SW~combout [11] & ((\SW~combout [9]) # (\SW~combout [8] $ (!\SW~combout [10]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\mplier2|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \mplier2|seg~6 .lut_mask = 16'hF67B;
defparam \mplier2|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \mcand1|seg~0 (
// Equation(s):
// \mcand1|seg~0_combout  = (\SW~combout [4] & ((\SW~combout [7]) # (\SW~combout [5] $ (\SW~combout [6])))) # (!\SW~combout [4] & ((\SW~combout [5]) # (\SW~combout [6] $ (\SW~combout [7]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\mcand1|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcand1|seg~0 .lut_mask = 16'hEF7A;
defparam \mcand1|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneii_lcell_comb \mcand1|seg~1 (
// Equation(s):
// \mcand1|seg~1_combout  = (\SW~combout [5] & ((\SW~combout [7]) # ((!\SW~combout [4] & \SW~combout [6])))) # (!\SW~combout [5] & ((\SW~combout [6] $ (\SW~combout [7])) # (!\SW~combout [4])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\mcand1|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcand1|seg~1 .lut_mask = 16'hBF71;
defparam \mcand1|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \mcand1|seg~2 (
// Equation(s):
// \mcand1|seg~2_combout  = (\SW~combout [5] & (((\SW~combout [7])) # (!\SW~combout [4]))) # (!\SW~combout [5] & ((\SW~combout [6] & ((\SW~combout [7]))) # (!\SW~combout [6] & (!\SW~combout [4]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\mcand1|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcand1|seg~2 .lut_mask = 16'hFB23;
defparam \mcand1|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \mcand1|seg~3 (
// Equation(s):
// \mcand1|seg~3_combout  = (\SW~combout [5] & ((\SW~combout [4] & (!\SW~combout [6])) # (!\SW~combout [4] & ((\SW~combout [6]) # (!\SW~combout [7]))))) # (!\SW~combout [5] & ((\SW~combout [7]) # (\SW~combout [4] $ (!\SW~combout [6]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\mcand1|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcand1|seg~3 .lut_mask = 16'h7D6B;
defparam \mcand1|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \mcand1|seg~4 (
// Equation(s):
// \mcand1|seg~4_combout  = (\SW~combout [6] & (((!\SW~combout [5] & \SW~combout [4])) # (!\SW~combout [7]))) # (!\SW~combout [6] & (((\SW~combout [4]) # (\SW~combout [7])) # (!\SW~combout [5])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\mcand1|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcand1|seg~4 .lut_mask = 16'h4FFD;
defparam \mcand1|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \mcand1|seg~5 (
// Equation(s):
// \mcand1|seg~5_combout  = (\SW~combout [5] & ((\SW~combout [4] & ((!\SW~combout [7]))) # (!\SW~combout [4] & (!\SW~combout [6])))) # (!\SW~combout [5] & ((\SW~combout [4] $ (!\SW~combout [7])) # (!\SW~combout [6])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\mcand1|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcand1|seg~5 .lut_mask = 16'h479F;
defparam \mcand1|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \mcand1|seg~6 (
// Equation(s):
// \mcand1|seg~6_combout  = (\SW~combout [6] & ((\SW~combout [5]) # (\SW~combout [4] $ (\SW~combout [7])))) # (!\SW~combout [6] & ((\SW~combout [5] $ (\SW~combout [7])) # (!\SW~combout [4])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\mcand1|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcand1|seg~6 .lut_mask = 16'hB7EB;
defparam \mcand1|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \mcand2|seg~0 (
// Equation(s):
// \mcand2|seg~0_combout  = (\SW~combout [0] & ((\SW~combout [3]) # (\SW~combout [1] $ (\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [1]) # (\SW~combout [3] $ (\SW~combout [2]))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\mcand2|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcand2|seg~0 .lut_mask = 16'hE7FA;
defparam \mcand2|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \mcand2|seg~1 (
// Equation(s):
// \mcand2|seg~1_combout  = (\SW~combout [1] & ((\SW~combout [3]) # ((!\SW~combout [0] & \SW~combout [2])))) # (!\SW~combout [1] & ((\SW~combout [3] $ (\SW~combout [2])) # (!\SW~combout [0])))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\mcand2|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcand2|seg~1 .lut_mask = 16'hB7F1;
defparam \mcand2|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \mcand2|seg~2 (
// Equation(s):
// \mcand2|seg~2_combout  = (\SW~combout [1] & (((\SW~combout [3])) # (!\SW~combout [0]))) # (!\SW~combout [1] & ((\SW~combout [2] & ((\SW~combout [3]))) # (!\SW~combout [2] & (!\SW~combout [0]))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\mcand2|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcand2|seg~2 .lut_mask = 16'hF2B3;
defparam \mcand2|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \mcand2|seg~3 (
// Equation(s):
// \mcand2|seg~3_combout  = (\SW~combout [1] & ((\SW~combout [0] & ((!\SW~combout [2]))) # (!\SW~combout [0] & ((\SW~combout [2]) # (!\SW~combout [3]))))) # (!\SW~combout [1] & ((\SW~combout [3]) # (\SW~combout [0] $ (!\SW~combout [2]))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\mcand2|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcand2|seg~3 .lut_mask = 16'h76DB;
defparam \mcand2|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \mcand2|seg~4 (
// Equation(s):
// \mcand2|seg~4_combout  = (\SW~combout [3] & (((!\SW~combout [1] & \SW~combout [0])) # (!\SW~combout [2]))) # (!\SW~combout [3] & (((\SW~combout [0]) # (\SW~combout [2])) # (!\SW~combout [1])))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\mcand2|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcand2|seg~4 .lut_mask = 16'h4FFD;
defparam \mcand2|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \mcand2|seg~5 (
// Equation(s):
// \mcand2|seg~5_combout  = (\SW~combout [1] & ((\SW~combout [0] & (!\SW~combout [3])) # (!\SW~combout [0] & ((!\SW~combout [2]))))) # (!\SW~combout [1] & ((\SW~combout [0] $ (!\SW~combout [3])) # (!\SW~combout [2])))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\mcand2|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcand2|seg~5 .lut_mask = 16'h497F;
defparam \mcand2|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N12
cycloneii_lcell_comb \mcand2|seg~6 (
// Equation(s):
// \mcand2|seg~6_combout  = (\SW~combout [3] & ((\SW~combout [1] $ (!\SW~combout [2])) # (!\SW~combout [0]))) # (!\SW~combout [3] & ((\SW~combout [1]) # (\SW~combout [0] $ (!\SW~combout [2]))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\mcand2|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcand2|seg~6 .lut_mask = 16'hBE7B;
defparam \mcand2|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N2
cycloneii_lcell_comb \booth|counter|count~0 (
// Equation(s):
// \booth|counter|count~0_combout  = (\booth|counter|count [2] & \KEY~combout [0])

	.dataa(vcc),
	.datab(\booth|counter|count [2]),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\booth|counter|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|count~0 .lut_mask = 16'hCC00;
defparam \booth|counter|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N20
cycloneii_lcell_comb \booth|mem|Add1~0 (
// Equation(s):
// \booth|mem|Add1~0_combout  = (\booth|state|s1|q~regout  & (((!\booth|state|s0|q~regout )))) # (!\booth|state|s1|q~regout  & (\booth|state|s0|q~regout  & (\booth|mem|memblock|B|Ram1~0_regout  $ (!\booth|mem|memblock|B|Ram1~1_regout ))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|mem|memblock|B|Ram1~0_regout ),
	.datac(\booth|state|s0|q~regout ),
	.datad(\booth|mem|memblock|B|Ram1~1_regout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~0 .lut_mask = 16'h4A1A;
defparam \booth|mem|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N14
cycloneii_lcell_comb \booth|state|s1|q~0 (
// Equation(s):
// \booth|state|s1|q~0_combout  = (\KEY~combout [0] & ((\booth|state|s1|q~regout ) # (\booth|mem|memblock|B|Ram1~1_regout  $ (\booth|mem|memblock|B|Ram1~0_regout ))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|mem|memblock|B|Ram1~1_regout ),
	.datac(\KEY~combout [0]),
	.datad(\booth|mem|memblock|B|Ram1~0_regout ),
	.cin(gnd),
	.combout(\booth|state|s1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|s1|q~0 .lut_mask = 16'hB0E0;
defparam \booth|state|s1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N6
cycloneii_lcell_comb \booth|state|s1|q~1 (
// Equation(s):
// \booth|state|s1|q~1_combout  = (\booth|state|s0|q~regout  & \booth|state|s1|q~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\booth|state|s0|q~regout ),
	.datad(\booth|state|s1|q~0_combout ),
	.cin(gnd),
	.combout(\booth|state|s1|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|s1|q~1 .lut_mask = 16'hF000;
defparam \booth|state|s1|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N7
cycloneii_lcell_ff \booth|state|s1|q (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|state|s1|q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|state|s1|q~regout ));

// Location: LCCOMB_X59_Y4_N2
cycloneii_lcell_comb \booth|mem|Mux16~3 (
// Equation(s):
// \booth|mem|Mux16~3_combout  = (\booth|mem|Add1~0_combout ) # ((\SW~combout [17] & (!\booth|state|s0|q~regout  & !\booth|state|s1|q~regout )))

	.dataa(\SW~combout [17]),
	.datab(\booth|state|s0|q~regout ),
	.datac(\booth|mem|Add1~0_combout ),
	.datad(\booth|state|s1|q~regout ),
	.cin(gnd),
	.combout(\booth|mem|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux16~3 .lut_mask = 16'hF0F2;
defparam \booth|mem|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N26
cycloneii_lcell_comb \booth|mem|Mux16~2 (
// Equation(s):
// \booth|mem|Mux16~2_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & (\booth|mem|memblock|B|Ram1~2_regout )) # (!\booth|state|Mux5~0_combout  & ((\SW~combout [8])))))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\SW~combout [8]),
	.datac(\booth|state|Mux5~0_combout ),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux16~2 .lut_mask = 16'hAC00;
defparam \booth|mem|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N2
cycloneii_lcell_comb \booth|mem|B_En~2 (
// Equation(s):
// \booth|mem|B_En~2_combout  = (\booth|state|Mux5~0_combout ) # ((!\booth|state|s1|q~regout  & (!\booth|state|s0|q~regout  & \SW~combout [17])))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|state|s0|q~regout ),
	.datac(\booth|state|Mux5~0_combout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\booth|mem|B_En~2_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|B_En~2 .lut_mask = 16'hF1F0;
defparam \booth|mem|B_En~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N27
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~1 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux16~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~1_regout ));

// Location: LCCOMB_X59_Y4_N4
cycloneii_lcell_comb \booth|mem|memblock|B|Ram1~9 (
// Equation(s):
// \booth|mem|memblock|B|Ram1~9_combout  = (\booth|mem|Add1~0_combout  & ((\booth|mem|memblock|B|Ram1~1_regout ) # ((\booth|mem|memblock|B|Ram1~0_regout  & !\booth|mem|B_En~2_combout )))) # (!\booth|mem|Add1~0_combout  & 
// (((\booth|mem|memblock|B|Ram1~0_regout  & !\booth|mem|B_En~2_combout ))))

	.dataa(\booth|mem|Add1~0_combout ),
	.datab(\booth|mem|memblock|B|Ram1~1_regout ),
	.datac(\booth|mem|memblock|B|Ram1~0_regout ),
	.datad(\booth|mem|B_En~2_combout ),
	.cin(gnd),
	.combout(\booth|mem|memblock|B|Ram1~9_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|memblock|B|Ram1~9 .lut_mask = 16'h88F8;
defparam \booth|mem|memblock|B|Ram1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N5
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~0 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|memblock|B|Ram1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~0_regout ));

// Location: LCCOMB_X59_Y4_N26
cycloneii_lcell_comb \booth|state|Mux5~0 (
// Equation(s):
// \booth|state|Mux5~0_combout  = (\booth|state|s1|q~regout  & (!\booth|state|s0|q~regout )) # (!\booth|state|s1|q~regout  & (\booth|state|s0|q~regout  & (\booth|mem|memblock|B|Ram1~0_regout  $ (!\booth|mem|memblock|B|Ram1~1_regout ))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|state|s0|q~regout ),
	.datac(\booth|mem|memblock|B|Ram1~0_regout ),
	.datad(\booth|mem|memblock|B|Ram1~1_regout ),
	.cin(gnd),
	.combout(\booth|state|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|Mux5~0 .lut_mask = 16'h6226;
defparam \booth|state|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N12
cycloneii_lcell_comb \booth|counter|count~2 (
// Equation(s):
// \booth|counter|count~2_combout  = (\booth|counter|count [0] & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\booth|counter|count [0]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\booth|counter|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|count~2 .lut_mask = 16'hF000;
defparam \booth|counter|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N4
cycloneii_lcell_comb \booth|counter|count~3 (
// Equation(s):
// \booth|counter|count~3_combout  = (\booth|state|Mux5~0_combout  & ((\booth|counter|done~regout  & ((\booth|counter|count~2_combout ))) # (!\booth|counter|done~regout  & (!\booth|counter|Equal0~0_combout  & !\booth|counter|count~2_combout )))) # 
// (!\booth|state|Mux5~0_combout  & (((\booth|counter|count~2_combout ))))

	.dataa(\booth|counter|Equal0~0_combout ),
	.datab(\booth|state|Mux5~0_combout ),
	.datac(\booth|counter|done~regout ),
	.datad(\booth|counter|count~2_combout ),
	.cin(gnd),
	.combout(\booth|counter|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|count~3 .lut_mask = 16'hF304;
defparam \booth|counter|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N5
cycloneii_lcell_ff \booth|counter|count[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|counter|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|counter|count [0]));

// Location: LCCOMB_X57_Y4_N22
cycloneii_lcell_comb \booth|counter|count~4 (
// Equation(s):
// \booth|counter|count~4_combout  = (\booth|counter|count [1] & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\booth|counter|count [1]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\booth|counter|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|count~4 .lut_mask = 16'hF000;
defparam \booth|counter|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N0
cycloneii_lcell_comb \booth|state|Mux5~1 (
// Equation(s):
// \booth|state|Mux5~1_combout  = (\booth|counter|done~regout ) # (!\booth|state|Mux5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\booth|counter|done~regout ),
	.datad(\booth|state|Mux5~0_combout ),
	.cin(gnd),
	.combout(\booth|state|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|Mux5~1 .lut_mask = 16'hF0FF;
defparam \booth|state|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N14
cycloneii_lcell_comb \booth|counter|count~5 (
// Equation(s):
// \booth|counter|count~5_combout  = (\booth|state|Mux5~1_combout  & (((\booth|counter|count~4_combout )))) # (!\booth|state|Mux5~1_combout  & (!\booth|counter|Equal0~0_combout  & (\booth|counter|count~4_combout  $ (\booth|counter|count~2_combout ))))

	.dataa(\booth|counter|Equal0~0_combout ),
	.datab(\booth|counter|count~4_combout ),
	.datac(\booth|counter|count~2_combout ),
	.datad(\booth|state|Mux5~1_combout ),
	.cin(gnd),
	.combout(\booth|counter|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|count~5 .lut_mask = 16'hCC14;
defparam \booth|counter|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N15
cycloneii_lcell_ff \booth|counter|count[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|counter|count~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|counter|count [1]));

// Location: LCCOMB_X57_Y4_N24
cycloneii_lcell_comb \booth|counter|Add0~0 (
// Equation(s):
// \booth|counter|Add0~0_combout  = (\booth|counter|count [0] & (\booth|counter|count [1] & \KEY~combout [0]))

	.dataa(vcc),
	.datab(\booth|counter|count [0]),
	.datac(\booth|counter|count [1]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\booth|counter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|Add0~0 .lut_mask = 16'hC000;
defparam \booth|counter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N30
cycloneii_lcell_comb \booth|counter|count~1 (
// Equation(s):
// \booth|counter|count~1_combout  = (\booth|state|Mux5~1_combout  & (((\booth|counter|count~0_combout )))) # (!\booth|state|Mux5~1_combout  & (!\booth|counter|Equal0~0_combout  & (\booth|counter|count~0_combout  $ (\booth|counter|Add0~0_combout ))))

	.dataa(\booth|counter|Equal0~0_combout ),
	.datab(\booth|counter|count~0_combout ),
	.datac(\booth|counter|Add0~0_combout ),
	.datad(\booth|state|Mux5~1_combout ),
	.cin(gnd),
	.combout(\booth|counter|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|count~1 .lut_mask = 16'hCC14;
defparam \booth|counter|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N31
cycloneii_lcell_ff \booth|counter|count[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|counter|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|counter|count [2]));

// Location: LCCOMB_X57_Y4_N16
cycloneii_lcell_comb \booth|counter|done~0 (
// Equation(s):
// \booth|counter|done~0_combout  = (\booth|counter|Add0~0_combout  & (\booth|counter|count [2] & ((\booth|counter|done~regout ) # (\booth|state|Mux5~0_combout ))))

	.dataa(\booth|counter|Add0~0_combout ),
	.datab(\booth|counter|count [2]),
	.datac(\booth|counter|done~regout ),
	.datad(\booth|state|Mux5~0_combout ),
	.cin(gnd),
	.combout(\booth|counter|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|counter|done~0 .lut_mask = 16'h8880;
defparam \booth|counter|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N17
cycloneii_lcell_ff \booth|counter|done (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|counter|done~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|counter|done~regout ));

// Location: LCCOMB_X58_Y4_N8
cycloneii_lcell_comb \booth|state|s0|q~1 (
// Equation(s):
// \booth|state|s0|q~1_combout  = (!\booth|counter|done~regout  & (\booth|state|s0|q~regout  & (\booth|mem|memblock|B|Ram1~0_regout  $ (!\booth|mem|memblock|B|Ram1~1_regout ))))

	.dataa(\booth|mem|memblock|B|Ram1~0_regout ),
	.datab(\booth|counter|done~regout ),
	.datac(\booth|state|s0|q~regout ),
	.datad(\booth|mem|memblock|B|Ram1~1_regout ),
	.cin(gnd),
	.combout(\booth|state|s0|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|s0|q~1 .lut_mask = 16'h2010;
defparam \booth|state|s0|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N22
cycloneii_lcell_comb \booth|state|s0|q~2 (
// Equation(s):
// \booth|state|s0|q~2_combout  = (\booth|state|s1|q~regout  & (((\booth|state|s0|q~regout )) # (!\booth|counter|done~regout ))) # (!\booth|state|s1|q~regout  & (((!\booth|state|s0|q~regout  & \SW~combout [17]))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|counter|done~regout ),
	.datac(\booth|state|s0|q~regout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\booth|state|s0|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|s0|q~2 .lut_mask = 16'hA7A2;
defparam \booth|state|s0|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N4
cycloneii_lcell_comb \booth|state|s0|q~3 (
// Equation(s):
// \booth|state|s0|q~3_combout  = (\KEY~combout [0] & ((\booth|state|s0|q~1_combout ) # (\booth|state|s0|q~2_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\booth|state|s0|q~1_combout ),
	.datad(\booth|state|s0|q~2_combout ),
	.cin(gnd),
	.combout(\booth|state|s0|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|s0|q~3 .lut_mask = 16'hCCC0;
defparam \booth|state|s0|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N15
cycloneii_lcell_ff \booth|state|s0|q (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\booth|state|s0|q~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|state|s0|q~regout ));

// Location: LCCOMB_X59_Y4_N16
cycloneii_lcell_comb \booth|state|Mux3~0 (
// Equation(s):
// \booth|state|Mux3~0_combout  = (\booth|state|s0|q~regout  & (((!\booth|mem|memblock|B|Ram1~0_regout  & \booth|mem|memblock|B|Ram1~1_regout )))) # (!\booth|state|s0|q~regout  & (\SW~combout [17]))

	.dataa(\SW~combout [17]),
	.datab(\booth|state|s0|q~regout ),
	.datac(\booth|mem|memblock|B|Ram1~0_regout ),
	.datad(\booth|mem|memblock|B|Ram1~1_regout ),
	.cin(gnd),
	.combout(\booth|state|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|Mux3~0 .lut_mask = 16'h2E22;
defparam \booth|state|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N22
cycloneii_lcell_comb \booth|state|Mux3~1 (
// Equation(s):
// \booth|state|Mux3~1_combout  = (\booth|state|s1|q~regout ) # (!\booth|state|Mux3~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\booth|state|Mux3~0_combout ),
	.datad(\booth|state|s1|q~regout ),
	.cin(gnd),
	.combout(\booth|state|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|Mux3~1 .lut_mask = 16'hFF0F;
defparam \booth|state|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N14
cycloneii_lcell_comb \booth|state|s0|q~0 (
// Equation(s):
// \booth|state|s0|q~0_combout  = (\SW~combout [17] & (!\booth|state|s0|q~regout  & !\booth|state|s1|q~regout ))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\booth|state|s0|q~regout ),
	.datad(\booth|state|s1|q~regout ),
	.cin(gnd),
	.combout(\booth|state|s0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|s0|q~0 .lut_mask = 16'h000A;
defparam \booth|state|s0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N23
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~6 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~6_regout ));

// Location: LCFF_X60_Y4_N19
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~4 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~4_regout ));

// Location: LCFF_X60_Y4_N17
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~3 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~3_regout ));

// Location: LCCOMB_X59_Y4_N12
cycloneii_lcell_comb \booth|state|Mux4~0 (
// Equation(s):
// \booth|state|Mux4~0_combout  = (\booth|state|s0|q~regout  & (((\booth|mem|memblock|B|Ram1~0_regout  & !\booth|mem|memblock|B|Ram1~1_regout )))) # (!\booth|state|s0|q~regout  & (\SW~combout [17]))

	.dataa(\SW~combout [17]),
	.datab(\booth|state|s0|q~regout ),
	.datac(\booth|mem|memblock|B|Ram1~0_regout ),
	.datad(\booth|mem|memblock|B|Ram1~1_regout ),
	.cin(gnd),
	.combout(\booth|state|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|state|Mux4~0 .lut_mask = 16'h22E2;
defparam \booth|state|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N24
cycloneii_lcell_comb \booth|mem|Add1~19 (
// Equation(s):
// \booth|mem|Add1~19_combout  = (!\booth|state|s1|q~regout  & (!\booth|state|Mux5~0_combout  & (\booth|state|Mux3~0_combout  $ (\booth|state|Mux4~0_combout ))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|state|Mux5~0_combout ),
	.datac(\booth|state|Mux3~0_combout ),
	.datad(\booth|state|Mux4~0_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~19 .lut_mask = 16'h0110;
defparam \booth|mem|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N13
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~1 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~1_regout ));

// Location: LCCOMB_X60_Y4_N10
cycloneii_lcell_comb \booth|mem|Add1~1 (
// Equation(s):
// \booth|mem|Add1~1_combout  = (\booth|mem|memblock|C|Ram1~0_regout  & (\booth|mem|memblock|A|Ram1~0_regout  $ (VCC))) # (!\booth|mem|memblock|C|Ram1~0_regout  & ((\booth|mem|memblock|A|Ram1~0_regout ) # (GND)))
// \booth|mem|Add1~2  = CARRY((\booth|mem|memblock|A|Ram1~0_regout ) # (!\booth|mem|memblock|C|Ram1~0_regout ))

	.dataa(\booth|mem|memblock|C|Ram1~0_regout ),
	.datab(\booth|mem|memblock|A|Ram1~0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\booth|mem|Add1~1_combout ),
	.cout(\booth|mem|Add1~2 ));
// synopsys translate_off
defparam \booth|mem|Add1~1 .lut_mask = 16'h66DD;
defparam \booth|mem|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N14
cycloneii_lcell_comb \booth|mem|Add0~0 (
// Equation(s):
// \booth|mem|Add0~0_combout  = (\booth|mem|memblock|C|Ram1~0_regout  & (\booth|mem|memblock|A|Ram1~0_regout  $ (VCC))) # (!\booth|mem|memblock|C|Ram1~0_regout  & (\booth|mem|memblock|A|Ram1~0_regout  & VCC))
// \booth|mem|Add0~1  = CARRY((\booth|mem|memblock|C|Ram1~0_regout  & \booth|mem|memblock|A|Ram1~0_regout ))

	.dataa(\booth|mem|memblock|C|Ram1~0_regout ),
	.datab(\booth|mem|memblock|A|Ram1~0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\booth|mem|Add0~0_combout ),
	.cout(\booth|mem|Add0~1 ));
// synopsys translate_off
defparam \booth|mem|Add0~0 .lut_mask = 16'h6688;
defparam \booth|mem|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N0
cycloneii_lcell_comb \booth|mem|Add1~31 (
// Equation(s):
// \booth|mem|Add1~31_combout  = (\booth|state|s1|q~regout  & (((\booth|mem|Add0~0_combout )))) # (!\booth|state|s1|q~regout  & ((\booth|state|Mux3~0_combout  & (\booth|mem|Add1~1_combout )) # (!\booth|state|Mux3~0_combout  & ((\booth|mem|Add0~0_combout 
// )))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|mem|Add1~1_combout ),
	.datac(\booth|mem|Add0~0_combout ),
	.datad(\booth|state|Mux3~0_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~31 .lut_mask = 16'hE4F0;
defparam \booth|mem|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N4
cycloneii_lcell_comb \booth|mem|Add1~32 (
// Equation(s):
// \booth|mem|Add1~32_combout  = (\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|Add1~0_combout ) # ((\booth|mem|Add1~31_combout  & \booth|mem|Add1~19_combout )))) # (!\booth|mem|memblock|A|Ram1~1_regout  & (((\booth|mem|Add1~31_combout  & 
// \booth|mem|Add1~19_combout ))))

	.dataa(\booth|mem|memblock|A|Ram1~1_regout ),
	.datab(\booth|mem|Add1~0_combout ),
	.datac(\booth|mem|Add1~31_combout ),
	.datad(\booth|mem|Add1~19_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~32 .lut_mask = 16'hF888;
defparam \booth|mem|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N10
cycloneii_lcell_comb \booth|mem|WideOr0~0 (
// Equation(s):
// \booth|mem|WideOr0~0_combout  = \booth|state|Mux5~0_combout  $ (((!\booth|state|s1|q~regout  & ((\booth|state|Mux3~0_combout ) # (\booth|state|Mux4~0_combout )))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|state|Mux5~0_combout ),
	.datac(\booth|state|Mux3~0_combout ),
	.datad(\booth|state|Mux4~0_combout ),
	.cin(gnd),
	.combout(\booth|mem|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|WideOr0~0 .lut_mask = 16'h999C;
defparam \booth|mem|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N5
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~0 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~0_regout ));

// Location: LCCOMB_X61_Y4_N16
cycloneii_lcell_comb \booth|mem|Add0~2 (
// Equation(s):
// \booth|mem|Add0~2_combout  = (\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|memblock|C|Ram1~1_regout  & (\booth|mem|Add0~1  & VCC)) # (!\booth|mem|memblock|C|Ram1~1_regout  & (!\booth|mem|Add0~1 )))) # (!\booth|mem|memblock|A|Ram1~1_regout  & 
// ((\booth|mem|memblock|C|Ram1~1_regout  & (!\booth|mem|Add0~1 )) # (!\booth|mem|memblock|C|Ram1~1_regout  & ((\booth|mem|Add0~1 ) # (GND)))))
// \booth|mem|Add0~3  = CARRY((\booth|mem|memblock|A|Ram1~1_regout  & (!\booth|mem|memblock|C|Ram1~1_regout  & !\booth|mem|Add0~1 )) # (!\booth|mem|memblock|A|Ram1~1_regout  & ((!\booth|mem|Add0~1 ) # (!\booth|mem|memblock|C|Ram1~1_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~1_regout ),
	.datab(\booth|mem|memblock|C|Ram1~1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add0~1 ),
	.combout(\booth|mem|Add0~2_combout ),
	.cout(\booth|mem|Add0~3 ));
// synopsys translate_off
defparam \booth|mem|Add0~2 .lut_mask = 16'h9617;
defparam \booth|mem|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N18
cycloneii_lcell_comb \booth|mem|Add0~4 (
// Equation(s):
// \booth|mem|Add0~4_combout  = ((\booth|mem|memblock|C|Ram1~2_regout  $ (\booth|mem|memblock|A|Ram1~2_regout  $ (!\booth|mem|Add0~3 )))) # (GND)
// \booth|mem|Add0~5  = CARRY((\booth|mem|memblock|C|Ram1~2_regout  & ((\booth|mem|memblock|A|Ram1~2_regout ) # (!\booth|mem|Add0~3 ))) # (!\booth|mem|memblock|C|Ram1~2_regout  & (\booth|mem|memblock|A|Ram1~2_regout  & !\booth|mem|Add0~3 )))

	.dataa(\booth|mem|memblock|C|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add0~3 ),
	.combout(\booth|mem|Add0~4_combout ),
	.cout(\booth|mem|Add0~5 ));
// synopsys translate_off
defparam \booth|mem|Add0~4 .lut_mask = 16'h698E;
defparam \booth|mem|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N2
cycloneii_lcell_comb \booth|mem|Add1~33 (
// Equation(s):
// \booth|mem|Add1~33_combout  = (\booth|state|s1|q~regout  & (((\booth|mem|Add0~4_combout )))) # (!\booth|state|s1|q~regout  & ((\booth|state|Mux3~0_combout  & (\booth|mem|Add1~5_combout )) # (!\booth|state|Mux3~0_combout  & ((\booth|mem|Add0~4_combout 
// )))))

	.dataa(\booth|mem|Add1~5_combout ),
	.datab(\booth|state|s1|q~regout ),
	.datac(\booth|state|Mux3~0_combout ),
	.datad(\booth|mem|Add0~4_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~33 .lut_mask = 16'hEF20;
defparam \booth|mem|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N6
cycloneii_lcell_comb \booth|mem|Add1~34 (
// Equation(s):
// \booth|mem|Add1~34_combout  = (\booth|mem|memblock|A|Ram1~3_regout  & ((\booth|mem|Add1~0_combout ) # ((\booth|mem|Add1~19_combout  & \booth|mem|Add1~33_combout )))) # (!\booth|mem|memblock|A|Ram1~3_regout  & (((\booth|mem|Add1~19_combout  & 
// \booth|mem|Add1~33_combout ))))

	.dataa(\booth|mem|memblock|A|Ram1~3_regout ),
	.datab(\booth|mem|Add1~0_combout ),
	.datac(\booth|mem|Add1~19_combout ),
	.datad(\booth|mem|Add1~33_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~34 .lut_mask = 16'hF888;
defparam \booth|mem|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N7
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~2 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~2_regout ));

// Location: LCCOMB_X61_Y4_N20
cycloneii_lcell_comb \booth|mem|Add0~6 (
// Equation(s):
// \booth|mem|Add0~6_combout  = (\booth|mem|memblock|A|Ram1~3_regout  & ((\booth|mem|memblock|C|Ram1~3_regout  & (\booth|mem|Add0~5  & VCC)) # (!\booth|mem|memblock|C|Ram1~3_regout  & (!\booth|mem|Add0~5 )))) # (!\booth|mem|memblock|A|Ram1~3_regout  & 
// ((\booth|mem|memblock|C|Ram1~3_regout  & (!\booth|mem|Add0~5 )) # (!\booth|mem|memblock|C|Ram1~3_regout  & ((\booth|mem|Add0~5 ) # (GND)))))
// \booth|mem|Add0~7  = CARRY((\booth|mem|memblock|A|Ram1~3_regout  & (!\booth|mem|memblock|C|Ram1~3_regout  & !\booth|mem|Add0~5 )) # (!\booth|mem|memblock|A|Ram1~3_regout  & ((!\booth|mem|Add0~5 ) # (!\booth|mem|memblock|C|Ram1~3_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~3_regout ),
	.datab(\booth|mem|memblock|C|Ram1~3_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add0~5 ),
	.combout(\booth|mem|Add0~6_combout ),
	.cout(\booth|mem|Add0~7 ));
// synopsys translate_off
defparam \booth|mem|Add0~6 .lut_mask = 16'h9617;
defparam \booth|mem|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N22
cycloneii_lcell_comb \booth|mem|Add0~8 (
// Equation(s):
// \booth|mem|Add0~8_combout  = ((\booth|mem|memblock|A|Ram1~4_regout  $ (\booth|mem|memblock|C|Ram1~4_regout  $ (!\booth|mem|Add0~7 )))) # (GND)
// \booth|mem|Add0~9  = CARRY((\booth|mem|memblock|A|Ram1~4_regout  & ((\booth|mem|memblock|C|Ram1~4_regout ) # (!\booth|mem|Add0~7 ))) # (!\booth|mem|memblock|A|Ram1~4_regout  & (\booth|mem|memblock|C|Ram1~4_regout  & !\booth|mem|Add0~7 )))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|C|Ram1~4_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add0~7 ),
	.combout(\booth|mem|Add0~8_combout ),
	.cout(\booth|mem|Add0~9 ));
// synopsys translate_off
defparam \booth|mem|Add0~8 .lut_mask = 16'h698E;
defparam \booth|mem|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N24
cycloneii_lcell_comb \booth|mem|Add0~10 (
// Equation(s):
// \booth|mem|Add0~10_combout  = (\booth|mem|memblock|C|Ram1~5_regout  & ((\booth|mem|memblock|A|Ram1~5_regout  & (\booth|mem|Add0~9  & VCC)) # (!\booth|mem|memblock|A|Ram1~5_regout  & (!\booth|mem|Add0~9 )))) # (!\booth|mem|memblock|C|Ram1~5_regout  & 
// ((\booth|mem|memblock|A|Ram1~5_regout  & (!\booth|mem|Add0~9 )) # (!\booth|mem|memblock|A|Ram1~5_regout  & ((\booth|mem|Add0~9 ) # (GND)))))
// \booth|mem|Add0~11  = CARRY((\booth|mem|memblock|C|Ram1~5_regout  & (!\booth|mem|memblock|A|Ram1~5_regout  & !\booth|mem|Add0~9 )) # (!\booth|mem|memblock|C|Ram1~5_regout  & ((!\booth|mem|Add0~9 ) # (!\booth|mem|memblock|A|Ram1~5_regout ))))

	.dataa(\booth|mem|memblock|C|Ram1~5_regout ),
	.datab(\booth|mem|memblock|A|Ram1~5_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add0~9 ),
	.combout(\booth|mem|Add0~10_combout ),
	.cout(\booth|mem|Add0~11 ));
// synopsys translate_off
defparam \booth|mem|Add0~10 .lut_mask = 16'h9617;
defparam \booth|mem|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N26
cycloneii_lcell_comb \booth|mem|Add0~12 (
// Equation(s):
// \booth|mem|Add0~12_combout  = ((\booth|mem|memblock|A|Ram1~6_regout  $ (\booth|mem|memblock|C|Ram1~6_regout  $ (!\booth|mem|Add0~11 )))) # (GND)
// \booth|mem|Add0~13  = CARRY((\booth|mem|memblock|A|Ram1~6_regout  & ((\booth|mem|memblock|C|Ram1~6_regout ) # (!\booth|mem|Add0~11 ))) # (!\booth|mem|memblock|A|Ram1~6_regout  & (\booth|mem|memblock|C|Ram1~6_regout  & !\booth|mem|Add0~11 )))

	.dataa(\booth|mem|memblock|A|Ram1~6_regout ),
	.datab(\booth|mem|memblock|C|Ram1~6_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add0~11 ),
	.combout(\booth|mem|Add0~12_combout ),
	.cout(\booth|mem|Add0~13 ));
// synopsys translate_off
defparam \booth|mem|Add0~12 .lut_mask = 16'h698E;
defparam \booth|mem|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N18
cycloneii_lcell_comb \booth|mem|Add1~17 (
// Equation(s):
// \booth|mem|Add1~17_combout  = (!\booth|state|s1|q~regout  & (!\booth|mem|memblock|B|Ram1~0_regout  & (\booth|state|s0|q~regout  & \booth|mem|memblock|B|Ram1~1_regout )))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|mem|memblock|B|Ram1~0_regout ),
	.datac(\booth|state|s0|q~regout ),
	.datad(\booth|mem|memblock|B|Ram1~1_regout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~17 .lut_mask = 16'h1000;
defparam \booth|mem|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N15
cycloneii_lcell_ff \booth|mem|memblock|C|Ram1~2 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\booth|state|s0|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|C|Ram1~2_regout ));

// Location: LCCOMB_X60_Y4_N12
cycloneii_lcell_comb \booth|mem|Add1~3 (
// Equation(s):
// \booth|mem|Add1~3_combout  = (\booth|mem|memblock|C|Ram1~1_regout  & ((\booth|mem|memblock|A|Ram1~1_regout  & (!\booth|mem|Add1~2 )) # (!\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|Add1~2 ) # (GND))))) # (!\booth|mem|memblock|C|Ram1~1_regout  & 
// ((\booth|mem|memblock|A|Ram1~1_regout  & (\booth|mem|Add1~2  & VCC)) # (!\booth|mem|memblock|A|Ram1~1_regout  & (!\booth|mem|Add1~2 ))))
// \booth|mem|Add1~4  = CARRY((\booth|mem|memblock|C|Ram1~1_regout  & ((!\booth|mem|Add1~2 ) # (!\booth|mem|memblock|A|Ram1~1_regout ))) # (!\booth|mem|memblock|C|Ram1~1_regout  & (!\booth|mem|memblock|A|Ram1~1_regout  & !\booth|mem|Add1~2 )))

	.dataa(\booth|mem|memblock|C|Ram1~1_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add1~2 ),
	.combout(\booth|mem|Add1~3_combout ),
	.cout(\booth|mem|Add1~4 ));
// synopsys translate_off
defparam \booth|mem|Add1~3 .lut_mask = 16'h692B;
defparam \booth|mem|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N0
cycloneii_lcell_comb \booth|mem|Add1~29 (
// Equation(s):
// \booth|mem|Add1~29_combout  = (\booth|state|Mux3~0_combout  & ((\booth|state|s1|q~regout  & (\booth|mem|Add0~2_combout )) # (!\booth|state|s1|q~regout  & ((\booth|mem|Add1~3_combout ))))) # (!\booth|state|Mux3~0_combout  & (((\booth|mem|Add0~2_combout 
// ))))

	.dataa(\booth|state|Mux3~0_combout ),
	.datab(\booth|state|s1|q~regout ),
	.datac(\booth|mem|Add0~2_combout ),
	.datad(\booth|mem|Add1~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~29 .lut_mask = 16'hF2D0;
defparam \booth|mem|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N30
cycloneii_lcell_comb \booth|mem|Add1~30 (
// Equation(s):
// \booth|mem|Add1~30_combout  = (\booth|mem|memblock|A|Ram1~2_regout  & ((\booth|mem|Add1~0_combout ) # ((\booth|mem|Add1~19_combout  & \booth|mem|Add1~29_combout )))) # (!\booth|mem|memblock|A|Ram1~2_regout  & (((\booth|mem|Add1~19_combout  & 
// \booth|mem|Add1~29_combout ))))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|Add1~0_combout ),
	.datac(\booth|mem|Add1~19_combout ),
	.datad(\booth|mem|Add1~29_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~30 .lut_mask = 16'hF888;
defparam \booth|mem|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N31
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~1 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~1_regout ));

// Location: LCCOMB_X60_Y4_N16
cycloneii_lcell_comb \booth|mem|Add1~7 (
// Equation(s):
// \booth|mem|Add1~7_combout  = (\booth|mem|memblock|C|Ram1~3_regout  & ((\booth|mem|memblock|A|Ram1~3_regout  & (!\booth|mem|Add1~6 )) # (!\booth|mem|memblock|A|Ram1~3_regout  & ((\booth|mem|Add1~6 ) # (GND))))) # (!\booth|mem|memblock|C|Ram1~3_regout  & 
// ((\booth|mem|memblock|A|Ram1~3_regout  & (\booth|mem|Add1~6  & VCC)) # (!\booth|mem|memblock|A|Ram1~3_regout  & (!\booth|mem|Add1~6 ))))
// \booth|mem|Add1~8  = CARRY((\booth|mem|memblock|C|Ram1~3_regout  & ((!\booth|mem|Add1~6 ) # (!\booth|mem|memblock|A|Ram1~3_regout ))) # (!\booth|mem|memblock|C|Ram1~3_regout  & (!\booth|mem|memblock|A|Ram1~3_regout  & !\booth|mem|Add1~6 )))

	.dataa(\booth|mem|memblock|C|Ram1~3_regout ),
	.datab(\booth|mem|memblock|A|Ram1~3_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add1~6 ),
	.combout(\booth|mem|Add1~7_combout ),
	.cout(\booth|mem|Add1~8 ));
// synopsys translate_off
defparam \booth|mem|Add1~7 .lut_mask = 16'h692B;
defparam \booth|mem|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N28
cycloneii_lcell_comb \booth|mem|Add1~27 (
// Equation(s):
// \booth|mem|Add1~27_combout  = (\booth|state|Mux3~0_combout  & ((\booth|state|s1|q~regout  & ((\booth|mem|Add0~6_combout ))) # (!\booth|state|s1|q~regout  & (\booth|mem|Add1~7_combout )))) # (!\booth|state|Mux3~0_combout  & (((\booth|mem|Add0~6_combout 
// ))))

	.dataa(\booth|state|Mux3~0_combout ),
	.datab(\booth|mem|Add1~7_combout ),
	.datac(\booth|state|s1|q~regout ),
	.datad(\booth|mem|Add0~6_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~27 .lut_mask = 16'hFD08;
defparam \booth|mem|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N8
cycloneii_lcell_comb \booth|mem|Add1~28 (
// Equation(s):
// \booth|mem|Add1~28_combout  = (\booth|mem|Add1~19_combout  & ((\booth|mem|Add1~27_combout ) # ((\booth|mem|Add1~0_combout  & \booth|mem|memblock|A|Ram1~4_regout )))) # (!\booth|mem|Add1~19_combout  & (\booth|mem|Add1~0_combout  & 
// (\booth|mem|memblock|A|Ram1~4_regout )))

	.dataa(\booth|mem|Add1~19_combout ),
	.datab(\booth|mem|Add1~0_combout ),
	.datac(\booth|mem|memblock|A|Ram1~4_regout ),
	.datad(\booth|mem|Add1~27_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~28 .lut_mask = 16'hEAC0;
defparam \booth|mem|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N9
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~3 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~3_regout ));

// Location: LCCOMB_X60_Y4_N18
cycloneii_lcell_comb \booth|mem|Add1~9 (
// Equation(s):
// \booth|mem|Add1~9_combout  = ((\booth|mem|memblock|A|Ram1~4_regout  $ (\booth|mem|memblock|C|Ram1~4_regout  $ (\booth|mem|Add1~8 )))) # (GND)
// \booth|mem|Add1~10  = CARRY((\booth|mem|memblock|A|Ram1~4_regout  & ((!\booth|mem|Add1~8 ) # (!\booth|mem|memblock|C|Ram1~4_regout ))) # (!\booth|mem|memblock|A|Ram1~4_regout  & (!\booth|mem|memblock|C|Ram1~4_regout  & !\booth|mem|Add1~8 )))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|C|Ram1~4_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add1~8 ),
	.combout(\booth|mem|Add1~9_combout ),
	.cout(\booth|mem|Add1~10 ));
// synopsys translate_off
defparam \booth|mem|Add1~9 .lut_mask = 16'h962B;
defparam \booth|mem|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N20
cycloneii_lcell_comb \booth|mem|Add1~11 (
// Equation(s):
// \booth|mem|Add1~11_combout  = (\booth|mem|memblock|C|Ram1~5_regout  & ((\booth|mem|memblock|A|Ram1~5_regout  & (!\booth|mem|Add1~10 )) # (!\booth|mem|memblock|A|Ram1~5_regout  & ((\booth|mem|Add1~10 ) # (GND))))) # (!\booth|mem|memblock|C|Ram1~5_regout  & 
// ((\booth|mem|memblock|A|Ram1~5_regout  & (\booth|mem|Add1~10  & VCC)) # (!\booth|mem|memblock|A|Ram1~5_regout  & (!\booth|mem|Add1~10 ))))
// \booth|mem|Add1~12  = CARRY((\booth|mem|memblock|C|Ram1~5_regout  & ((!\booth|mem|Add1~10 ) # (!\booth|mem|memblock|A|Ram1~5_regout ))) # (!\booth|mem|memblock|C|Ram1~5_regout  & (!\booth|mem|memblock|A|Ram1~5_regout  & !\booth|mem|Add1~10 )))

	.dataa(\booth|mem|memblock|C|Ram1~5_regout ),
	.datab(\booth|mem|memblock|A|Ram1~5_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add1~10 ),
	.combout(\booth|mem|Add1~11_combout ),
	.cout(\booth|mem|Add1~12 ));
// synopsys translate_off
defparam \booth|mem|Add1~11 .lut_mask = 16'h692B;
defparam \booth|mem|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N22
cycloneii_lcell_comb \booth|mem|Add1~13 (
// Equation(s):
// \booth|mem|Add1~13_combout  = ((\booth|mem|memblock|A|Ram1~6_regout  $ (\booth|mem|memblock|C|Ram1~6_regout  $ (\booth|mem|Add1~12 )))) # (GND)
// \booth|mem|Add1~14  = CARRY((\booth|mem|memblock|A|Ram1~6_regout  & ((!\booth|mem|Add1~12 ) # (!\booth|mem|memblock|C|Ram1~6_regout ))) # (!\booth|mem|memblock|A|Ram1~6_regout  & (!\booth|mem|memblock|C|Ram1~6_regout  & !\booth|mem|Add1~12 )))

	.dataa(\booth|mem|memblock|A|Ram1~6_regout ),
	.datab(\booth|mem|memblock|C|Ram1~6_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\booth|mem|Add1~12 ),
	.combout(\booth|mem|Add1~13_combout ),
	.cout(\booth|mem|Add1~14 ));
// synopsys translate_off
defparam \booth|mem|Add1~13 .lut_mask = 16'h962B;
defparam \booth|mem|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N30
cycloneii_lcell_comb \booth|mem|Add1~18 (
// Equation(s):
// \booth|mem|Add1~18_combout  = (\booth|mem|memblock|A|Ram1~8_regout  & ((\booth|mem|Add1~0_combout ) # ((\booth|mem|Add1~17_combout  & \booth|mem|Add1~15_combout )))) # (!\booth|mem|memblock|A|Ram1~8_regout  & (\booth|mem|Add1~17_combout  & 
// ((\booth|mem|Add1~15_combout ))))

	.dataa(\booth|mem|memblock|A|Ram1~8_regout ),
	.datab(\booth|mem|Add1~17_combout ),
	.datac(\booth|mem|Add1~0_combout ),
	.datad(\booth|mem|Add1~15_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~18 .lut_mask = 16'hECA0;
defparam \booth|mem|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N28
cycloneii_lcell_comb \booth|mem|Add1~20 (
// Equation(s):
// \booth|mem|Add1~20_combout  = (\booth|mem|Add1~18_combout ) # ((\booth|mem|Add1~19_combout  & (\booth|state|Mux3~1_combout  & \booth|mem|Add0~14_combout )))

	.dataa(\booth|mem|Add1~19_combout ),
	.datab(\booth|state|Mux3~1_combout ),
	.datac(\booth|mem|Add0~14_combout ),
	.datad(\booth|mem|Add1~18_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~20 .lut_mask = 16'hFF80;
defparam \booth|mem|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N29
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~7 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~7_regout ));

// Location: LCCOMB_X61_Y4_N10
cycloneii_lcell_comb \booth|mem|Add1~25 (
// Equation(s):
// \booth|mem|Add1~25_combout  = (\booth|state|s1|q~regout  & (((\booth|mem|Add0~12_combout )))) # (!\booth|state|s1|q~regout  & ((\booth|state|Mux3~0_combout  & (\booth|mem|Add1~13_combout )) # (!\booth|state|Mux3~0_combout  & ((\booth|mem|Add0~12_combout 
// )))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|mem|Add1~13_combout ),
	.datac(\booth|state|Mux3~0_combout ),
	.datad(\booth|mem|Add0~12_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~25 .lut_mask = 16'hEF40;
defparam \booth|mem|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N4
cycloneii_lcell_comb \booth|mem|Add1~26 (
// Equation(s):
// \booth|mem|Add1~26_combout  = (\booth|mem|Add1~19_combout  & ((\booth|mem|Add1~25_combout ) # ((\booth|mem|memblock|A|Ram1~7_regout  & \booth|mem|Add1~0_combout )))) # (!\booth|mem|Add1~19_combout  & (\booth|mem|memblock|A|Ram1~7_regout  & 
// (\booth|mem|Add1~0_combout )))

	.dataa(\booth|mem|Add1~19_combout ),
	.datab(\booth|mem|memblock|A|Ram1~7_regout ),
	.datac(\booth|mem|Add1~0_combout ),
	.datad(\booth|mem|Add1~25_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~26 .lut_mask = 16'hEAC0;
defparam \booth|mem|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N5
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~6 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~6_regout ));

// Location: LCCOMB_X61_Y4_N6
cycloneii_lcell_comb \booth|mem|Add1~21 (
// Equation(s):
// \booth|mem|Add1~21_combout  = (\booth|state|s1|q~regout  & (((\booth|mem|Add0~10_combout )))) # (!\booth|state|s1|q~regout  & ((\booth|state|Mux3~0_combout  & ((\booth|mem|Add1~11_combout ))) # (!\booth|state|Mux3~0_combout  & (\booth|mem|Add0~10_combout 
// ))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|state|Mux3~0_combout ),
	.datac(\booth|mem|Add0~10_combout ),
	.datad(\booth|mem|Add1~11_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~21 .lut_mask = 16'hF4B0;
defparam \booth|mem|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N8
cycloneii_lcell_comb \booth|mem|Add1~22 (
// Equation(s):
// \booth|mem|Add1~22_combout  = (\booth|mem|Add1~0_combout  & ((\booth|mem|memblock|A|Ram1~6_regout ) # ((\booth|mem|Add1~19_combout  & \booth|mem|Add1~21_combout )))) # (!\booth|mem|Add1~0_combout  & (((\booth|mem|Add1~19_combout  & 
// \booth|mem|Add1~21_combout ))))

	.dataa(\booth|mem|Add1~0_combout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|Add1~19_combout ),
	.datad(\booth|mem|Add1~21_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~22 .lut_mask = 16'hF888;
defparam \booth|mem|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N9
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~5 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~5_regout ));

// Location: LCCOMB_X61_Y4_N12
cycloneii_lcell_comb \booth|mem|Add1~23 (
// Equation(s):
// \booth|mem|Add1~23_combout  = (\booth|state|s1|q~regout  & (\booth|mem|Add0~8_combout )) # (!\booth|state|s1|q~regout  & ((\booth|state|Mux3~0_combout  & ((\booth|mem|Add1~9_combout ))) # (!\booth|state|Mux3~0_combout  & (\booth|mem|Add0~8_combout ))))

	.dataa(\booth|state|s1|q~regout ),
	.datab(\booth|mem|Add0~8_combout ),
	.datac(\booth|state|Mux3~0_combout ),
	.datad(\booth|mem|Add1~9_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~23 .lut_mask = 16'hDC8C;
defparam \booth|mem|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N2
cycloneii_lcell_comb \booth|mem|Add1~24 (
// Equation(s):
// \booth|mem|Add1~24_combout  = (\booth|mem|Add1~19_combout  & ((\booth|mem|Add1~23_combout ) # ((\booth|mem|memblock|A|Ram1~5_regout  & \booth|mem|Add1~0_combout )))) # (!\booth|mem|Add1~19_combout  & (\booth|mem|memblock|A|Ram1~5_regout  & 
// (\booth|mem|Add1~0_combout )))

	.dataa(\booth|mem|Add1~19_combout ),
	.datab(\booth|mem|memblock|A|Ram1~5_regout ),
	.datac(\booth|mem|Add1~0_combout ),
	.datad(\booth|mem|Add1~23_combout ),
	.cin(gnd),
	.combout(\booth|mem|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Add1~24 .lut_mask = 16'hEAC0;
defparam \booth|mem|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N3
cycloneii_lcell_ff \booth|mem|memblock|A|Ram1~4 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Add1~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|A|Ram1~4_regout ));

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \product1|seg~0 (
// Equation(s):
// \product1|seg~0_combout  = (\booth|mem|memblock|A|Ram1~4_regout  & ((\booth|mem|memblock|A|Ram1~7_regout ) # (\booth|mem|memblock|A|Ram1~6_regout  $ (\booth|mem|memblock|A|Ram1~5_regout )))) # (!\booth|mem|memblock|A|Ram1~4_regout  & 
// ((\booth|mem|memblock|A|Ram1~5_regout ) # (\booth|mem|memblock|A|Ram1~6_regout  $ (\booth|mem|memblock|A|Ram1~7_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|memblock|A|Ram1~5_regout ),
	.datad(\booth|mem|memblock|A|Ram1~7_regout ),
	.cin(gnd),
	.combout(\product1|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \product1|seg~0 .lut_mask = 16'hFB7C;
defparam \product1|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N22
cycloneii_lcell_comb \product1|seg~1 (
// Equation(s):
// \product1|seg~1_combout  = (\booth|mem|memblock|A|Ram1~4_regout  & (\booth|mem|memblock|A|Ram1~7_regout  $ (((\booth|mem|memblock|A|Ram1~6_regout  & !\booth|mem|memblock|A|Ram1~5_regout ))))) # (!\booth|mem|memblock|A|Ram1~4_regout  & 
// ((\booth|mem|memblock|A|Ram1~6_regout ) # ((\booth|mem|memblock|A|Ram1~7_regout ) # (!\booth|mem|memblock|A|Ram1~5_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|memblock|A|Ram1~5_regout ),
	.datad(\booth|mem|memblock|A|Ram1~7_regout ),
	.cin(gnd),
	.combout(\product1|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \product1|seg~1 .lut_mask = 16'hF74D;
defparam \product1|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \product1|seg~2 (
// Equation(s):
// \product1|seg~2_combout  = (\booth|mem|memblock|A|Ram1~5_regout  & (((\booth|mem|memblock|A|Ram1~7_regout )) # (!\booth|mem|memblock|A|Ram1~4_regout ))) # (!\booth|mem|memblock|A|Ram1~5_regout  & ((\booth|mem|memblock|A|Ram1~6_regout  & 
// ((\booth|mem|memblock|A|Ram1~7_regout ))) # (!\booth|mem|memblock|A|Ram1~6_regout  & (!\booth|mem|memblock|A|Ram1~4_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|memblock|A|Ram1~5_regout ),
	.datad(\booth|mem|memblock|A|Ram1~7_regout ),
	.cin(gnd),
	.combout(\product1|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \product1|seg~2 .lut_mask = 16'hFD51;
defparam \product1|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N14
cycloneii_lcell_comb \product1|seg~3 (
// Equation(s):
// \product1|seg~3_combout  = (\booth|mem|memblock|A|Ram1~5_regout  & ((\booth|mem|memblock|A|Ram1~4_regout  & (!\booth|mem|memblock|A|Ram1~6_regout )) # (!\booth|mem|memblock|A|Ram1~4_regout  & ((\booth|mem|memblock|A|Ram1~6_regout ) # 
// (!\booth|mem|memblock|A|Ram1~7_regout ))))) # (!\booth|mem|memblock|A|Ram1~5_regout  & ((\booth|mem|memblock|A|Ram1~7_regout ) # (\booth|mem|memblock|A|Ram1~4_regout  $ (!\booth|mem|memblock|A|Ram1~6_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|memblock|A|Ram1~5_regout ),
	.datad(\booth|mem|memblock|A|Ram1~7_regout ),
	.cin(gnd),
	.combout(\product1|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \product1|seg~3 .lut_mask = 16'h6F79;
defparam \product1|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \product1|seg~4 (
// Equation(s):
// \product1|seg~4_combout  = (\booth|mem|memblock|A|Ram1~6_regout  & (((\booth|mem|memblock|A|Ram1~4_regout  & !\booth|mem|memblock|A|Ram1~5_regout )) # (!\booth|mem|memblock|A|Ram1~7_regout ))) # (!\booth|mem|memblock|A|Ram1~6_regout  & 
// ((\booth|mem|memblock|A|Ram1~4_regout ) # ((\booth|mem|memblock|A|Ram1~7_regout ) # (!\booth|mem|memblock|A|Ram1~5_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|memblock|A|Ram1~5_regout ),
	.datad(\booth|mem|memblock|A|Ram1~7_regout ),
	.cin(gnd),
	.combout(\product1|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \product1|seg~4 .lut_mask = 16'h3BEF;
defparam \product1|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N30
cycloneii_lcell_comb \product1|seg~5 (
// Equation(s):
// \product1|seg~5_combout  = (\booth|mem|memblock|A|Ram1~5_regout  & ((\booth|mem|memblock|A|Ram1~4_regout  & ((!\booth|mem|memblock|A|Ram1~7_regout ))) # (!\booth|mem|memblock|A|Ram1~4_regout  & (!\booth|mem|memblock|A|Ram1~6_regout )))) # 
// (!\booth|mem|memblock|A|Ram1~5_regout  & ((\booth|mem|memblock|A|Ram1~4_regout  $ (!\booth|mem|memblock|A|Ram1~7_regout )) # (!\booth|mem|memblock|A|Ram1~6_regout )))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|memblock|A|Ram1~5_regout ),
	.datad(\booth|mem|memblock|A|Ram1~7_regout ),
	.cin(gnd),
	.combout(\product1|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \product1|seg~5 .lut_mask = 16'h1BB7;
defparam \product1|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N24
cycloneii_lcell_comb \product1|seg~6 (
// Equation(s):
// \product1|seg~6_combout  = (\booth|mem|memblock|A|Ram1~6_regout  & ((\booth|mem|memblock|A|Ram1~5_regout ) # (\booth|mem|memblock|A|Ram1~4_regout  $ (\booth|mem|memblock|A|Ram1~7_regout )))) # (!\booth|mem|memblock|A|Ram1~6_regout  & 
// ((\booth|mem|memblock|A|Ram1~5_regout  $ (\booth|mem|memblock|A|Ram1~7_regout )) # (!\booth|mem|memblock|A|Ram1~4_regout )))

	.dataa(\booth|mem|memblock|A|Ram1~4_regout ),
	.datab(\booth|mem|memblock|A|Ram1~6_regout ),
	.datac(\booth|mem|memblock|A|Ram1~5_regout ),
	.datad(\booth|mem|memblock|A|Ram1~7_regout ),
	.cin(gnd),
	.combout(\product1|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \product1|seg~6 .lut_mask = 16'hD7F9;
defparam \product1|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N20
cycloneii_lcell_comb \product2|seg~0 (
// Equation(s):
// \product2|seg~0_combout  = (\booth|mem|memblock|A|Ram1~0_regout  & ((\booth|mem|memblock|A|Ram1~3_regout ) # (\booth|mem|memblock|A|Ram1~2_regout  $ (\booth|mem|memblock|A|Ram1~1_regout )))) # (!\booth|mem|memblock|A|Ram1~0_regout  & 
// ((\booth|mem|memblock|A|Ram1~1_regout ) # (\booth|mem|memblock|A|Ram1~2_regout  $ (\booth|mem|memblock|A|Ram1~3_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(\booth|mem|memblock|A|Ram1~3_regout ),
	.datad(\booth|mem|memblock|A|Ram1~0_regout ),
	.cin(gnd),
	.combout(\product2|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \product2|seg~0 .lut_mask = 16'hF6DE;
defparam \product2|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \product2|seg~1 (
// Equation(s):
// \product2|seg~1_combout  = (\booth|mem|memblock|A|Ram1~2_regout  & ((\booth|mem|memblock|A|Ram1~1_regout  $ (!\booth|mem|memblock|A|Ram1~3_regout )) # (!\booth|mem|memblock|A|Ram1~0_regout ))) # (!\booth|mem|memblock|A|Ram1~2_regout  & 
// ((\booth|mem|memblock|A|Ram1~3_regout ) # ((!\booth|mem|memblock|A|Ram1~1_regout  & !\booth|mem|memblock|A|Ram1~0_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(\booth|mem|memblock|A|Ram1~3_regout ),
	.datad(\booth|mem|memblock|A|Ram1~0_regout ),
	.cin(gnd),
	.combout(\product2|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \product2|seg~1 .lut_mask = 16'hD2FB;
defparam \product2|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \product2|seg~2 (
// Equation(s):
// \product2|seg~2_combout  = (\booth|mem|memblock|A|Ram1~1_regout  & (((\booth|mem|memblock|A|Ram1~3_regout ) # (!\booth|mem|memblock|A|Ram1~0_regout )))) # (!\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|memblock|A|Ram1~2_regout  & 
// (\booth|mem|memblock|A|Ram1~3_regout )) # (!\booth|mem|memblock|A|Ram1~2_regout  & ((!\booth|mem|memblock|A|Ram1~0_regout )))))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(\booth|mem|memblock|A|Ram1~3_regout ),
	.datad(\booth|mem|memblock|A|Ram1~0_regout ),
	.cin(gnd),
	.combout(\product2|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \product2|seg~2 .lut_mask = 16'hE0FD;
defparam \product2|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \product2|seg~3 (
// Equation(s):
// \product2|seg~3_combout  = (\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|memblock|A|Ram1~2_regout  & ((!\booth|mem|memblock|A|Ram1~0_regout ))) # (!\booth|mem|memblock|A|Ram1~2_regout  & ((\booth|mem|memblock|A|Ram1~0_regout ) # 
// (!\booth|mem|memblock|A|Ram1~3_regout ))))) # (!\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|memblock|A|Ram1~3_regout ) # (\booth|mem|memblock|A|Ram1~2_regout  $ (!\booth|mem|memblock|A|Ram1~0_regout ))))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(\booth|mem|memblock|A|Ram1~3_regout ),
	.datad(\booth|mem|memblock|A|Ram1~0_regout ),
	.cin(gnd),
	.combout(\product2|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \product2|seg~3 .lut_mask = 16'h76BD;
defparam \product2|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \product2|seg~4 (
// Equation(s):
// \product2|seg~4_combout  = (\booth|mem|memblock|A|Ram1~2_regout  & (((!\booth|mem|memblock|A|Ram1~1_regout  & \booth|mem|memblock|A|Ram1~0_regout )) # (!\booth|mem|memblock|A|Ram1~3_regout ))) # (!\booth|mem|memblock|A|Ram1~2_regout  & 
// (((\booth|mem|memblock|A|Ram1~3_regout ) # (\booth|mem|memblock|A|Ram1~0_regout )) # (!\booth|mem|memblock|A|Ram1~1_regout )))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(\booth|mem|memblock|A|Ram1~3_regout ),
	.datad(\booth|mem|memblock|A|Ram1~0_regout ),
	.cin(gnd),
	.combout(\product2|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \product2|seg~4 .lut_mask = 16'h7F5B;
defparam \product2|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N10
cycloneii_lcell_comb \product2|seg~5 (
// Equation(s):
// \product2|seg~5_combout  = (\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|memblock|A|Ram1~0_regout  & ((!\booth|mem|memblock|A|Ram1~3_regout ))) # (!\booth|mem|memblock|A|Ram1~0_regout  & (!\booth|mem|memblock|A|Ram1~2_regout )))) # 
// (!\booth|mem|memblock|A|Ram1~1_regout  & ((\booth|mem|memblock|A|Ram1~3_regout  $ (!\booth|mem|memblock|A|Ram1~0_regout )) # (!\booth|mem|memblock|A|Ram1~2_regout )))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(\booth|mem|memblock|A|Ram1~3_regout ),
	.datad(\booth|mem|memblock|A|Ram1~0_regout ),
	.cin(gnd),
	.combout(\product2|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \product2|seg~5 .lut_mask = 16'h3D57;
defparam \product2|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \product2|seg~6 (
// Equation(s):
// \product2|seg~6_combout  = (\booth|mem|memblock|A|Ram1~2_regout  & ((\booth|mem|memblock|A|Ram1~1_regout ) # (\booth|mem|memblock|A|Ram1~3_regout  $ (\booth|mem|memblock|A|Ram1~0_regout )))) # (!\booth|mem|memblock|A|Ram1~2_regout  & 
// ((\booth|mem|memblock|A|Ram1~1_regout  $ (\booth|mem|memblock|A|Ram1~3_regout )) # (!\booth|mem|memblock|A|Ram1~0_regout )))

	.dataa(\booth|mem|memblock|A|Ram1~2_regout ),
	.datab(\booth|mem|memblock|A|Ram1~1_regout ),
	.datac(\booth|mem|memblock|A|Ram1~3_regout ),
	.datad(\booth|mem|memblock|A|Ram1~0_regout ),
	.cin(gnd),
	.combout(\product2|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \product2|seg~6 .lut_mask = 16'h9EFD;
defparam \product2|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N18
cycloneii_lcell_comb \booth|mem|Mux10~0 (
// Equation(s):
// \booth|mem|Mux10~0_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & (\booth|mem|memblock|B|Ram1~8_regout )) # (!\booth|state|Mux5~0_combout  & ((\SW~combout [14])))))

	.dataa(\booth|mem|memblock|B|Ram1~8_regout ),
	.datab(\SW~combout [14]),
	.datac(\booth|state|Mux5~0_combout ),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux10~0 .lut_mask = 16'hAC00;
defparam \booth|mem|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N19
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~7 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~7_regout ));

// Location: LCCOMB_X58_Y4_N6
cycloneii_lcell_comb \booth|mem|Mux11~0 (
// Equation(s):
// \booth|mem|Mux11~0_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & ((\booth|mem|memblock|B|Ram1~7_regout ))) # (!\booth|state|Mux5~0_combout  & (\SW~combout [13]))))

	.dataa(\SW~combout [13]),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|state|Mux5~0_combout ),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux11~0 .lut_mask = 16'hCA00;
defparam \booth|mem|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N7
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~6 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~6_regout ));

// Location: LCCOMB_X58_Y4_N24
cycloneii_lcell_comb \booth|mem|Mux9~0 (
// Equation(s):
// \booth|mem|Mux9~0_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & ((\booth|mem|memblock|A|Ram1~0_regout ))) # (!\booth|state|Mux5~0_combout  & (\SW~combout [15]))))

	.dataa(\booth|state|Mux5~0_combout ),
	.datab(\SW~combout [15]),
	.datac(\booth|mem|memblock|A|Ram1~0_regout ),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux9~0 .lut_mask = 16'hE400;
defparam \booth|mem|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N25
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~8 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~8_regout ));

// Location: LCCOMB_X58_Y4_N12
cycloneii_lcell_comb \booth|mem|Mux12~0 (
// Equation(s):
// \booth|mem|Mux12~0_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & (\booth|mem|memblock|B|Ram1~6_regout )) # (!\booth|state|Mux5~0_combout  & ((\SW~combout [12])))))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\SW~combout [12]),
	.datac(\booth|state|Mux5~0_combout ),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux12~0 .lut_mask = 16'hAC00;
defparam \booth|mem|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N13
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~5 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~5_regout ));

// Location: LCCOMB_X58_Y4_N0
cycloneii_lcell_comb \product3|seg~0 (
// Equation(s):
// \product3|seg~0_combout  = (\booth|mem|memblock|B|Ram1~5_regout  & ((\booth|mem|memblock|B|Ram1~8_regout ) # (\booth|mem|memblock|B|Ram1~6_regout  $ (\booth|mem|memblock|B|Ram1~7_regout )))) # (!\booth|mem|memblock|B|Ram1~5_regout  & 
// ((\booth|mem|memblock|B|Ram1~6_regout ) # (\booth|mem|memblock|B|Ram1~7_regout  $ (\booth|mem|memblock|B|Ram1~8_regout ))))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|mem|memblock|B|Ram1~8_regout ),
	.datad(\booth|mem|memblock|B|Ram1~5_regout ),
	.cin(gnd),
	.combout(\product3|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \product3|seg~0 .lut_mask = 16'hF6BE;
defparam \product3|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N30
cycloneii_lcell_comb \product3|seg~1 (
// Equation(s):
// \product3|seg~1_combout  = (\booth|mem|memblock|B|Ram1~6_regout  & ((\booth|mem|memblock|B|Ram1~8_regout ) # ((\booth|mem|memblock|B|Ram1~7_regout  & !\booth|mem|memblock|B|Ram1~5_regout )))) # (!\booth|mem|memblock|B|Ram1~6_regout  & 
// ((\booth|mem|memblock|B|Ram1~7_regout  $ (\booth|mem|memblock|B|Ram1~8_regout )) # (!\booth|mem|memblock|B|Ram1~5_regout )))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|mem|memblock|B|Ram1~8_regout ),
	.datad(\booth|mem|memblock|B|Ram1~5_regout ),
	.cin(gnd),
	.combout(\product3|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \product3|seg~1 .lut_mask = 16'hB4FD;
defparam \product3|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N20
cycloneii_lcell_comb \product3|seg~2 (
// Equation(s):
// \product3|seg~2_combout  = (\booth|mem|memblock|B|Ram1~6_regout  & (((\booth|mem|memblock|B|Ram1~8_regout ) # (!\booth|mem|memblock|B|Ram1~5_regout )))) # (!\booth|mem|memblock|B|Ram1~6_regout  & ((\booth|mem|memblock|B|Ram1~7_regout  & 
// ((\booth|mem|memblock|B|Ram1~8_regout ))) # (!\booth|mem|memblock|B|Ram1~7_regout  & (!\booth|mem|memblock|B|Ram1~5_regout ))))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|mem|memblock|B|Ram1~5_regout ),
	.datad(\booth|mem|memblock|B|Ram1~8_regout ),
	.cin(gnd),
	.combout(\product3|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \product3|seg~2 .lut_mask = 16'hEF0B;
defparam \product3|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N6
cycloneii_lcell_comb \product3|seg~3 (
// Equation(s):
// \product3|seg~3_combout  = (\booth|mem|memblock|B|Ram1~6_regout  & ((\booth|mem|memblock|B|Ram1~7_regout  & (!\booth|mem|memblock|B|Ram1~5_regout )) # (!\booth|mem|memblock|B|Ram1~7_regout  & ((\booth|mem|memblock|B|Ram1~5_regout ) # 
// (!\booth|mem|memblock|B|Ram1~8_regout ))))) # (!\booth|mem|memblock|B|Ram1~6_regout  & ((\booth|mem|memblock|B|Ram1~8_regout ) # (\booth|mem|memblock|B|Ram1~7_regout  $ (!\booth|mem|memblock|B|Ram1~5_regout ))))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|mem|memblock|B|Ram1~5_regout ),
	.datad(\booth|mem|memblock|B|Ram1~8_regout ),
	.cin(gnd),
	.combout(\product3|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \product3|seg~3 .lut_mask = 16'h7D6B;
defparam \product3|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N28
cycloneii_lcell_comb \product3|seg~4 (
// Equation(s):
// \product3|seg~4_combout  = (\booth|mem|memblock|B|Ram1~7_regout  & (((!\booth|mem|memblock|B|Ram1~6_regout  & \booth|mem|memblock|B|Ram1~5_regout )) # (!\booth|mem|memblock|B|Ram1~8_regout ))) # (!\booth|mem|memblock|B|Ram1~7_regout  & 
// (((\booth|mem|memblock|B|Ram1~5_regout ) # (\booth|mem|memblock|B|Ram1~8_regout )) # (!\booth|mem|memblock|B|Ram1~6_regout )))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|mem|memblock|B|Ram1~5_regout ),
	.datad(\booth|mem|memblock|B|Ram1~8_regout ),
	.cin(gnd),
	.combout(\product3|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \product3|seg~4 .lut_mask = 16'h73FD;
defparam \product3|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N16
cycloneii_lcell_comb \product3|seg~5 (
// Equation(s):
// \product3|seg~5_combout  = (\booth|mem|memblock|B|Ram1~6_regout  & ((\booth|mem|memblock|B|Ram1~5_regout  & ((!\booth|mem|memblock|B|Ram1~8_regout ))) # (!\booth|mem|memblock|B|Ram1~5_regout  & (!\booth|mem|memblock|B|Ram1~7_regout )))) # 
// (!\booth|mem|memblock|B|Ram1~6_regout  & ((\booth|mem|memblock|B|Ram1~8_regout  $ (!\booth|mem|memblock|B|Ram1~5_regout )) # (!\booth|mem|memblock|B|Ram1~7_regout )))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|mem|memblock|B|Ram1~8_regout ),
	.datad(\booth|mem|memblock|B|Ram1~5_regout ),
	.cin(gnd),
	.combout(\product3|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \product3|seg~5 .lut_mask = 16'h5B37;
defparam \product3|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N26
cycloneii_lcell_comb \product3|seg~6 (
// Equation(s):
// \product3|seg~6_combout  = (\booth|mem|memblock|B|Ram1~7_regout  & ((\booth|mem|memblock|B|Ram1~6_regout ) # (\booth|mem|memblock|B|Ram1~5_regout  $ (\booth|mem|memblock|B|Ram1~8_regout )))) # (!\booth|mem|memblock|B|Ram1~7_regout  & 
// ((\booth|mem|memblock|B|Ram1~6_regout  $ (\booth|mem|memblock|B|Ram1~8_regout )) # (!\booth|mem|memblock|B|Ram1~5_regout )))

	.dataa(\booth|mem|memblock|B|Ram1~6_regout ),
	.datab(\booth|mem|memblock|B|Ram1~7_regout ),
	.datac(\booth|mem|memblock|B|Ram1~5_regout ),
	.datad(\booth|mem|memblock|B|Ram1~8_regout ),
	.cin(gnd),
	.combout(\product3|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \product3|seg~6 .lut_mask = 16'h9FEB;
defparam \product3|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N28
cycloneii_lcell_comb \booth|mem|Mux14~0 (
// Equation(s):
// \booth|mem|Mux14~0_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & (\booth|mem|memblock|B|Ram1~4_regout )) # (!\booth|state|Mux5~0_combout  & ((\SW~combout [10])))))

	.dataa(\booth|mem|memblock|B|Ram1~4_regout ),
	.datab(\SW~combout [10]),
	.datac(\booth|state|Mux5~0_combout ),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux14~0 .lut_mask = 16'hAC00;
defparam \booth|mem|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N29
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~3 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~3_regout ));

// Location: LCCOMB_X58_Y4_N20
cycloneii_lcell_comb \booth|mem|Mux15~0 (
// Equation(s):
// \booth|mem|Mux15~0_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & (\booth|mem|memblock|B|Ram1~3_regout )) # (!\booth|state|Mux5~0_combout  & ((\SW~combout [9])))))

	.dataa(\booth|state|Mux5~0_combout ),
	.datab(\booth|mem|memblock|B|Ram1~3_regout ),
	.datac(\SW~combout [9]),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux15~0 .lut_mask = 16'hD800;
defparam \booth|mem|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N21
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~2 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~2_regout ));

// Location: LCCOMB_X58_Y4_N10
cycloneii_lcell_comb \booth|mem|Mux13~0 (
// Equation(s):
// \booth|mem|Mux13~0_combout  = (\booth|mem|Mux16~3_combout  & ((\booth|state|Mux5~0_combout  & (\booth|mem|memblock|B|Ram1~5_regout )) # (!\booth|state|Mux5~0_combout  & ((\SW~combout [11])))))

	.dataa(\booth|mem|memblock|B|Ram1~5_regout ),
	.datab(\SW~combout [11]),
	.datac(\booth|state|Mux5~0_combout ),
	.datad(\booth|mem|Mux16~3_combout ),
	.cin(gnd),
	.combout(\booth|mem|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \booth|mem|Mux13~0 .lut_mask = 16'hAC00;
defparam \booth|mem|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y4_N11
cycloneii_lcell_ff \booth|mem|memblock|B|Ram1~4 (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\booth|mem|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\booth|mem|B_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\booth|mem|memblock|B|Ram1~4_regout ));

// Location: LCCOMB_X28_Y4_N12
cycloneii_lcell_comb \product4|seg~0 (
// Equation(s):
// \product4|seg~0_combout  = (\booth|mem|memblock|B|Ram1~1_regout  & ((\booth|mem|memblock|B|Ram1~4_regout ) # (\booth|mem|memblock|B|Ram1~2_regout  $ (\booth|mem|memblock|B|Ram1~3_regout )))) # (!\booth|mem|memblock|B|Ram1~1_regout  & 
// ((\booth|mem|memblock|B|Ram1~2_regout ) # (\booth|mem|memblock|B|Ram1~4_regout  $ (\booth|mem|memblock|B|Ram1~3_regout ))))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\booth|mem|memblock|B|Ram1~4_regout ),
	.datac(\booth|mem|memblock|B|Ram1~1_regout ),
	.datad(\booth|mem|memblock|B|Ram1~3_regout ),
	.cin(gnd),
	.combout(\product4|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \product4|seg~0 .lut_mask = 16'hDBEE;
defparam \product4|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneii_lcell_comb \product4|seg~1 (
// Equation(s):
// \product4|seg~1_combout  = (\booth|mem|memblock|B|Ram1~2_regout  & ((\booth|mem|memblock|B|Ram1~4_regout ) # ((!\booth|mem|memblock|B|Ram1~1_regout  & \booth|mem|memblock|B|Ram1~3_regout )))) # (!\booth|mem|memblock|B|Ram1~2_regout  & 
// ((\booth|mem|memblock|B|Ram1~4_regout  $ (\booth|mem|memblock|B|Ram1~3_regout )) # (!\booth|mem|memblock|B|Ram1~1_regout )))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\booth|mem|memblock|B|Ram1~4_regout ),
	.datac(\booth|mem|memblock|B|Ram1~1_regout ),
	.datad(\booth|mem|memblock|B|Ram1~3_regout ),
	.cin(gnd),
	.combout(\product4|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \product4|seg~1 .lut_mask = 16'h9FCD;
defparam \product4|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneii_lcell_comb \product4|seg~2 (
// Equation(s):
// \product4|seg~2_combout  = (\booth|mem|memblock|B|Ram1~2_regout  & ((\booth|mem|memblock|B|Ram1~4_regout ) # ((!\booth|mem|memblock|B|Ram1~1_regout )))) # (!\booth|mem|memblock|B|Ram1~2_regout  & ((\booth|mem|memblock|B|Ram1~3_regout  & 
// (\booth|mem|memblock|B|Ram1~4_regout )) # (!\booth|mem|memblock|B|Ram1~3_regout  & ((!\booth|mem|memblock|B|Ram1~1_regout )))))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\booth|mem|memblock|B|Ram1~4_regout ),
	.datac(\booth|mem|memblock|B|Ram1~1_regout ),
	.datad(\booth|mem|memblock|B|Ram1~3_regout ),
	.cin(gnd),
	.combout(\product4|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \product4|seg~2 .lut_mask = 16'hCE8F;
defparam \product4|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneii_lcell_comb \product4|seg~3 (
// Equation(s):
// \product4|seg~3_combout  = (\booth|mem|memblock|B|Ram1~2_regout  & ((\booth|mem|memblock|B|Ram1~1_regout  & ((!\booth|mem|memblock|B|Ram1~3_regout ))) # (!\booth|mem|memblock|B|Ram1~1_regout  & ((\booth|mem|memblock|B|Ram1~3_regout ) # 
// (!\booth|mem|memblock|B|Ram1~4_regout ))))) # (!\booth|mem|memblock|B|Ram1~2_regout  & ((\booth|mem|memblock|B|Ram1~4_regout ) # (\booth|mem|memblock|B|Ram1~1_regout  $ (!\booth|mem|memblock|B|Ram1~3_regout ))))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\booth|mem|memblock|B|Ram1~4_regout ),
	.datac(\booth|mem|memblock|B|Ram1~1_regout ),
	.datad(\booth|mem|memblock|B|Ram1~3_regout ),
	.cin(gnd),
	.combout(\product4|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \product4|seg~3 .lut_mask = 16'h5EE7;
defparam \product4|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneii_lcell_comb \product4|seg~4 (
// Equation(s):
// \product4|seg~4_combout  = (\booth|mem|memblock|B|Ram1~4_regout  & (((!\booth|mem|memblock|B|Ram1~2_regout  & \booth|mem|memblock|B|Ram1~1_regout )) # (!\booth|mem|memblock|B|Ram1~3_regout ))) # (!\booth|mem|memblock|B|Ram1~4_regout  & 
// (((\booth|mem|memblock|B|Ram1~1_regout ) # (\booth|mem|memblock|B|Ram1~3_regout )) # (!\booth|mem|memblock|B|Ram1~2_regout )))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\booth|mem|memblock|B|Ram1~4_regout ),
	.datac(\booth|mem|memblock|B|Ram1~1_regout ),
	.datad(\booth|mem|memblock|B|Ram1~3_regout ),
	.cin(gnd),
	.combout(\product4|seg~4_combout ),
	.cout());
// synopsys translate_off
defparam \product4|seg~4 .lut_mask = 16'h73FD;
defparam \product4|seg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneii_lcell_comb \product4|seg~5 (
// Equation(s):
// \product4|seg~5_combout  = (\booth|mem|memblock|B|Ram1~2_regout  & ((\booth|mem|memblock|B|Ram1~1_regout  & (!\booth|mem|memblock|B|Ram1~4_regout )) # (!\booth|mem|memblock|B|Ram1~1_regout  & ((!\booth|mem|memblock|B|Ram1~3_regout ))))) # 
// (!\booth|mem|memblock|B|Ram1~2_regout  & ((\booth|mem|memblock|B|Ram1~4_regout  $ (!\booth|mem|memblock|B|Ram1~1_regout )) # (!\booth|mem|memblock|B|Ram1~3_regout )))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\booth|mem|memblock|B|Ram1~4_regout ),
	.datac(\booth|mem|memblock|B|Ram1~1_regout ),
	.datad(\booth|mem|memblock|B|Ram1~3_regout ),
	.cin(gnd),
	.combout(\product4|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \product4|seg~5 .lut_mask = 16'h617F;
defparam \product4|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneii_lcell_comb \product4|seg~6 (
// Equation(s):
// \product4|seg~6_combout  = (\booth|mem|memblock|B|Ram1~4_regout  & ((\booth|mem|memblock|B|Ram1~2_regout  $ (!\booth|mem|memblock|B|Ram1~3_regout )) # (!\booth|mem|memblock|B|Ram1~1_regout ))) # (!\booth|mem|memblock|B|Ram1~4_regout  & 
// ((\booth|mem|memblock|B|Ram1~2_regout ) # (\booth|mem|memblock|B|Ram1~1_regout  $ (!\booth|mem|memblock|B|Ram1~3_regout ))))

	.dataa(\booth|mem|memblock|B|Ram1~2_regout ),
	.datab(\booth|mem|memblock|B|Ram1~4_regout ),
	.datac(\booth|mem|memblock|B|Ram1~1_regout ),
	.datad(\booth|mem|memblock|B|Ram1~3_regout ),
	.cin(gnd),
	.combout(\product4|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \product4|seg~6 .lut_mask = 16'hBE6F;
defparam \product4|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\mplier1|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(!\mplier1|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(!\mplier1|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(!\mplier1|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(!\mplier1|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(!\mplier1|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(!\mplier1|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\mplier2|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(!\mplier2|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(!\mplier2|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(!\mplier2|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(!\mplier2|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(!\mplier2|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(!\mplier2|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\mcand1|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(!\mcand1|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(!\mcand1|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(!\mcand1|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(!\mcand1|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(!\mcand1|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(!\mcand1|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\mcand2|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(!\mcand2|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(!\mcand2|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(!\mcand2|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(!\mcand2|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(!\mcand2|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(!\mcand2|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\product1|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(!\product1|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(!\product1|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(!\product1|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(!\product1|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(!\product1|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(!\product1|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\product2|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(!\product2|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(!\product2|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(!\product2|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(!\product2|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(!\product2|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(!\product2|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\product3|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(!\product3|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(!\product3|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(!\product3|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(!\product3|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(!\product3|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(!\product3|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\product4|seg~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(!\product4|seg~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(!\product4|seg~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(!\product4|seg~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(!\product4|seg~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(!\product4|seg~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(!\product4|seg~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\booth|counter|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
