Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_rst: "Transforming system: Phy_rst"
Info: Phy_rst: Running transform generation_view_transform
Info: Phy_rst: Running transform generation_view_transform took 0.001s
Info: xcvr_reset_control_0: Running transform generation_view_transform
Info: xcvr_reset_control_0: Running transform generation_view_transform took 0.000s
Info: Phy_rst: Running transform interconnect_transform_chooser
Info: Phy_rst: Running transform interconnect_transform_chooser took 0.059s
Info: Phy_rst: "Naming system components in system: Phy_rst"
Info: Phy_rst: "Processing generation queue"
Info: Phy_rst: "Generating: Phy_rst"
Info: Phy_rst: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/altera_xcvr_functions.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_reset_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/altera_xcvr_reset_control.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_reset_counter.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/alt_xcvr_reset_counter.sv MENTOR_SPECIFIC
Info: Phy_rst: Done "Phy_rst" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/Phy_rst.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/Phy_rst.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst.ip --block-symbol-file --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst --family="Arria 10" --part=10AT115S2F45E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst.ip --synthesis=VERILOG --greybox --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_rst --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_rst: "Transforming system: Phy_rst"
Info: Phy_rst: Running transform generation_view_transform
Info: Phy_rst: Running transform generation_view_transform took 0.000s
Info: xcvr_reset_control_0: Running transform generation_view_transform
Info: xcvr_reset_control_0: Running transform generation_view_transform took 0.000s
Info: Phy_rst: Running transform interconnect_transform_chooser
Info: Phy_rst: Running transform interconnect_transform_chooser took 0.009s
Info: Phy_rst: "Naming system components in system: Phy_rst"
Info: Phy_rst: "Processing generation queue"
Info: Phy_rst: "Generating: Phy_rst"
Info: Phy_rst: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: Phy_rst: Done "Phy_rst" with 2 modules, 6 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Phy_rst. No files generated.
Info: Finished: Generate IP Core Documentation
