// Seed: 1881686901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_7 = id_3 | (1);
  always
    if ({{1}, id_4}) id_6 = 1;
    else id_5 <= id_2;
  reg id_7, id_8;
  assign id_5 = id_2;
  logic id_9;
  assign id_7 = id_2;
  type_17 id_10 (
      1,
      id_8,
      id_7 & 1
  );
  assign id_5 = id_2;
  logic id_11;
  logic id_12;
  logic id_13, id_14;
endmodule
