v {xschem version=3.4.8RC file_version=1.2}
G {}
K {}
V {}
S {}
E {}
T {"s=2.5292e-6"} -50 -510 0 0 0.4 0.4 {}
T {Change this fixed cap size to range (1.1V)} 1090 -450 0 0 0.4 0.4 {}
N -760 -320 -720 -320 {lab=#net1}
N -480 -320 -440 -320 {lab=#net2}
N -200 -320 -160 -320 {lab=#net3}
N -1160 -180 -720 -180 {lab=pos_ai}
N 80 -320 120 -320 {lab=#net4}
N 360 -320 400 -320 {lab=#net5}
N 640 -320 680 -320 {lab=#net6}
N 920 -320 960 -320 {lab=#net7}
N -760 320 -720 320 {lab=#net8}
N -480 320 -440 320 {lab=#net9}
N -200 320 -160 320 {lab=#net10}
N -160 180 -160 220 {lab=neg_ai}
N -1160 180 -720 180 {lab=neg_ai}
N 80 320 120 320 {lab=#net11}
N 360 320 400 320 {lab=#net12}
N 640 320 680 320 {lab=#net13}
N 920 320 960 320 {lab=#net14}
N -720 180 -440 180 {lab=neg_ai}
N -720 -180 -440 -180 {lab=pos_ai}
N -920 320 -840 320 {lab=neg_ctrl_i0}
N -640 320 -560 320 {lab=neg_ctrl_i1}
N -360 320 -280 320 {lab=neg_ctrl_i2}
N -80 320 0 320 {lab=neg_ctrl_i3}
N 200 320 280 320 {lab=neg_ctrl_i4}
N 480 320 560 320 {lab=neg_ctrl_i5}
N 760 320 840 320 {lab=neg_ctrl_i6}
N -920 -320 -840 -320 {lab=pos_ctrl_i0}
N -640 -320 -560 -320 {lab=pos_ctrl_i1}
N -360 -320 -280 -320 {lab=pos_ctrl_i2}
N -80 -320 0 -320 {lab=pos_ctrl_i3}
N 200 -320 280 -320 {lab=pos_ctrl_i4}
N 480 -320 560 -320 {lab=pos_ctrl_i5}
N 760 -320 840 -320 {lab=pos_ctrl_i6}
N 960 280 960 320 {lab=#net14}
N 680 280 680 320 {lab=#net13}
N 400 280 400 320 {lab=#net12}
N 120 280 120 320 {lab=#net11}
N -160 280 -160 320 {lab=#net10}
N -720 280 -720 320 {lab=#net8}
N -440 280 -440 320 {lab=#net9}
N -440 180 -440 220 {lab=neg_ai}
N 120 180 120 220 {lab=neg_ai}
N 400 180 400 220 {lab=neg_ai}
N 680 180 680 220 {lab=neg_ai}
N 960 180 960 220 {lab=neg_ai}
N -720 -320 -720 -280 {lab=#net1}
N -720 -220 -720 -180 {lab=pos_ai}
N -440 -320 -440 -280 {lab=#net2}
N -440 -220 -440 -180 {lab=pos_ai}
N -160 -320 -160 -280 {lab=#net3}
N -160 -220 -160 -180 {lab=pos_ai}
N 120 -320 120 -280 {lab=#net4}
N 120 -220 120 -180 {lab=pos_ai}
N 400 -320 400 -280 {lab=#net5}
N 400 -220 400 -180 {lab=pos_ai}
N 680 -320 680 -280 {lab=#net6}
N 680 -220 680 -180 {lab=pos_ai}
N 960 -320 960 -280 {lab=#net7}
N 960 -220 960 -180 {lab=pos_ai}
N 680 -180 960 -180 {lab=pos_ai}
N 120 -180 400 -180 {lab=pos_ai}
N -160 -180 120 -180 {lab=pos_ai}
N 120 180 400 180 {lab=neg_ai}
N -160 180 120 180 {lab=neg_ai}
N 400 180 680 180 {lab=neg_ai}
N 400 -180 680 -180 {lab=pos_ai}
N -760 -40 -720 -40 {lab=#net15}
N -920 -40 -840 -40 {lab=neg_ctrl_i0}
N -720 -80 -720 -40 {lab=#net15}
N -720 -180 -720 -140 {lab=pos_ai}
N -760 40 -720 40 {lab=#net16}
N -920 40 -840 40 {lab=pos_ctrl_i0}
N -720 40 -720 80 {lab=#net16}
N -720 180 -720 220 {lab=neg_ai}
N -720 140 -720 180 {lab=neg_ai}
N -480 -40 -440 -40 {lab=#net17}
N -640 -40 -560 -40 {lab=neg_ctrl_i1}
N -440 -80 -440 -40 {lab=#net17}
N -440 -180 -440 -140 {lab=pos_ai}
N -480 40 -440 40 {lab=#net18}
N -640 40 -560 40 {lab=pos_ctrl_i1}
N -440 40 -440 80 {lab=#net18}
N -440 140 -440 180 {lab=neg_ai}
N -440 -180 -160 -180 {lab=pos_ai}
N -440 180 -160 180 {lab=neg_ai}
N -200 -40 -160 -40 {lab=#net19}
N -360 -40 -280 -40 {lab=neg_ctrl_i2}
N -160 -80 -160 -40 {lab=#net19}
N -160 -180 -160 -140 {lab=pos_ai}
N -200 40 -160 40 {lab=#net20}
N -360 40 -280 40 {lab=pos_ctrl_i2}
N -160 40 -160 80 {lab=#net20}
N -160 140 -160 180 {lab=neg_ai}
N 80 -40 120 -40 {lab=#net21}
N -80 -40 0 -40 {lab=neg_ctrl_i3}
N 120 -80 120 -40 {lab=#net21}
N 120 -180 120 -140 {lab=pos_ai}
N 80 40 120 40 {lab=#net22}
N -80 40 0 40 {lab=pos_ctrl_i3}
N 120 40 120 80 {lab=#net22}
N 120 140 120 180 {lab=neg_ai}
N 1280 180 1280 220 {lab=neg_ai}
N 960 180 1280 180 {lab=neg_ai}
N 680 180 960 180 {lab=neg_ai}
N 1280 -220 1280 -180 {lab=pos_ai}
N 960 -180 1280 -180 {lab=pos_ai}
N 1280 -320 1280 -280 {lab=VSS}
N 1280 280 1280 320 {lab=VSS}
C {ipin.sym} -1160 -180 2 1 {name=p2 lab=pos_ai}
C {ipin.sym} -700 600 0 0 {name=p12 lab=VSS}
C {sg13g2_stdcells/sg13g2_inv_2.sym} -800 -320 2 1 {name=x2 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} -520 -320 2 1 {name=x3 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} -240 -320 2 1 {name=x4 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 40 -320 2 1 {name=x5 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 320 -320 2 1 {name=x6 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 600 -320 2 1 {name=x7 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 880 -320 2 1 {name=x8 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_pr/cap_cmim.sym} 960 -250 2 1 {name=C1
model=cap_cmim
w=\{s\}
l=\{s\}
m=1
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 680 -250 2 1 {name=C2
model=cap_cmim
w=\{s\}
l=\{s\}
m=2
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 400 -250 2 1 {name=C3
model=cap_cmim
w=\{s\}
l=\{s\}
m=4
spiceprefix=X}
C {ipin.sym} -700 580 0 0 {name=p3 lab=VDD}
C {ipin.sym} -1160 180 0 0 {name=p4 lab=neg_ai}
C {sg13g2_stdcells/sg13g2_inv_2.sym} -800 320 0 0 {name=x10 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} -520 320 0 0 {name=x11 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} -240 320 0 0 {name=x12 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 40 320 0 0 {name=x13 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 320 320 0 0 {name=x14 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 600 320 0 0 {name=x15 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 880 320 0 0 {name=x16 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_pr/cap_cmim.sym} 960 250 0 0 {name=C10
model=cap_cmim
w=\{s\}
l=\{s\}
m=1
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 680 250 0 0 {name=C11
model=cap_cmim
w=\{s\}
l=\{s\}
m=2
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 400 250 0 0 {name=C12
model=cap_cmim
w=\{s\}
l=\{s\}
m=4
spiceprefix=X}
C {ipin.sym} -700 640 2 1 {name=p6 lab=pos_ctrl_i[0..6]}
C {ipin.sym} -700 660 2 1 {name=p7 lab=neg_ctrl_i[0..6]}
C {lab_wire.sym} -920 320 0 1 {name=p19 sig_type=std_logic lab=neg_ctrl_i0}
C {lab_wire.sym} -640 320 0 1 {name=p10 sig_type=std_logic lab=neg_ctrl_i1}
C {lab_wire.sym} -360 320 0 1 {name=p11 sig_type=std_logic lab=neg_ctrl_i2}
C {lab_wire.sym} -80 320 0 1 {name=p13 sig_type=std_logic lab=neg_ctrl_i3}
C {lab_wire.sym} 200 320 0 1 {name=p14 sig_type=std_logic lab=neg_ctrl_i4}
C {lab_wire.sym} 480 320 0 1 {name=p15 sig_type=std_logic lab=neg_ctrl_i5}
C {lab_wire.sym} 760 320 0 1 {name=p16 sig_type=std_logic lab=neg_ctrl_i6}
C {lab_wire.sym} -920 -320 0 1 {name=p8 sig_type=std_logic lab=pos_ctrl_i0}
C {lab_wire.sym} -640 -320 0 1 {name=p9 sig_type=std_logic lab=pos_ctrl_i1}
C {lab_wire.sym} -360 -320 0 1 {name=p18 sig_type=std_logic lab=pos_ctrl_i2}
C {lab_wire.sym} -80 -320 0 1 {name=p20 sig_type=std_logic lab=pos_ctrl_i3}
C {lab_wire.sym} 200 -320 0 1 {name=p21 sig_type=std_logic lab=pos_ctrl_i4}
C {lab_wire.sym} 480 -320 0 1 {name=p22 sig_type=std_logic lab=pos_ctrl_i5}
C {lab_wire.sym} 760 -320 0 1 {name=p23 sig_type=std_logic lab=pos_ctrl_i6}
C {noconn.sym} -700 580 2 0 {name=l1}
C {param.sym} -50 -440 0 0 {name=s1 value="s=2.5292e-6"}
C {lab_wire.sym} -920 -40 0 1 {name=p1 sig_type=std_logic lab=neg_ctrl_i0}
C {lab_wire.sym} -920 40 0 1 {name=p5 sig_type=std_logic lab=pos_ctrl_i0}
C {sg13g2_stdcells/sg13g2_buf_2.sym} -800 -40 0 0 {name=x1 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_buf_2.sym} -800 40 0 0 {name=x9 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_pr/cap_cmim.sym} -720 -250 2 1 {name=C7
model=cap_cmim
w=\{s\}
l=\{s\}
m=32
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -720 110 2 1 {name=C9
model=cap_cmim
w=\{s\}
l=\{s\}
m=32
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -720 250 0 0 {name=C13
model=cap_cmim
w=\{s\}
l=\{s\}
m=32
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -720 -110 0 0 {name=C16
model=cap_cmim
w=\{s\}
l=\{s\}
m=32
spiceprefix=X}
C {lab_wire.sym} -640 -40 0 1 {name=p17 sig_type=std_logic lab=neg_ctrl_i1}
C {lab_wire.sym} -640 40 0 1 {name=p24 sig_type=std_logic lab=pos_ctrl_i1}
C {sg13g2_stdcells/sg13g2_buf_2.sym} -520 -40 0 0 {name=x17 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_buf_2.sym} -520 40 0 0 {name=x18 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_pr/cap_cmim.sym} -440 110 2 1 {name=C17
model=cap_cmim
w=\{s\}
l=\{s\}
m=16
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -440 -110 0 0 {name=C18
model=cap_cmim
w=\{s\}
l=\{s\}
m=16
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -440 250 0 0 {name=C4
model=cap_cmim
w=\{s\}
l=\{s\}
m=16
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -440 -250 2 1 {name=C8
model=cap_cmim
w=\{s\}
l=\{s\}
m=16
spiceprefix=X}
C {sg13g2_stdcells/sg13g2_buf_2.sym} -240 -40 0 0 {name=x19 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_buf_2.sym} -240 40 0 0 {name=x20 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_pr/cap_cmim.sym} -160 -110 0 0 {name=C19
model=cap_cmim
w=\{s\}
l=\{s\}
m=8
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -160 250 0 0 {name=C6
model=cap_cmim
w=\{s\}
l=\{s\}
m=8
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -160 -250 2 1 {name=C15
model=cap_cmim
w=\{s\}
l=\{s\}
m=8
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} -160 110 2 1 {name=C20
model=cap_cmim
w=\{s\}
l=\{s\}
m=8
spiceprefix=X}
C {lab_wire.sym} -360 -40 0 1 {name=p25 sig_type=std_logic lab=neg_ctrl_i2}
C {lab_wire.sym} -360 40 0 1 {name=p26 sig_type=std_logic lab=pos_ctrl_i2}
C {sg13g2_stdcells/sg13g2_buf_2.sym} 40 -40 0 0 {name=x21 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_buf_2.sym} 40 40 0 0 {name=x22 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_pr/cap_cmim.sym} 120 -250 2 1 {name=C5
model=cap_cmim
w=\{s\}
l=\{s\}
m=4
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 120 110 2 1 {name=C14
model=cap_cmim
w=\{s\}
l=\{s\}
m=4
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 120 250 0 0 {name=C21
model=cap_cmim
w=\{s\}
l=\{s\}
m=4
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 120 -110 0 0 {name=C22
model=cap_cmim
w=\{s\}
l=\{s\}
m=4
spiceprefix=X}
C {lab_wire.sym} -80 -40 0 1 {name=p27 sig_type=std_logic lab=neg_ctrl_i3}
C {lab_wire.sym} -80 40 0 1 {name=p28 sig_type=std_logic lab=pos_ctrl_i3}
C {sg13g2_pr/cap_cmim.sym} 1280 250 0 0 {name=C23
model=cap_cmim
w=\{s\}
l=\{s\}
m=47.54545455
spiceprefix=X}
C {sg13g2_pr/cap_cmim.sym} 1280 -250 2 1 {name=C24
model=cap_cmim
w=\{s\}
l=\{s\}
m=47.54545455
spiceprefix=X}
C {lab_wire.sym} 1280 320 1 1 {name=p29 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1280 -320 3 1 {name=p30 sig_type=std_logic lab=VSS}
