<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1024</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1024-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1024.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">22-20&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ARCHITECTURE&#160;COMPATIBILITY</p>
<p style="position:absolute;top:97px;left:68px;white-space:nowrap" class="ft02">22.25&#160;&#160;EXCEPTIONS AND/OR EXCEPTION CONDITIONS</p>
<p style="position:absolute;top:133px;left:68px;white-space:nowrap" class="ft05">This section describes&#160;the new&#160;exceptions&#160;and&#160;exception&#160;conditions added to&#160;the&#160;32-bit&#160;IA-32 processors&#160;and&#160;<br/>implementation differences in existing exception&#160;handling.&#160;<a href="o_fe12b1e2a880e0ce-187.html">See Chapter 6, “Interrupt and&#160;Exception Handling,” for&#160;<br/></a>a detailed description of&#160;the&#160;IA-32&#160;exceptions.<br/>The Pentium&#160;III&#160;processor introduced new state with the XMM registers. Computations&#160;involving data in these&#160;regis-<br/>ters can&#160;produce exceptions. A new MXCSR control/status register&#160;is used&#160;to determine&#160;which exception&#160;or&#160;excep-<br/>tions have&#160;occurred. When&#160;an exception associated&#160;with&#160;the&#160;XMM&#160;registers occurs, an interrupt&#160;is&#160;generated.</p>
<p style="position:absolute;top:245px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:246px;left:93px;white-space:nowrap" class="ft05">SIMD&#160;floating-point exception&#160;(#XM, interrupt&#160;19) — New&#160;exceptions&#160;associated with the&#160;SIMD floating-point&#160;<br/>registers&#160;and resulting computations.</p>
<p style="position:absolute;top:286px;left:68px;white-space:nowrap" class="ft05">No new exceptions were added with the&#160;Pentium Pro and Pentium II processors. The set of available exceptions is&#160;<br/>the same as for the Pentium processor.&#160;However,&#160;the following&#160;exception condition was&#160;added&#160;to the IA-32 with the&#160;<br/>Pentium&#160;Pro&#160;processor:</p>
<p style="position:absolute;top:341px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:342px;left:93px;white-space:nowrap" class="ft05">Machine-check&#160;exception (#MC,&#160;interrupt 18) —&#160;New&#160;exception conditions. Many&#160;exception conditions&#160;have&#160;<br/>been added&#160;to&#160;the&#160;machine-check exception&#160;and a&#160;new architecture&#160;has been added&#160;for handling&#160;and&#160;reporting&#160;<br/>on hardware erro<a href="o_fe12b1e2a880e0ce-507.html">rs. See&#160;Chapter 15,&#160;“Machine-Check&#160;Architecture,”&#160;for a&#160;</a>detailed description&#160;of&#160;the new&#160;<br/>conditions.</p>
<p style="position:absolute;top:415px;left:68px;white-space:nowrap" class="ft03">The following exceptions and/or&#160;exception conditions&#160;were added to&#160;the IA-32&#160;with&#160;the Pentium&#160;processor:</p>
<p style="position:absolute;top:437px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:438px;left:93px;white-space:nowrap" class="ft05">Machine-check exception&#160;(#MC, interrupt&#160;18)&#160;— New exception. This&#160;exception reports parity&#160;and&#160;other&#160;<br/>hardware&#160;errors. It&#160;is a&#160;model-specific exception and&#160;may&#160;not be&#160;implemented or&#160;implemented&#160;differently&#160;in&#160;<br/>future processors. The MCE flag&#160;in&#160;control&#160;register&#160;CR4&#160;enables the&#160;machine-check exception. When&#160;this bit is&#160;<br/>clear (which&#160;it is&#160;at reset),&#160;the processor inhibits generation of the&#160;machine-check exception.</p>
<p style="position:absolute;top:509px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:510px;left:93px;white-space:nowrap" class="ft05">General-protection exception&#160;(#GP, interrupt&#160;13) — New exception condition added. An attempt to write a 1 to&#160;<br/>a&#160;reserved&#160;bit position of a&#160;special&#160;register causes&#160;a general-protection exception&#160;to be&#160;generated.</p>
<p style="position:absolute;top:548px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:549px;left:93px;white-space:nowrap" class="ft05">Page-fault exception&#160;(#PF,&#160;interrupt&#160;14) — New&#160;exception&#160;condition&#160;added. When&#160;a 1 is detected in&#160;any of&#160;the&#160;<br/>reserved&#160;bit&#160;positions&#160;of&#160;a page-table entry,&#160;page-directory entry,&#160;or&#160;page-directory pointer&#160;during&#160;address&#160;<br/>translation,&#160;a page-fault exception&#160;is generated.&#160;</p>
<p style="position:absolute;top:606px;left:68px;white-space:nowrap" class="ft03">The following exception was&#160;added&#160;to the&#160;Intel486 processor:</p>
<p style="position:absolute;top:628px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:628px;left:93px;white-space:nowrap" class="ft05">Alignment-check exception&#160;(#AC,&#160;interrupt&#160;17) —&#160;New&#160;exception. Reports unaligned memory references when&#160;<br/>alignment checking&#160;is being&#160;performed.&#160;</p>
<p style="position:absolute;top:669px;left:68px;white-space:nowrap" class="ft03">The following exceptions and/or&#160;exception conditions&#160;were added to&#160;the Intel386&#160;processor:</p>
<p style="position:absolute;top:691px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:691px;left:93px;white-space:nowrap" class="ft07">Divide-error exception&#160;(#DE, interrupt&#160;0)<br/>—&#160;Change in&#160;exception handling.&#160;Divide-error&#160;exceptions&#160;on the&#160;Intel386 processors always leave&#160;the saved&#160;</p>
<p style="position:absolute;top:732px;left:119px;white-space:nowrap" class="ft05">CS:IP value&#160;pointing&#160;to the instruction that failed.&#160;On the 8086 processor,&#160;the CS:IP value points to&#160;the&#160;next&#160;<br/>instruction.</p>
<p style="position:absolute;top:772px;left:93px;white-space:nowrap" class="ft03">—&#160;Change in&#160;exception handling.&#160;The Intel386&#160;processors can generate the&#160;largest&#160;negative&#160;number&#160;as a&#160;</p>
<p style="position:absolute;top:789px;left:119px;white-space:nowrap" class="ft05">quotient for the IDIV instruction (80H and 8000H).&#160;The 8086 processor&#160;generates a&#160;divide-error exception&#160;<br/>instead.</p>
<p style="position:absolute;top:827px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:828px;left:93px;white-space:nowrap" class="ft05">Invalid-opcode&#160;exception (#UD, interrupt 6)&#160;— New exception&#160;condition added. Improper&#160;use&#160;of the&#160;LOCK&#160;<br/>instruction prefix&#160;can generate&#160;an invalid-opcode&#160;exception.</p>
<p style="position:absolute;top:866px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:867px;left:93px;white-space:nowrap" class="ft05">Page-fault&#160;exception (#PF, interrupt&#160;14)&#160;— New exception&#160;condition added. If&#160;paging is&#160;enabled in a&#160;16-bit&#160;<br/>program, a page-fault exception can&#160;be&#160;generated as&#160;follows. Paging can&#160;be used in&#160;a system with 16-bit&#160;tasks&#160;<br/>if all&#160;tasks use&#160;the same&#160;page directory.&#160;Because there&#160;is&#160;no place&#160;in a&#160;16-bit TSS to&#160;store&#160;the&#160;PDBR register,&#160;<br/>switching&#160;to a&#160;16-bit task does not&#160;change the&#160;value&#160;of&#160;the PDBR&#160;register.&#160;Tasks ported&#160;from the&#160;Intel&#160;286&#160;<br/>processor should&#160;be&#160;given&#160;32-bit TSSs so&#160;they can make&#160;full use&#160;of paging.</p>
<p style="position:absolute;top:955px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:955px;left:93px;white-space:nowrap" class="ft05">General-protection&#160;exception (#GP,&#160;interrupt&#160;13) — New exception condition&#160;added.&#160;The&#160;Intel386 processor&#160;<br/>sets a&#160;limit of 15 bytes on instruction length. The&#160;only way&#160;to&#160;violate this limit is by putting redundant prefixes&#160;<br/>before&#160;an instruction. A&#160;general-protection&#160;exception is&#160;generated if&#160;the limit on&#160;instruction&#160;length is&#160;violated.&#160;<br/>The&#160;8086 processor has no&#160;instruction&#160;length limit.</p>
</div>
</body>
</html>
