
*** Running vivado
    with args -log phywhisperer_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source phywhisperer_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source phywhisperer_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top phywhisperer_top -part xc7s6ftgb196-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 414.406 ; gain = 105.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'phywhisperer_top' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/phywhisperer_top.v:25]
	Parameter pTIMESTAMP_FULL_WIDTH bound to: 16 - type: integer 
	Parameter pTIMESTAMP_SHORT_WIDTH bound to: 3 - type: integer 
	Parameter pPATTERN_BYTES bound to: 64 - type: integer 
	Parameter pTRIGGER_DELAY_WIDTH bound to: 20 - type: integer 
	Parameter pTRIGGER_WIDTH_WIDTH bound to: 17 - type: integer 
	Parameter pNUM_TRIGGER_PULSES bound to: 8 - type: integer 
	Parameter pNUM_TRIGGER_WIDTH bound to: 4 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
	Parameter pCAPTURE_DELAY_WIDTH bound to: 18 - type: integer 
	Parameter pUSB_AUTO_COUNTER_WIDTH bound to: 24 - type: integer 
	Parameter pCAPTURE_LEN_WIDTH bound to: 24 - type: integer 
	Parameter pALL_TRIGGER_DELAY_WIDTHS bound to: 192 - type: integer 
	Parameter pALL_TRIGGER_WIDTH_WIDTHS bound to: 192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20852]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20852]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6157] synthesizing module 'usb_reg_main' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/usb_reg_main.v:24]
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usb_reg_main' (3#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/usb_reg_main.v:24]
INFO: [Synth 8-6157] synthesizing module 'userio' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/userio.v:24]
	Parameter pWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44843]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44843]
INFO: [Synth 8-6155] done synthesizing module 'userio' (5#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/userio.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_pw' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:25]
	Parameter pTIMESTAMP_FULL_WIDTH bound to: 16 - type: integer 
	Parameter pTIMESTAMP_SHORT_WIDTH bound to: 3 - type: integer 
	Parameter pPATTERN_BYTES bound to: 64 - type: integer 
	Parameter pCAPTURE_DELAY_WIDTH bound to: 18 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
	Parameter pUSB_AUTO_COUNTER_WIDTH bound to: 24 - type: integer 
	Parameter pCAPTURE_LEN_WIDTH bound to: 24 - type: integer 
	Parameter pNUM_TRIGGER_PULSES bound to: 8 - type: integer 
	Parameter pNUM_TRIGGER_WIDTH bound to: 4 - type: integer 
	Parameter pALL_TRIGGER_DELAY_WIDTHS bound to: 192 - type: integer 
	Parameter pALL_TRIGGER_WIDTH_WIDTHS bound to: 192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:323]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:328]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:329]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:330]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:265]
INFO: [Synth 8-6157] synthesizing module 'cdc_pulse' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/cdc_pulse.v:24]
	Parameter pSYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/cdc_pulse.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/cdc_pulse.v:35]
INFO: [Synth 8-6155] done synthesizing module 'cdc_pulse' (6#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/cdc_pulse.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:418]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/synth_1/.Xil/Vivado-3980-qed/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (7#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/synth_1/.Xil/Vivado-3980-qed/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53018]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (8#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53018]
INFO: [Synth 8-6155] done synthesizing module 'reg_pw' (9#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/reg_pw.v:25]
INFO: [Synth 8-6157] synthesizing module 'fe_capture' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/fe_capture.v:25]
	Parameter pTIMESTAMP_FULL_WIDTH bound to: 16 - type: integer 
	Parameter pTIMESTAMP_SHORT_WIDTH bound to: 3 - type: integer 
	Parameter pCAPTURE_LEN_WIDTH bound to: 24 - type: integer 
	Parameter pS_IDLE bound to: 0 - type: integer 
	Parameter pS_DATA bound to: 1 - type: integer 
	Parameter pS_TIME bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/fe_capture.v:91]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/fe_capture.v:92]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/fe_capture.v:93]
INFO: [Synth 8-6155] done synthesizing module 'fe_capture' (10#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/fe_capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/synth_1/.Xil/Vivado-3980-qed/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (11#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/synth_1/.Xil/Vivado-3980-qed/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pw_pattern_matcher' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_pattern_matcher.v:24]
	Parameter pPATTERN_BYTES bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_pattern_matcher.v:61]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_pattern_matcher.v:62]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_pattern_matcher.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_pattern_matcher.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pw_pattern_matcher' (12#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_pattern_matcher.v:24]
INFO: [Synth 8-6157] synthesizing module 'pw_trigger' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_trigger.v:24]
	Parameter pCAPTURE_DELAY_WIDTH bound to: 18 - type: integer 
	Parameter pTRIGGER_DELAY_WIDTH bound to: 20 - type: integer 
	Parameter pTRIGGER_WIDTH_WIDTH bound to: 17 - type: integer 
	Parameter pNUM_TRIGGER_PULSES bound to: 8 - type: integer 
	Parameter pNUM_TRIGGER_WIDTH bound to: 4 - type: integer 
	Parameter pALL_TRIGGER_DELAY_WIDTHS bound to: 192 - type: integer 
	Parameter pALL_TRIGGER_WIDTH_WIDTHS bound to: 192 - type: integer 
	Parameter pS_IDLE bound to: 0 - type: integer 
	Parameter pS_WAIT_FOR_ON bound to: 1 - type: integer 
	Parameter pS_WAIT_FOR_OFF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_trigger.v:58]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_trigger.v:59]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_trigger.v:60]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_trigger.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_trigger.v:171]
INFO: [Synth 8-6155] done synthesizing module 'pw_trigger' (13#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/pw_trigger.v:24]
INFO: [Synth 8-6157] synthesizing module 'usb_autodetect' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/usb_autodetect.v:25]
	Parameter pCOUNTER_WIDTH bound to: 24 - type: integer 
	Parameter pS_IDLE bound to: 0 - type: integer 
	Parameter pS_LS bound to: 1 - type: integer 
	Parameter pS_FS bound to: 2 - type: integer 
	Parameter pS_HS bound to: 3 - type: integer 
	Parameter pS_DONE bound to: 4 - type: integer 
	Parameter pS_ERROR bound to: 5 - type: integer 
	Parameter pS_FSHS bound to: 6 - type: integer 
	Parameter pS_WAIT_LOW bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/usb_autodetect.v:57]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/usb_autodetect.v:58]
INFO: [Synth 8-226] default block is never used [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/usb_autodetect.v:79]
INFO: [Synth 8-6155] done synthesizing module 'usb_autodetect' (14#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/usb_autodetect.v:25]
INFO: [Synth 8-6155] done synthesizing module 'phywhisperer_top' (15#1) [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/phywhisperer_top.v:25]
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_suspendn driven by constant 1
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_txvalid driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_reset driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_chrgvbus driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_opmode0 driven by constant 1
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_opmode1 driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_idpullup driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_dischrgvbus driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_dppd driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_dmpd driven by constant 0
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[191]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[190]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[189]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[188]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[167]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[166]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[165]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[164]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[143]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[142]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[141]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[140]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[119]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[118]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[117]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[116]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[95]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[94]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[93]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[92]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[71]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[70]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[69]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[68]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[47]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[46]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[45]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[44]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[23]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[22]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[21]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_delay[20]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[191]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[190]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[189]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[188]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[187]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[186]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[185]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[167]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[166]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[165]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[164]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[163]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[162]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[161]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[143]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[142]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[141]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[140]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[139]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[138]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[137]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[119]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[118]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[117]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[116]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[115]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[114]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[113]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[95]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[94]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[93]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[92]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[91]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[90]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[89]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[71]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[70]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[69]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[68]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[67]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[66]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[65]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[47]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[46]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[45]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[44]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[43]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[42]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[41]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[23]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[22]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[21]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[20]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[19]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[18]
WARNING: [Synth 8-3331] design pw_trigger has unconnected port I_trigger_width[17]
WARNING: [Synth 8-3331] design userio has unconnected port reset_i
WARNING: [Synth 8-3331] design userio has unconnected port usb_clk
WARNING: [Synth 8-3331] design userio has unconnected port userio_clk
WARNING: [Synth 8-3331] design usb_reg_main has unconnected port cwusb_addr[7]
WARNING: [Synth 8-3331] design usb_reg_main has unconnected port cwusb_addr[6]
WARNING: [Synth 8-3331] design phywhisperer_top has unconnected port fe_txrdy
WARNING: [Synth 8-3331] design phywhisperer_top has unconnected port fe_id_dig
WARNING: [Synth 8-3331] design phywhisperer_top has unconnected port fe_hostdisc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 475.066 ; gain = 166.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 475.066 ; gain = 166.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 475.066 ; gain = 166.598
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s6ftgb196-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_trigger_clock'
Finished Parsing XDC File [c:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_trigger_clock'
Parsing XDC File [c:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U_reg_pw/U_sniff_fifo'
Finished Parsing XDC File [c:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U_reg_pw/U_sniff_fifo'
Parsing XDC File [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc]
WARNING: [Vivado 12-508] No pins matched 'U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:3]
WARNING: [Vivado 12-627] No clocks matched 'trigger_clk'. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks trigger_clk]'. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'trigger_clk'. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks trigger_clk]'. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'trigger_clk' not found. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:159]
WARNING: [Vivado 12-646] clock 'trigger_clk' not found. [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:160]
Finished Parsing XDC File [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/phywhisperer_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/phywhisperer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/phywhisperer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 804.047 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 804.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 804.047 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 804.047 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '16.667' specified during out-of-context synthesis of instance 'U_trigger_clock' at clock pin 'clk_in1' is different from the actual clock period '16.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'U_reg_pw/U_sniff_fifo' at clock pin 'rd_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 804.047 ; gain = 495.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 804.047 ; gain = 495.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_trigger_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_reg_pw/U_sniff_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 804.047 ; gain = 495.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_timestamps_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_trigger_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pattern_bytes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_num_triggers" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usb_speed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usb_auto_defaults" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_match_update_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_userio_pwdriven" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_userio_drive_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'O_pm_data_reg[7:0]' into 'fe_data_reg_reg[7:0]' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/fe_capture.v:263]
INFO: [Synth 8-4471] merging register 'O_pm_wr_reg' into 'fe_rxvalid_reg_reg' [C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/hdl/fe_capture.v:264]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fe_capture'
INFO: [Synth 8-5544] ROM "O_command" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pw_trigger'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usb_autodetect'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 pS_IDLE |                               00 |                               00
                 pS_TIME |                               01 |                               10
                 pS_DATA |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fe_capture'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 pS_IDLE |                              001 |                               00
          pS_WAIT_FOR_ON |                              010 |                               01
         pS_WAIT_FOR_OFF |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pw_trigger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 pS_IDLE |                         00000010 |                              000
                   pS_LS |                         10000000 |                              001
                 pS_FSHS |                         01000000 |                              110
             pS_WAIT_LOW |                         00100000 |                              111
                   pS_HS |                         00010000 |                              011
                   pS_FS |                         00001000 |                              010
                 pS_DONE |                         00000100 |                              100
                pS_ERROR |                         00000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'usb_autodetect'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 804.047 ; gain = 495.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              504 Bit    Registers := 1     
	              192 Bit    Registers := 2     
	               24 Bit    Registers := 6     
	               20 Bit    Registers := 10    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	  17 Input    512 Bit        Muxes := 2     
	   2 Input    192 Bit        Muxes := 4     
	  17 Input    192 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 6     
	  17 Input     24 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 4     
	  17 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	  23 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phywhisperer_top 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module usb_reg_main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module cdc_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reg_pw 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	  17 Input    512 Bit        Muxes := 2     
	   2 Input    192 Bit        Muxes := 4     
	  17 Input    192 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 6     
	  17 Input     24 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 4     
	  17 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  23 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module fe_capture 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module pw_pattern_matcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              504 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pw_trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 10    
	               17 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module usb_autodetect 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "U_usb_autodetect/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U_usb_autodetect/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U_usb_autodetect/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_suspendn driven by constant 1
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_txvalid driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_reset driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_chrgvbus driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_opmode0 driven by constant 1
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_opmode1 driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_idpullup driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_dischrgvbus driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_dppd driven by constant 0
WARNING: [Synth 8-3917] design phywhisperer_top has port fe_dmpd driven by constant 0
WARNING: [Synth 8-3331] design phywhisperer_top has unconnected port USB_Addr[7]
WARNING: [Synth 8-3331] design phywhisperer_top has unconnected port USB_Addr[6]
WARNING: [Synth 8-3331] design phywhisperer_top has unconnected port fe_txrdy
WARNING: [Synth 8-3331] design phywhisperer_top has unconnected port fe_id_dig
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U_pattern_matcher/capturing_r_reg' (FDR) to 'U_trigger/capturing_r_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 804.047 ; gain = 495.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_trigger_clock/clk_out1' to pin 'U_trigger_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'U_trigger_clock/clk_in1' to 'i_23/U_trigger/delay_counter_fe_reg[0]/C'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 804.047 ; gain = 495.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 804.047 ; gain = 495.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0        |     1|
|2     |fifo_generator_0 |     1|
|3     |CARRY4           |    98|
|4     |LUT1             |    31|
|5     |LUT2             |   297|
|6     |LUT3             |    88|
|7     |LUT4             |   343|
|8     |LUT5             |   235|
|9     |LUT6             |   835|
|10    |MUXF7            |   213|
|11    |MUXF8            |    90|
|12    |ODDR             |     2|
|13    |PULLUP           |     8|
|14    |USR_ACCESSE2     |     1|
|15    |FDRE             |  3838|
|16    |FDSE             |    36|
|17    |IBUF             |    27|
|18    |IBUFG            |     2|
|19    |IOBUF            |    16|
|20    |OBUF             |    18|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------+-------------------+------+
|      |Instance              |Module             |Cells |
+------+----------------------+-------------------+------+
|1     |top                   |                   |  6204|
|2     |  U_fe_capture        |fe_capture         |   259|
|3     |  U_pattern_matcher   |pw_pattern_matcher |  1974|
|4     |  U_reg_pw            |reg_pw             |  2486|
|5     |    U_match_cdc       |cdc_pulse_1        |    11|
|6     |    U_stat_update_cdc |cdc_pulse_2        |    13|
|7     |  U_trigger           |pw_trigger         |   677|
|8     |    U_match_cdc       |cdc_pulse_0        |    15|
|9     |  U_usb_autodetect    |usb_autodetect     |   141|
|10    |    U_match_cdc       |cdc_pulse          |    15|
|11    |  U_usb_reg_main      |usb_reg_main       |   591|
|12    |  U_userio            |userio             |     8|
+------+----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 843.117 ; gain = 534.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 843.117 ; gain = 205.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 843.117 ; gain = 534.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 843.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUFG => IBUF: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 128 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 843.117 ; gain = 546.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 843.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jp/GitHub/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/synth_1/phywhisperer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file phywhisperer_top_utilization_synth.rpt -pb phywhisperer_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 11:55:26 2020...
