// Generated by CIRCT firtool-1.56.0
module EX_stage(	// @[<stdin>:1196:3]
  input         clock,	// @[<stdin>:1197:11]
                reset,	// @[<stdin>:1198:11]
                EX_IO_valid,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_dpic_bundle_id_inv_flag,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_pc_sel,	// @[playground/src/EX_stage.scala:6:12]
  input  [11:0] EX_IO_bits_csr_addr,	// @[playground/src/EX_stage.scala:6:12]
  input  [31:0] EX_IO_bits_csr_global_mtvec,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_csr_global_mepc,	// @[playground/src/EX_stage.scala:6:12]
  input         EX_IO_bits_b_taken,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_bits_st_type,	// @[playground/src/EX_stage.scala:6:12]
  input  [2:0]  EX_IO_bits_ld_type,	// @[playground/src/EX_stage.scala:6:12]
  input  [4:0]  EX_IO_bits_csr_cmd,	// @[playground/src/EX_stage.scala:6:12]
  input  [1:0]  EX_IO_bits_wb_sel,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_bits_br_type,	// @[playground/src/EX_stage.scala:6:12]
  input         EX_IO_bits_rf_wen,	// @[playground/src/EX_stage.scala:6:12]
  input  [4:0]  EX_IO_bits_rd,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_bits_alu_op,	// @[playground/src/EX_stage.scala:6:12]
  input  [31:0] EX_IO_bits_src1,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_src2,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_rdata1,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_rdata2,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_nextpc,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_pc,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_inst,	// @[playground/src/EX_stage.scala:6:12]
  input         EX_to_ls_ready,	// @[playground/src/EX_stage.scala:6:12]
                EX_ar_ready,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_IO_ready,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_valid,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_csr_commit_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [11:0] EX_to_ls_bits_csr_commit_waddr,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_bits_csr_commit_wdata,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_bits_csr_commit_exception_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_bits_csr_commit_exception_pc_wb,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_bits_dpic_bundle_id_inv_flag,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_func_flag,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_is_jal,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_is_ret,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_is_rd0,	// @[playground/src/EX_stage.scala:6:12]
  output [2:0]  EX_to_ls_bits_ld_type,	// @[playground/src/EX_stage.scala:6:12]
  output [4:0]  EX_to_ls_bits_csr_cmd,	// @[playground/src/EX_stage.scala:6:12]
  output [1:0]  EX_to_ls_bits_wb_sel,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_bits_rf_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [4:0]  EX_to_ls_bits_rd,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_bits_result,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_nextpc,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_pc,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_inst,	// @[playground/src/EX_stage.scala:6:12]
  output [4:0]  EX_to_id_fw_addr,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_id_fw_data,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_id_csr_ecpt_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_id_csr_ecpt_pc_wb,	// @[playground/src/EX_stage.scala:6:12]
  output [11:0] EX_to_id_csr_waddr,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_id_csr_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_id_csr_wdata,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_id_clog,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_if_epc_target,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_if_epc_taken,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_if_Br_B_taken,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_if_Br_B_target,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_if_flush,	// @[playground/src/EX_stage.scala:6:12]
                EX_ar_valid,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_ar_bits_addr,	// @[playground/src/EX_stage.scala:6:12]
  output [2:0]  EX_ar_bits_prot,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_aw_valid,	// @[playground/src/EX_stage.scala:6:12]
                EX_w_valid,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_w_bits_data,	// @[playground/src/EX_stage.scala:6:12]
  output [7:0]  EX_w_bits_strb	// @[playground/src/EX_stage.scala:6:12]
);

  wire        _Csr_alu_io_wen;	// @[playground/src/EX_stage.scala:119:21]
  wire [31:0] _Csr_alu_io_out;	// @[playground/src/EX_stage.scala:119:21]
  wire [31:0] _Alu_io_result;	// @[playground/src/EX_stage.scala:32:17]
  wire        ex_ready_go = 1'h1;	// @[playground/src/EX_stage.scala:6:12, :23:33, :24:31]
  reg         ex_valid;	// @[playground/src/EX_stage.scala:22:33]
  wire        _EX_IO_ready_output = ~ex_valid | ex_ready_go & EX_to_ls_ready;	// @[playground/src/EX_stage.scala:22:33, :23:33, :25:{18,28,43}]
  wire        _EX_to_if_Br_B_taken_output = EX_IO_bits_b_taken & ex_valid;	// @[playground/src/EX_stage.scala:22:33, :39:42]
  wire        _EX_to_if_epc_target_T = EX_IO_bits_csr_cmd == 5'h3;	// @[playground/src/EX_stage.scala:53:39]
  wire        _EX_to_if_epc_target_T_1 = EX_IO_bits_csr_cmd == 5'h4;	// @[playground/src/EX_stage.scala:54:39]
  wire        st_wen = |EX_IO_bits_ld_type;	// @[playground/src/EX_stage.scala:57:37, :68:28]
  wire        ld_wen = |EX_IO_bits_st_type;	// @[playground/src/EX_stage.scala:67:28, :69:30]
  reg         DoAddrReadReg;	// @[playground/src/EX_stage.scala:72:28]
  reg         DoAddrWriteReg;	// @[playground/src/EX_stage.scala:73:29]
  reg         DoWdataReg;	// @[playground/src/EX_stage.scala:74:25]
  wire        _EX_ar_valid_output = DoAddrReadReg & ex_valid;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:22:33, :72:28, :97:29]
  wire        _EX_to_id_csr_wen_output = _Csr_alu_io_wen & ex_valid;	// @[playground/src/EX_stage.scala:22:33, :119:21, :124:35]
  wire        _EX_to_id_csr_ecpt_wen_output = _EX_to_if_epc_target_T_1 & ex_valid;	// @[playground/src/EX_stage.scala:22:33, :54:39, :126:58]
  wire        _EX_to_ls_bits_dpic_bundle_ex_is_jal_T = EX_IO_bits_br_type == 4'h7;	// @[playground/src/EX_stage.scala:156:62]
  wire        _GEN = st_wen & ex_valid;	// @[playground/src/EX_stage.scala:22:33, :68:28, :83:15]
  always @(posedge clock) begin	// @[<stdin>:1197:11]
    if (reset) begin	// @[<stdin>:1197:11]
      ex_valid <= 1'h0;	// @[playground/src/EX_stage.scala:22:33]
      DoAddrReadReg <= 1'h0;	// @[playground/src/EX_stage.scala:22:33, :72:28]
      DoAddrWriteReg <= 1'h0;	// @[playground/src/EX_stage.scala:22:33, :73:29]
      DoWdataReg <= 1'h0;	// @[playground/src/EX_stage.scala:22:33, :74:25]
    end
    else begin	// @[<stdin>:1197:11]
      if (_EX_IO_ready_output)	// @[playground/src/EX_stage.scala:25:28]
        ex_valid <= EX_IO_valid;	// @[playground/src/EX_stage.scala:22:33]
      DoAddrReadReg <=
        ~(EX_ar_ready & _EX_ar_valid_output & ex_valid)
        & (ld_wen & ex_valid | DoAddrReadReg);	// @[<stdin>:1196:3, playground/src/EX_stage.scala:22:33, :67:28, :72:28, :75:{15,27}, :76:18, :79:{19,31}, :80:18]
      DoAddrWriteReg <= ~(DoWdataReg & ex_valid) & (_GEN | DoAddrWriteReg);	// @[playground/src/EX_stage.scala:22:33, :73:29, :74:25, :83:{15,27}, :84:19, :88:{19,31}, :89:19]
      DoWdataReg <= ~(DoAddrWriteReg & ex_valid) & (_GEN | DoWdataReg);	// @[playground/src/EX_stage.scala:22:33, :73:29, :74:25, :83:{15,27}, :85:15, :92:{18,30}, :93:15]
    end
  end // always @(posedge)
  Alu Alu (	// @[playground/src/EX_stage.scala:32:17]
    .io_op     (EX_IO_bits_alu_op),
    .io_src1   (EX_IO_bits_src1),
    .io_src2   (EX_IO_bits_src2),
    .io_result (_Alu_io_result)
  );
  Csr_alu Csr_alu (	// @[playground/src/EX_stage.scala:119:21]
    .io_csr_cmd   (EX_IO_bits_csr_cmd),
    .io_in_csr    (_Alu_io_result),	// @[playground/src/EX_stage.scala:32:17]
    .io_in_rdata1 (EX_IO_bits_rdata1),
    .io_wen       (_Csr_alu_io_wen),
    .io_out       (_Csr_alu_io_out)
  );
  assign EX_IO_ready = _EX_IO_ready_output;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:25:28]
  assign EX_to_ls_valid = ex_valid & ex_ready_go;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:22:33, :23:33, :29:28]
  assign EX_to_ls_bits_csr_commit_wen = _EX_to_id_csr_wen_output;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:124:35]
  assign EX_to_ls_bits_csr_commit_waddr = EX_IO_bits_csr_addr;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_csr_commit_wdata = _Csr_alu_io_out;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:119:21]
  assign EX_to_ls_bits_csr_commit_exception_wen = _EX_to_id_csr_ecpt_wen_output;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:126:58]
  assign EX_to_ls_bits_csr_commit_exception_pc_wb = EX_IO_bits_pc;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_dpic_bundle_id_inv_flag = EX_IO_bits_dpic_bundle_id_inv_flag;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_dpic_bundle_ex_func_flag =
    _EX_to_ls_bits_dpic_bundle_ex_is_jal_T | EX_IO_bits_br_type == 4'h8;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:156:{62,72,92}]
  assign EX_to_ls_bits_dpic_bundle_ex_is_jal = _EX_to_ls_bits_dpic_bundle_ex_is_jal_T;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:156:62]
  assign EX_to_ls_bits_dpic_bundle_ex_is_ret = EX_IO_bits_inst == 32'h8067;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:158:55]
  assign EX_to_ls_bits_dpic_bundle_ex_is_rd0 = EX_IO_bits_rd == 5'h0;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:61:24, :159:53]
  assign EX_to_ls_bits_ld_type = EX_IO_bits_ld_type;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_csr_cmd = EX_IO_bits_csr_cmd;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_wb_sel = EX_IO_bits_wb_sel;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_rf_wen = EX_IO_bits_rf_wen;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_rd = EX_IO_bits_rd;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_result = _Alu_io_result;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:32:17]
  assign EX_to_ls_bits_nextpc = EX_IO_bits_nextpc;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_pc = EX_IO_bits_pc;	// @[<stdin>:1196:3]
  assign EX_to_ls_bits_inst = EX_IO_bits_inst;	// @[<stdin>:1196:3]
  assign EX_to_id_fw_addr = ex_valid & EX_IO_bits_rf_wen ? EX_IO_bits_rd : 5'h0;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:22:33, :61:{24,34}]
  assign EX_to_id_fw_data = _Alu_io_result;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:32:17]
  assign EX_to_id_csr_ecpt_wen = _EX_to_id_csr_ecpt_wen_output;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:126:58]
  assign EX_to_id_csr_ecpt_pc_wb = EX_IO_bits_pc;	// @[<stdin>:1196:3]
  assign EX_to_id_csr_waddr = EX_IO_bits_csr_addr;	// @[<stdin>:1196:3]
  assign EX_to_id_csr_wen = _EX_to_id_csr_wen_output;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:124:35]
  assign EX_to_id_csr_wdata = _Csr_alu_io_out;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:119:21]
  assign EX_to_id_clog = (|EX_IO_bits_ld_type) & ex_valid;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:22:33, :57:{37,44}]
  assign EX_to_if_epc_target =
    _EX_to_if_epc_target_T
      ? EX_IO_bits_csr_global_mepc
      : _EX_to_if_epc_target_T_1 ? EX_IO_bits_csr_global_mtvec : 32'h0;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:40:58, :53:39, :54:39, :131:27, :132:28]
  assign EX_to_if_epc_taken = EX_IO_bits_pc_sel & ex_valid;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:22:33, :130:51]
  assign EX_to_if_Br_B_taken = _EX_to_if_Br_B_taken_output;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:39:42]
  assign EX_to_if_Br_B_target =
    EX_IO_bits_br_type == 4'h6 | EX_IO_bits_br_type == 4'h5 | EX_IO_bits_br_type == 4'h4
    | EX_IO_bits_br_type == 4'h3 | EX_IO_bits_br_type == 4'h2 | EX_IO_bits_br_type == 4'h1
      ? _Alu_io_result
      : 32'h0;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:32:17, :40:58]
  assign EX_to_if_flush =
    (_EX_to_if_Br_B_taken_output | _EX_to_if_epc_target_T | _EX_to_if_epc_target_T_1)
    & ex_valid;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:22:33, :39:42, :53:39, :54:{17,39,53}]
  assign EX_ar_valid = _EX_ar_valid_output;	// @[<stdin>:1196:3]
  assign EX_ar_bits_addr = _Alu_io_result;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:32:17]
  assign EX_ar_bits_prot = 3'h0;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:98:18]
  assign EX_aw_valid = DoWdataReg;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:74:25]
  assign EX_w_valid = DoAddrWriteReg;	// @[<stdin>:1196:3, playground/src/EX_stage.scala:73:29]
  assign EX_w_bits_data = EX_IO_bits_rdata2;	// @[<stdin>:1196:3]
  assign EX_w_bits_strb = {4'h0, EX_IO_bits_st_type};	// @[<stdin>:1196:3, playground/src/EX_stage.scala:69:30, :102:17]
endmodule

