.section .rodata
.align 8
.str:
.ascii "1\000"

.section .rodata
.align 8
.str.1:
.ascii "g_2[i][j]\000"

.section .rodata
.align 8
.str.10:
.ascii "g_87\000"

.section .rodata
.align 8
.str.100:
.ascii "g_1497.f0\000"

.section .rodata
.align 8
.str.101:
.ascii "g_1498[i][j].f0\000"

.section .rodata
.align 8
.str.102:
.ascii "g_1499[i].f0\000"

.section .rodata
.align 8
.str.103:
.ascii "g_1500.f0\000"

.section .rodata
.align 8
.str.104:
.ascii "g_1501.f0\000"

.section .rodata
.align 8
.str.105:
.ascii "g_1502.f0\000"

.section .rodata
.align 8
.str.106:
.ascii "g_1503.f0\000"

.section .rodata
.align 8
.str.107:
.ascii "g_1504.f0\000"

.section .rodata
.align 8
.str.108:
.ascii "g_1505.f0\000"

.section .rodata
.align 8
.str.109:
.ascii "g_1506.f0\000"

.section .rodata
.align 8
.str.11:
.ascii "g_101\000"

.section .rodata
.align 8
.str.110:
.ascii "g_1507.f0\000"

.section .rodata
.align 8
.str.111:
.ascii "g_1508.f0\000"

.section .rodata
.align 8
.str.112:
.ascii "g_1509.f0\000"

.section .rodata
.align 8
.str.113:
.ascii "g_1510.f0\000"

.section .rodata
.align 8
.str.114:
.ascii "g_1511.f0\000"

.section .rodata
.align 8
.str.115:
.ascii "g_1512.f0\000"

.section .rodata
.align 8
.str.116:
.ascii "g_1513.f0\000"

.section .rodata
.align 8
.str.117:
.ascii "g_1514.f0\000"

.section .rodata
.align 8
.str.118:
.ascii "g_1515.f0\000"

.section .rodata
.align 8
.str.119:
.ascii "g_1516[i].f0\000"

.section .rodata
.align 8
.str.12:
.ascii "g_110\000"

.section .rodata
.align 8
.str.120:
.ascii "g_1517.f0\000"

.section .rodata
.align 8
.str.121:
.ascii "g_1518[i].f0\000"

.section .rodata
.align 8
.str.122:
.ascii "g_1519.f0\000"

.section .rodata
.align 8
.str.123:
.ascii "g_1520.f0\000"

.section .rodata
.align 8
.str.124:
.ascii "g_1521.f0\000"

.section .rodata
.align 8
.str.125:
.ascii "g_1522.f0\000"

.section .rodata
.align 8
.str.126:
.ascii "g_1534\000"

.section .rodata
.align 8
.str.127:
.ascii "g_1597.f0\000"

.section .rodata
.align 8
.str.128:
.ascii "...checksum after hashing %s : %lX\012\000"

.section .rodata
.align 8
.str.13:
.ascii "g_119.f0\000"

.section .rodata
.align 8
.str.135:
.ascii "checksum = %X\012\000"

.section .rodata
.align 8
.str.14:
.ascii "g_132\000"

.section .rodata
.align 8
.str.15:
.ascii "g_136\000"

.section .rodata
.align 8
.str.16:
.ascii "g_145\000"

.section .rodata
.align 8
.str.17:
.ascii "g_172[i]\000"

.section .rodata
.align 8
.str.18:
.ascii "g_198\000"

.section .rodata
.align 8
.str.19:
.ascii "g_221\000"

.section .rodata
.align 8
.str.2:
.ascii "index = [%d][%d]\012\000"

.section .rodata
.align 8
.str.20:
.ascii "g_228.f0\000"

.section .rodata
.align 8
.str.21:
.ascii "g_230[i][j][k]\000"

.section .rodata
.align 8
.str.22:
.ascii "index = [%d][%d][%d]\012\000"

.section .rodata
.align 8
.str.23:
.ascii "g_234\000"

.section .rodata
.align 8
.str.24:
.ascii "g_321\000"

.section .rodata
.align 8
.str.25:
.ascii "g_329\000"

.section .rodata
.align 8
.str.26:
.ascii "g_348[i][j][k]\000"

.section .rodata
.align 8
.str.27:
.ascii "g_368.f0\000"

.section .rodata
.align 8
.str.28:
.ascii "g_439.f0\000"

.section .rodata
.align 8
.str.29:
.ascii "g_496\000"

.section .rodata
.align 8
.str.3:
.ascii "g_3\000"

.section .rodata
.align 8
.str.30:
.ascii "g_505[i][j]\000"

.section .rodata
.align 8
.str.31:
.ascii "g_592.f0\000"

.section .rodata
.align 8
.str.32:
.ascii "g_605\000"

.section .rodata
.align 8
.str.33:
.ascii "g_607\000"

.section .rodata
.align 8
.str.34:
.ascii "g_628[i][j].f0\000"

.section .rodata
.align 8
.str.35:
.ascii "g_632[i]\000"

.section .rodata
.align 8
.str.36:
.ascii "g_648.f0\000"

.section .rodata
.align 8
.str.37:
.ascii "g_745\000"

.section .rodata
.align 8
.str.38:
.ascii "g_845\000"

.section .rodata
.align 8
.str.39:
.ascii "g_889\000"

.section .rodata
.align 8
.str.4:
.ascii "g_6\000"

.section .rodata
.align 8
.str.40:
.ascii "g_891\000"

.section .rodata
.align 8
.str.41:
.ascii "g_895\000"

.section .rodata
.align 8
.str.42:
.ascii "g_896[i][j]\000"

.section .rodata
.align 8
.str.43:
.ascii "g_897\000"

.section .rodata
.align 8
.str.44:
.ascii "g_898\000"

.section .rodata
.align 8
.str.45:
.ascii "g_899\000"

.section .rodata
.align 8
.str.46:
.ascii "g_900\000"

.section .rodata
.align 8
.str.47:
.ascii "g_901\000"

.section .rodata
.align 8
.str.48:
.ascii "g_902[i][j]\000"

.section .rodata
.align 8
.str.49:
.ascii "g_903\000"

.section .rodata
.align 8
.str.5:
.ascii "g_9\000"

.section .rodata
.align 8
.str.50:
.ascii "g_904\000"

.section .rodata
.align 8
.str.51:
.ascii "g_905\000"

.section .rodata
.align 8
.str.52:
.ascii "g_906[i][j][k]\000"

.section .rodata
.align 8
.str.53:
.ascii "g_907\000"

.section .rodata
.align 8
.str.54:
.ascii "g_908\000"

.section .rodata
.align 8
.str.55:
.ascii "g_909\000"

.section .rodata
.align 8
.str.56:
.ascii "g_910\000"

.section .rodata
.align 8
.str.57:
.ascii "g_911\000"

.section .rodata
.align 8
.str.58:
.ascii "g_912\000"

.section .rodata
.align 8
.str.59:
.ascii "g_913\000"

.section .rodata
.align 8
.str.6:
.ascii "g_31.f0\000"

.section .rodata
.align 8
.str.60:
.ascii "g_917.f0\000"

.section .rodata
.align 8
.str.61:
.ascii "g_966.f0\000"

.section .rodata
.align 8
.str.62:
.ascii "g_981.f0\000"

.section .rodata
.align 8
.str.63:
.ascii "g_1057\000"

.section .rodata
.align 8
.str.64:
.ascii "g_1114\000"

.section .rodata
.align 8
.str.65:
.ascii "g_1115\000"

.section .rodata
.align 8
.str.66:
.ascii "g_1116[i]\000"

.section .rodata
.align 8
.str.67:
.ascii "g_1117\000"

.section .rodata
.align 8
.str.68:
.ascii "g_1118\000"

.section .rodata
.align 8
.str.69:
.ascii "g_1119[i][j]\000"

.section .rodata
.align 8
.str.7:
.ascii "g_49[i].f0\000"

.section .rodata
.align 8
.str.70:
.ascii "g_1120\000"

.section .rodata
.align 8
.str.71:
.ascii "g_1121\000"

.section .rodata
.align 8
.str.72:
.ascii "g_1122\000"

.section .rodata
.align 8
.str.73:
.ascii "g_1123\000"

.section .rodata
.align 8
.str.74:
.ascii "g_1124\000"

.section .rodata
.align 8
.str.75:
.ascii "g_1125\000"

.section .rodata
.align 8
.str.76:
.ascii "g_1126\000"

.section .rodata
.align 8
.str.77:
.ascii "g_1127\000"

.section .rodata
.align 8
.str.78:
.ascii "g_1128\000"

.section .rodata
.align 8
.str.79:
.ascii "g_1162[i][j]\000"

.section .rodata
.align 8
.str.8:
.ascii "index = [%d]\012\000"

.section .rodata
.align 8
.str.80:
.ascii "g_1223.f0\000"

.section .rodata
.align 8
.str.81:
.ascii "g_1254[i].f0\000"

.section .rodata
.align 8
.str.82:
.ascii "g_1263\000"

.section .rodata
.align 8
.str.83:
.ascii "g_1393[i].f0\000"

.section .rodata
.align 8
.str.84:
.ascii "g_1395.f0\000"

.section .rodata
.align 8
.str.85:
.ascii "g_1425\000"

.section .rodata
.align 8
.str.86:
.ascii "g_1455\000"

.section .rodata
.align 8
.str.87:
.ascii "g_1483[i].f0\000"

.section .rodata
.align 8
.str.88:
.ascii "g_1485.f0\000"

.section .rodata
.align 8
.str.89:
.ascii "g_1486[i][j][k].f0\000"

.section .rodata
.align 8
.str.9:
.ascii "g_73\000"

.section .rodata
.align 8
.str.90:
.ascii "g_1487[i][j].f0\000"

.section .rodata
.align 8
.str.91:
.ascii "g_1488.f0\000"

.section .rodata
.align 8
.str.92:
.ascii "g_1489.f0\000"

.section .rodata
.align 8
.str.93:
.ascii "g_1490.f0\000"

.section .rodata
.align 8
.str.94:
.ascii "g_1491.f0\000"

.section .rodata
.align 8
.str.95:
.ascii "g_1492.f0\000"

.section .rodata
.align 8
.str.96:
.ascii "g_1493.f0\000"

.section .rodata
.align 8
.str.97:
.ascii "g_1494.f0\000"

.section .rodata
.align 8
.str.98:
.ascii "g_1495[i][j].f0\000"

.section .rodata
.align 8
.str.99:
.ascii "g_1496.f0\000"

.section .data
.align 8
_ZL13crc32_context:
.int -1

.section .data
.align 8
_ZL3g_2:
.int 0
.int 8
.int -480768703
.int -480768703
.int 2062921611
.int 2062921611
.int 0
.int -480768703
.int 0
.int 8
.int 0
.int 0
.fill 16, 1, 0
.int 2062921611
.int 0
.int -480768703
.int 0
.int 0
.int 8
.int -480768703
.int -480768703
.int 2062921611
.int 2062921611
.int 0
.int -480768703

.section .data
.align 8
_ZL3g_3:
.int -896738774

.section .data
.align 8
_ZL3g_6:
.int -3

.section .data
.align 8
_ZL3g_9:
.int -9

.section .data
.align 8
_ZL4g_31:
.int -940891289

.section .data
.align 8
_ZL4g_49:
.byte 28
.fill 7, 1, 0
.byte 28
.fill 7, 1, 0

.section .data
.align 8
_ZL4g_73:
.int -1111125813

.section .data
.align 8
_ZL4g_87:
.int 1702162951

.section .data
.align 8
_ZL4g_93:
.quad _ZL4g_87
.quad _ZL4g_87
.quad _ZL4g_87

.section .data
.align 8
_ZL5g_101:
.quad 8647310974659456043

.section .data
.align 8
_ZL5g_110:
.quad 2436467400145030738

.section .data
.align 8
_ZL5g_119:
.byte -2
.fill 3, 1, 0

.section .data
.align 8
_ZL5g_132:
.word -1

.section .data
.align 8
_ZL5g_136:
.word 1

.section .data
.align 8
_ZL5g_145:
.word -9

.section .data
.align 8
_ZL5g_172:
.word -21964
.word -21964
.word -21964
.word -21964
.word -21964
.word -21964
.word -21964
.word -21964

.section .data
.align 8
_ZL5g_198:
.quad 7152858526314228666

.section .data
.align 8
_ZL5g_221:
.quad 6

.section .data
.align 8
_ZL5g_228:
.byte -1
.fill 3, 1, 0

.section .data
.align 8
_ZL5g_230:
.ascii ")\377\377)\377\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377\001\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377\001\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377\001\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377\001\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377\001\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377\001\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377\001\001\377\001"
.ascii "\377\377)\377\377)\377\377"
.ascii "\001\377\001\001\377\001\001\377"
.ascii "\377\001\001\377))\001)"
.ascii "\001\001\377\001\001\377\001\001"
.ascii ")\001))\001))\001"
.ascii "\001))\001))\001)"

.section .data
.align 8
_ZL5g_321:
.int 1059582353

.section .data
.align 8
_ZL5g_329:
.int -1134057137

.section .data
.align 8
_ZL5g_348:
.ascii "\273\265"
.ascii "\366\265"
.ascii "\273\005"
.ascii "S\225"
.ascii "\211\211"
.ascii "\005\366"
.ascii "\006\370"
.ascii "+y"
.ascii "\000+"
.ascii "f\273"
.ascii "f+"
.ascii "\000y"
.ascii "+\370"
.ascii "\006\366"
.ascii "\005\211"
.ascii "\211\225"
.ascii "S\005"
.ascii "\273\265"
.ascii "\366\265"
.ascii "\273\005"
.ascii "S\225"
.ascii "\211\211"
.ascii "\005\366"
.ascii "\006\370"
.ascii "+y"
.ascii "\000+"
.ascii "f\273"
.ascii "f+"
.ascii "\000y"
.ascii "+\370"
.ascii "\006\366"
.ascii "\005\211"
.ascii "\211\225"
.ascii "S\005"
.ascii "\273\265"
.ascii "\366\265"

.section .data
.align 8
_ZL5g_368:
.quad -3

.section .data
.align 8
_ZL5g_439:
.quad 6

.section .data
.align 8
_ZL5g_496:
.word -16660

.section .data
.align 8
_ZL5g_505:
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.fill 40, 1, 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.fill 40, 1, 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.fill 40, 1, 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.fill 40, 1, 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.quad 0
.quad -3897893294118110264
.fill 40, 1, 0

.section .data
.align 8
_ZL5g_592:
.quad 8297812175028322530

.section .data
.align 8
_ZL5g_628:
.byte -1
.fill 7, 1, 0
.byte -111
.fill 7, 1, 0
.byte -6
.fill 7, 1, 0
.byte -6
.fill 7, 1, 0
.byte -111
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 87
.fill 7, 1, 0
.byte -112
.fill 7, 1, 0
.byte 81
.fill 7, 1, 0
.byte 1
.fill 7, 1, 0
.byte 26
.fill 7, 1, 0
.byte 87
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0
.byte 0
.fill 7, 1, 0
.byte 0
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 1
.fill 7, 1, 0
.byte -19
.fill 7, 1, 0
.byte -4
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0
.byte 88
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -19
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0
.byte 88
.fill 7, 1, 0
.byte -4
.fill 7, 1, 0
.byte -11
.fill 7, 1, 0
.byte 26
.fill 7, 1, 0
.byte 26
.fill 7, 1, 0
.byte -11
.fill 7, 1, 0
.byte 0
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 4
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 0
.fill 7, 1, 0
.byte 9
.fill 7, 1, 0
.byte -44
.fill 7, 1, 0
.byte -112
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 26
.fill 7, 1, 0
.byte -4
.fill 7, 1, 0
.byte 1
.fill 7, 1, 0
.byte -6
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 47
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 1
.fill 7, 1, 0
.byte -117
.fill 7, 1, 0
.byte 0
.fill 7, 1, 0
.byte 1
.fill 7, 1, 0
.byte -44
.fill 7, 1, 0
.byte 4
.fill 7, 1, 0
.byte 47
.fill 7, 1, 0
.byte 9
.fill 7, 1, 0
.byte 1
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0
.byte 1
.fill 7, 1, 0
.byte -11
.fill 7, 1, 0
.byte -111
.fill 7, 1, 0
.byte 6
.fill 7, 1, 0
.byte -44
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -11
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -11
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -11
.fill 7, 1, 0
.byte 26
.fill 7, 1, 0
.byte 26
.fill 7, 1, 0
.byte -11
.fill 7, 1, 0
.byte -4
.fill 7, 1, 0
.byte 88
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 0
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0
.byte 4
.fill 7, 1, 0
.byte -1
.fill 7, 1, 0
.byte 4
.fill 7, 1, 0
.byte 0
.fill 7, 1, 0
.byte 47
.fill 7, 1, 0
.byte -117
.fill 7, 1, 0
.byte -2
.fill 7, 1, 0

.section .rodata
.align 8
_ZL5g_632:
.ascii "\236"

.section .data
.align 8
_ZL5g_648:
.byte 64
.fill 7, 1, 0

.section .data
.align 8
_ZL5g_745:
.word 5

.section .data
.align 8
_ZL5g_845:
.word 1

.section .data
.align 8
_ZL5g_889:
.byte -1

.section .data
.align 8
_ZL5g_891:
.int 1742244061

.section .data
.align 8
_ZL5g_895:
.int -1105146351

.section .data
.align 8
_ZL5g_896:
.int 9
.int 9
.int 9
.int 9

.section .data
.align 8
_ZL5g_897:
.int -1705830285

.section .data
.align 8
_ZL5g_898:
.int -265744693

.section .data
.align 8
_ZL5g_899:
.int 1571029600

.section .data
.align 8
_ZL5g_900:
.int 1659601672

.section .data
.align 8
_ZL5g_901:
.int -1

.section .data
.align 8
_ZL5g_902:
.int 1880546429
.int 0
.int -9
.int 1880546429
.int 0
.int 0
.int 1880546429
.int -9
.int 0
.int 1880546429
.int 0
.int -9
.int 1880546429
.int 0
.int 0
.int 1880546429
.int -9
.int 0
.int 1880546429
.int 0
.int -9
.int 1880546429
.int 0
.int 0
.int 1880546429
.int -9
.int 0
.int 1880546429
.int 0
.int -9
.int 1880546429
.int 0
.int 0
.int 1880546429
.int -9
.int 0
.int 1880546429
.int 0
.int -9
.int 1880546429
.int 0
.int 0
.int 1880546429
.int -9
.int 0
.int 1880546429
.int 0
.int -9
.int 1880546429
.int 0
.int 0
.int 1880546429
.int -9
.int 0

.section .data
.align 8
_ZL5g_903:
.int -854938876

.section .data
.align 8
_ZL5g_904:
.int -6

.section .data
.align 8
_ZL5g_905:
.int -724438725

.section .data
.align 8
_ZL5g_906:
.int -4
.int 1
.int -4
.int -4
.int 1
.int -4
.int -4
.int 1
.int -4
.int -4
.int 1
.int -4
.int -4
.int 1
.int -4
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1
.int 1
.int -1
.int 1

.section .data
.align 8
_ZL5g_907:
.int 0

.section .data
.align 8
_ZL5g_908:
.int -33440709

.section .data
.align 8
_ZL5g_909:
.int -1

.section .data
.align 8
_ZL5g_910:
.int 5

.section .data
.align 8
_ZL5g_911:
.int 0

.section .data
.align 8
_ZL5g_912:
.int -6

.section .data
.align 8
_ZL5g_913:
.int 1725078336

.section .data
.align 8
_ZL5g_917:
.int 1

.section .data
.align 8
_ZL5g_966:
.quad 1

.section .data
.align 8
_ZL5g_981:
.quad 7196488666485241667

.section .data
.align 8
_ZL6g_1114:
.byte -1

.section .data
.align 8
_ZL6g_1115:
.byte -4

.section .rodata
.align 8
_ZL6g_1116:
.ascii "\234\001\001\234\001\001\234\001\001\234"

.section .data
.align 8
_ZL6g_1117:
.byte 5

.section .data
.align 8
_ZL6g_1118:
.byte 0

.section .data
.align 8
_ZL6g_1119:
.ascii "\022I\001\377I\377\001\022\011\011"
.ascii "\377\001I\022\022I\001\377I\377"
.ascii "\022\371\257\022\257\371\022\011\011\022"
.ascii "\011\377\257\257\377\011\371\377\371\011"
.ascii "\001\377I\377\001I\022\022I\001"
.ascii "\001\371\371\001\257\011\001\011\257\001"
.ascii "\011\001\011\257\001\371\371\001\257\011"
.ascii "\022\022I\001\377I\377\001I\022"
.ascii "\377\371\011\377\257\257\377\011\371\377"
.ascii "\011\022\371\257\022\257\371\022\011\011"

.section .data
.align 8
_ZL6g_1120:
.byte 119

.section .data
.align 8
_ZL6g_1121:
.byte 0

.section .data
.align 8
_ZL6g_1122:
.byte 9

.section .data
.align 8
_ZL6g_1123:
.byte 1

.section .data
.align 8
_ZL6g_1124:
.byte 3

.section .data
.align 8
_ZL6g_1125:
.byte 1

.section .data
.align 8
_ZL6g_1126:
.byte 65

.section .data
.align 8
_ZL6g_1127:
.byte -2

.section .data
.align 8
_ZL6g_1128:
.byte 49

.section .data
.align 8
_ZL6g_1162:
.fill 8, 1, 0
.fill 8, 1, 0
.quad 7
.fill 8, 1, 0
.fill 8, 1, 0
.quad 7

.section .data
.align 8
_ZL6g_1223:
.byte 9
.fill 3, 1, 0

.section .data
.align 8
_ZL6g_1254:
.quad -7
.quad -7
.quad -7
.quad -7

.section .data
.align 8
_ZL6g_1263:
.int -7

.section .data
.align 8
_ZL6g_1393:
.quad 2
.quad 2
.quad 2
.quad 2

.section .data
.align 8
_ZL6g_1395:
.quad 5

.section .data
.align 8
_ZL6g_1425:
.word -1

.section .data
.align 8
_ZL6g_1455:
.int -9

.section .data
.align 8
_ZL6g_1482:
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4
.fill 8, 1, 0
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.quad _ZL6g_1483+4
.quad _ZL6g_1483+16
.fill 8, 1, 0
.quad _ZL6g_1483+4
.quad _ZL6g_1483+4

.section .data
.align 8
_ZL6g_1483:
.fill 28, 1, 0

.section .data
.align 8
_ZL6g_1485:
.fill 4, 1, 0

.section .data
.align 8
_ZL6g_1486:
.fill 4, 1, 0
.int -1720076086
.int 1
.int -10
.int -668551512
.int -5
.int -5
.int -1785568280
.int 969257559
.int -10
.int -1141563814
.int 57419200
.fill 4, 1, 0
.int 1
.int -8
.int 57419200
.int 1264694045
.int -668551512
.int -1
.fill 4, 1, 0
.int 988311844
.int 5
.int 1
.fill 4, 1, 0
.int -355327501
.int -1
.int -2
.int 1786630877
.int -1168677694
.int 1
.int 605141929
.int -34190953
.int 8
.int 1556669131
.int 57419200
.int -1
.int -1999714880
.int 1301180675
.int -1720076086
.int 8
.int 107597971
.fill 4, 1, 0
.int -1388277702
.int -1
.int -1
.int -1
.int -1
.int -1
.int 547737062
.int -1459871866
.int -1
.int 1264694045
.int -1785568280
.int -1
.int -9
.int 4
.int -34190953
.int 1
.int 3
.fill 4, 1, 0
.int -1168677694
.int -5
.int -9
.int 1301180675
.int 1
.int 1
.int -7
.int -10
.int -10
.int -7
.fill 4, 1, 0
.int 1
.fill 4, 1, 0
.int -1
.int 3
.int -5
.int -5
.int -1999714880
.int 1
.int -34190953
.int 4
.int -9
.int -5
.fill 4, 1, 0
.int -10
.int -1
.int -4
.int -1
.int 1786630877
.int 573307184
.int -3
.int 1
.int -8
.fill 4, 1, 0
.int 1
.int -1
.int 2
.int 988311844
.int -737960688
.int 1786630877
.int 1
.int -10
.int 1
.int -1
.int -5
.int 1
.int 8
.int -470825304
.int -2
.int 4
.int -1999714880
.int -1141563814
.int -1
.int -737960688
.int -1
.fill 4, 1, 0
.int 1
.int 988311844
.int 1885733400
.fill 4, 1, 0
.int 1
.int -470825304
.fill 4, 1, 0
.int 5
.int -1459871866
.int -10
.int 1
.int -320823881
.int 57419200
.int -1388277702
.int 3
.int -7
.int -1
.int -1
.fill 4, 1, 0
.int -1
.int -1
.int 3
.int -864799825
.int 547737062
.fill 4, 1, 0
.int 547737062
.int -864799825
.int -1
.int -355327501
.int 2
.int 969257559
.int -34190953
.int -1
.int 1
.int -1459871866
.int 8
.int 547737062
.int 2
.int 1556669131
.int 1
.int -1
.fill 4, 1, 0
.int 969257559
.int 4
.int -1388277702
.int -1
.int 1556669131
.int 3
.fill 4, 1, 0
.int 1
.int -9
.int 3
.int -10
.int 1
.fill 4, 1, 0
.int 1301180675
.int 3
.int -7
.fill 4, 1, 0
.int -1
.int 57419200
.int -10
.fill 4, 1, 0
.int -10
.int -1785568280
.int -668551512
.fill 4, 1, 0
.fill 4, 1, 0
.int -10
.fill 4, 1, 0
.int 1
.int -1720076086
.int 1
.int -10
.int 969257559
.int -737960688
.int -8
.int -521376373
.int -1999714880
.int -4
.int 1
.int -470825304
.fill 4, 1, 0
.int -737960688
.int -5
.int 1
.int -1
.int -10
.fill 4, 1, 0
.int -1999714880
.int -737960688
.int -1168677694
.int -4
.int -1
.int 573307184
.int -1141563814
.int -8
.int -8
.int -1141563814
.int 573307184
.fill 4, 1, 0
.int -5
.int -4
.int -5
.int -3
.fill 4, 1, 0
.int 1264694045
.int -10
.int 4
.int 3
.int 605141929
.int -1999714880
.int 1264694045
.int -10
.int 3
.int -5
.fill 4, 1, 0
.int 107597971
.fill 4, 1, 0
.int -3
.int 1
.int -8
.fill 4, 1, 0
.int 1

.section .data
.align 8
_ZL6g_1487:
.int -876090328
.int -2013269975
.int -2013269975
.int -7
.int -6
.int -1
.int -876090328
.int -4
.int -876090328
.int 1
.int -7
.int -1
.int 1798019317
.int 1798019317
.int -2013269975
.int -1
.int -7
.int -7
.int -2013269975
.int -4
.int -6

.section .data
.align 8
_ZL6g_1488:
.fill 4, 1, 0

.section .data
.align 8
_ZL6g_1489:
.int 5

.section .data
.align 8
_ZL6g_1490:
.fill 4, 1, 0

.section .data
.align 8
_ZL6g_1491:
.int 1002139513

.section .data
.align 8
_ZL6g_1492:
.int -198522307

.section .data
.align 8
_ZL6g_1493:
.int 6

.section .data
.align 8
_ZL6g_1494:
.int 1275414939

.section .data
.align 8
_ZL6g_1495:
.int 6
.int -10
.int 372730107
.int 1166832534
.int 6
.int -446258385
.int -446258385
.int 6
.int 1803487586
.int -1
.int 1
.int -1
.int -3
.int -1
.int -1
.int 1
.int -1
.int -1
.int 780691251
.int 1166832534
.int 1144475005
.int -446258385
.int 1144475005
.int 1166832534
.int 780691251
.int -2
.int -780073045
.int 1
.int -1
.int -1
.int -3
.int -1
.int 1
.int -1
.int -3
.int -1
.int -446258385
.int -446258385
.int 6
.int 1803487586
.int -780073045
.int -4
.int 1166832534
.int -2
.int 1166832534
.int -1
.int 1032582900
.int -1
.int -1
.int 1032582900
.int -1
.int 1820694186
.int -1
.int 793772947
.int -2
.int -6
.int 6
.int 801066048
.int 780691251
.int 780691251
.int 801066048
.int 6
.int -6
.int 1032582900
.int 5
.int -1
.int -1
.int 2143740916
.int -3
.int 1820694186
.int 1820694186
.int -3

.section .data
.align 8
_ZL6g_1496:
.int -481288580

.section .data
.align 8
_ZL6g_1497:
.int -10

.section .data
.align 8
_ZL6g_1498:
.int 4
.int 747127526
.fill 4, 1, 0
.int 4
.int -2
.int -2
.int 4
.fill 4, 1, 0
.int -339335271
.int -339335271
.int -1
.int 1996138335
.int 4
.int -1
.int 4
.int 1996138335
.fill 4, 1, 0
.int 1996138335
.fill 4, 1, 0
.int -2
.int 1996138335
.int 747127526
.int 747127526
.int 1996138335
.int 1996138335
.int 747127526
.int 747127526
.int 1996138335
.int -2
.fill 4, 1, 0
.int 1996138335
.fill 4, 1, 0
.int 1996138335
.int 4
.int -1
.int 4
.int 1996138335
.int -1
.int -339335271
.int -339335271
.fill 4, 1, 0
.int 4
.int -2
.int -2
.int 4
.fill 4, 1, 0
.int 747127526
.int 4
.int -339335271
.int 747127526
.int -2
.int -339335271
.int -2
.int 747127526
.int -339335271
.fill 4, 1, 0

.section .data
.align 8
_ZL6g_1499:
.int 24995911

.section .data
.align 8
_ZL6g_1500:
.int -6

.section .data
.align 8
_ZL6g_1501:
.int 104934849

.section .data
.align 8
_ZL6g_1502:
.int 3

.section .data
.align 8
_ZL6g_1503:
.int 4

.section .data
.align 8
_ZL6g_1504:
.int -438776011

.section .data
.align 8
_ZL6g_1505:
.int -946612236

.section .data
.align 8
_ZL6g_1506:
.int -768254087

.section .data
.align 8
_ZL6g_1507:
.int 85307091

.section .data
.align 8
_ZL6g_1508:
.int -2079018199

.section .data
.align 8
_ZL6g_1509:
.int 629939028

.section .data
.align 8
_ZL6g_1510:
.int 159106307

.section .data
.align 8
_ZL6g_1511:
.int -3

.section .data
.align 8
_ZL6g_1512:
.int 6

.section .data
.align 8
_ZL6g_1513:
.fill 4, 1, 0

.section .data
.align 8
_ZL6g_1514:
.int 1

.section .data
.align 8
_ZL6g_1515:
.int 5

.section .data
.align 8
_ZL6g_1516:
.int -373709662

.section .data
.align 8
_ZL6g_1517:
.int 7

.section .data
.align 8
_ZL6g_1518:
.int -1000712962
.int -1000712962
.int -1000712962
.int -1000712962
.int -1000712962
.int -1000712962

.section .data
.align 8
_ZL6g_1519:
.fill 4, 1, 0

.section .data
.align 8
_ZL6g_1520:
.int -1392902401

.section .data
.align 8
_ZL6g_1521:
.int -440429995

.section .data
.align 8
_ZL6g_1522:
.int 6

.section .data
.align 8
_ZL6g_1534:
.word 0

.section .data
.align 8
_ZL6g_1597:
.int -541486882

.section .data
.align 8
_ZL9crc32_tab:
.fill 1024, 1, 0

.section .data
.align 8
__const._ZL6func_1v.l_1479:
.quad _ZL5g_172+4
.quad _ZL5g_172+4
.quad _ZL5g_172+14
.quad _ZL5g_172+4
.quad _ZL5g_172+4
.quad _ZL5g_172+14
.quad _ZL5g_172+4
.quad _ZL5g_172+4
.quad _ZL5g_172+14

.section .data
.align 8
__const._ZL6func_1v.l_1484:
.quad _ZL6g_1496
.quad _ZL6g_1489
.quad _ZL6g_1509
.quad _ZL6g_1512
.quad _ZL6g_1486+812
.quad _ZL6g_1489
.fill 8, 1, 0
.quad _ZL6g_1494
.fill 8, 1, 0
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1501
.quad _ZL6g_1514
.quad _ZL6g_1512
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.quad _ZL6g_1512
.fill 8, 1, 0
.quad _ZL6g_1501
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1509
.quad _ZL6g_1489
.quad _ZL6g_1496
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1489
.quad _ZL6g_1514
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1501
.quad _ZL6g_1514
.quad _ZL6g_1512
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.quad _ZL6g_1512
.fill 8, 1, 0
.quad _ZL6g_1501
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1509
.quad _ZL6g_1489
.quad _ZL6g_1496
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1489
.quad _ZL6g_1514
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1501
.quad _ZL6g_1514
.quad _ZL6g_1512
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.quad _ZL6g_1512
.fill 8, 1, 0
.quad _ZL6g_1501
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1509
.quad _ZL6g_1489
.quad _ZL6g_1496
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1489
.quad _ZL6g_1514
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1501
.quad _ZL6g_1514
.quad _ZL6g_1512
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.quad _ZL6g_1512
.fill 8, 1, 0
.quad _ZL6g_1501
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1509
.quad _ZL6g_1489
.quad _ZL6g_1496
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1489
.quad _ZL6g_1514
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1501
.quad _ZL6g_1514
.quad _ZL6g_1512
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.quad _ZL6g_1512
.fill 8, 1, 0
.quad _ZL6g_1501
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1509
.quad _ZL6g_1489
.quad _ZL6g_1496
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1489
.quad _ZL6g_1514
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1501
.quad _ZL6g_1514
.quad _ZL6g_1512
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.quad _ZL6g_1512
.fill 8, 1, 0
.quad _ZL6g_1501
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1509
.quad _ZL6g_1489
.quad _ZL6g_1496
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1489
.quad _ZL6g_1514
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1501
.quad _ZL6g_1514
.quad _ZL6g_1512
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.quad _ZL6g_1512
.fill 8, 1, 0
.quad _ZL6g_1501
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1509
.quad _ZL6g_1489
.quad _ZL6g_1496
.quad _ZL6g_1489
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL6g_1503
.fill 8, 1, 0
.quad _ZL6g_1514
.fill 8, 1, 0
.quad _ZL6g_1509
.fill 8, 1, 0
.quad _ZL6g_1509
.fill 8, 1, 0
.quad _ZL6g_1486+812
.quad _ZL6g_1512
.quad _ZL6g_1509
.quad _ZL6g_1494
.quad _ZL6g_1509
.fill 8, 1, 0
.quad _ZL6g_1514
.quad _ZL6g_1512
.quad _ZL6g_1496
.fill 8, 1, 0
.quad _ZL6g_1486+812
.quad _ZL6g_1494
.fill 8, 1, 0
.quad _ZL6g_1512
.quad _ZL6g_1503
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0

.section .data
.align 8
__const._ZL6func_1v.l_1586:
.ascii "\007"
.ascii "1"
.ascii "\027"
.ascii "1"
.ascii "\007"
.ascii "\354"
.ascii "\367"
.fill 1, 1, 0
.ascii "\367"
.ascii "\367"
.fill 1, 1, 0
.ascii "\367"
.ascii "\354"
.ascii "\007"
.ascii "1"
.ascii "\027"
.ascii "1"
.ascii "\007"
.ascii "\354"
.ascii "\367"
.fill 1, 1, 0
.ascii "\367"
.ascii "\367"
.fill 1, 1, 0
.ascii "\367"
.ascii "\354"
.ascii "\007"
.ascii "1"
.ascii "\027"
.ascii "1"
.ascii "\007"
.ascii "\354"
.ascii "\367"
.fill 1, 1, 0
.ascii "\367"

.section .data
.align 8
__const._ZL6func_1v.l_1598:
.quad _ZL5g_132
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_132
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.fill 8, 1, 0
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_132
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_145
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_145
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_145
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_496
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_145
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_145
.quad _ZL5g_145
.fill 8, 1, 0
.quad _ZL5g_496
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_132
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_132
.fill 8, 1, 0
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_496
.fill 8, 1, 0
.quad _ZL5g_132
.quad _ZL5g_496
.quad _ZL5g_496

.section .text
.global _ZL10crc32_byteh
.p2align 4, 0x90
_ZL10crc32_byteh:
	.___ZL10crc32_byteh__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(56 + 0, 16)
	subq $64, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -16(%rbp)
	# LowerAlloca(2257:3): size = 1, type = i8*, var = ^2
	leaq -1(%rbp), %rax
	# LowerStore(2258:3).9: mov i8 %dil, (^2)
	movb %dil, (%rax)
	# LowerLoad(2259:3).4: _ZL13crc32_context into ^3
	movl _ZL13crc32_context(%rip), %ebx
	# LowerLshr(2260:3): ^3, 8 into i32 ^4
	shrl $8, %ebx
	# LowerLogic(2262:3): ^4, 16777215 into i32 ^5
	movl %ebx, %edx
	andl $16777215, %edx
	# LowerLoad(2262:3).4: _ZL13crc32_context into ^6
	movl _ZL13crc32_context(%rip), %ecx
	# LowerLoad(2263:3).2: (^2) into i8 ^7
	movb (%rax), %bl
	# LowerBasicConversion(2264:3): i8 ^7 -> i32 ^8
	# Truncate value to 8 bits
	andl $255, %ebx
	# LowerLogic(2266:3): ^6, ^8 into i32 ^9
	movl %ecx, %eax
	xorl %ebx, %eax
	# LowerLogic(2267:3): ^9, 255 into i32 ^10
	movl %eax, %ebx
	andl $255, %ebx
	# LowerBasicConversion(2267:3): i32 ^10 -> i64 ^11
	movq %rbx, %rcx
	leaq _ZL9crc32_tab(%rip), %rbx
	# tt = Pointer, type = [256 x i32]
	# LowerGetelementptr(2268:3): array/pointer-type, dynamic index -> ^12
	# index ^11 -> temp ^16
	movq %rcx, %rax
	# Multiply temp ^16 by 4 start
	shlq $2, %rax
	# Multiply end
	# temp ^16 -> operand ^12
	movq %rax, %rcx
	# Result ^12 += base pointer ^15
	addq %rbx, %rcx
	# LowerLoad(2269:3).2: (^12) into i32 ^13
	movl (%rcx), %ebx
	# LowerLogic(2271:3): ^5, ^13 into i32 ^14
	movl %edx, %eax
	xorl %ebx, %eax
	# LowerStore(2271:3).8a: leaq var, %temp
	leaq _ZL13crc32_context(%rip), %rbx
	# LowerStore(2271:3).8b: movq ^14, (%temp)
	movl %eax, (%rbx)
	movq -16(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global _ZL12crc32_8bytesm
.p2align 4, 0x90
_ZL12crc32_8bytesm:
	.___ZL12crc32_8bytesm__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(24 + 0, 16)
	subq $32, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -16(%rbp)
	# LowerAlloca(2210:3): size = 8, type = i64*, var = ^2
	leaq -8(%rbp), %rbx
	# LowerStore(2211:3).9: mov i64 %rdi, (^2)
	movq %rdi, (%rbx)
	# LowerLoad(2212:3).2: (^2) into i64 ^3
	movq (%rbx), %rax
	# LowerLshr(2213:3): ^3, 0 into i64 ^4
	shrq $0, %rax
	# LowerLogic(2215:3): ^4, 255 into i64 ^5
	movq %rax, %rcx
	andq $255, %rcx
	# LowerTrunc(2215:3): 64 to 8, move
	movb %cl, %al
	# LowerTrunc(2215:3): 64 to 8, apply mask
	andq $255, %rax
	# SetupCalls(2216:3): move argument i8 zeroext ^6
	movzbq %al, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	# LowerLoad(2217:3).2: (^2) into i64 ^7
	movq (%rbx), %rax
	# LowerLshr(2218:3): ^7, 8 into i64 ^8
	shrq $8, %rax
	# LowerLogic(2220:3): ^8, 255 into i64 ^9
	movq %rax, %rcx
	andq $255, %rcx
	# LowerTrunc(2220:3): 64 to 8, move
	movb %cl, %al
	# LowerTrunc(2220:3): 64 to 8, apply mask
	andq $255, %rax
	# SetupCalls(2221:3): move argument i8 zeroext ^10
	movzbq %al, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	# LowerLoad(2222:3).2: (^2) into i64 ^11
	movq (%rbx), %rax
	# LowerLshr(2223:3): ^11, 16 into i64 ^12
	shrq $16, %rax
	# LowerLogic(2225:3): ^12, 255 into i64 ^13
	movq %rax, %rcx
	andq $255, %rcx
	# LowerTrunc(2225:3): 64 to 8, move
	movb %cl, %al
	# LowerTrunc(2225:3): 64 to 8, apply mask
	andq $255, %rax
	# SetupCalls(2226:3): move argument i8 zeroext ^14
	movzbq %al, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	# LowerLoad(2227:3).2: (^2) into i64 ^15
	movq (%rbx), %rcx
	# LowerLshr(2228:3): ^15, 24 into i64 ^16
	movq %rcx, %rax
	shrq $24, %rax
	# LowerLogic(2230:3): ^16, 255 into i64 ^17
	movq %rax, %rcx
	andq $255, %rcx
	# LowerTrunc(2230:3): 64 to 8, move
	movb %cl, %al
	# LowerTrunc(2230:3): 64 to 8, apply mask
	andq $255, %rax
	# SetupCalls(2231:3): move argument i8 zeroext ^18
	movzbq %al, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	# LowerLoad(2232:3).2: (^2) into i64 ^19
	movq (%rbx), %rax
	# LowerLshr(2233:3): ^19, 32 into i64 ^20
	shrq $32, %rax
	# LowerLogic(2235:3): ^20, 255 into i64 ^21
	movq %rax, %rcx
	andq $255, %rcx
	# LowerTrunc(2235:3): 64 to 8, move
	movb %cl, %al
	# LowerTrunc(2235:3): 64 to 8, apply mask
	andq $255, %rax
	# SetupCalls(2236:3): move argument i8 zeroext ^22
	movzbq %al, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	# LowerLoad(2237:3).2: (^2) into i64 ^23
	movq (%rbx), %rcx
	# LowerLshr(2238:3): ^23, 40 into i64 ^24
	shrq $40, %rcx
	# LowerLogic(2240:3): ^24, 255 into i64 ^25
	movq %rcx, %rax
	andq $255, %rax
	# LowerTrunc(2240:3): 64 to 8, move
	movb %al, %cl
	# LowerTrunc(2240:3): 64 to 8, apply mask
	andq $255, %rcx
	# SetupCalls(2241:3): move argument i8 zeroext ^26
	movzbq %cl, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	# LowerLoad(2242:3).2: (^2) into i64 ^27
	movq (%rbx), %rax
	# LowerLshr(2243:3): ^27, 48 into i64 ^28
	shrq $48, %rax
	# LowerLogic(2245:3): ^28, 255 into i64 ^29
	movq %rax, %rcx
	andq $255, %rcx
	# LowerTrunc(2245:3): 64 to 8, move
	movb %cl, %al
	# LowerTrunc(2245:3): 64 to 8, apply mask
	andq $255, %rax
	# SetupCalls(2246:3): move argument i8 zeroext ^30
	movzbq %al, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	# LowerLoad(2247:3).2: (^2) into i64 ^31
	movq (%rbx), %rcx
	# LowerLshr(2248:3): ^31, 56 into i64 ^32
	shrq $56, %rcx
	# LowerLogic(2250:3): ^32, 255 into i64 ^33
	movq %rcx, %rax
	andq $255, %rax
	# LowerTrunc(2250:3): 64 to 8, move
	movb %al, %bl
	# LowerTrunc(2250:3): 64 to 8, apply mask
	andq $255, %rbx
	# SetupCalls(2251:3): move argument i8 zeroext ^34
	movzbq %bl, %rdi
	andq $255, %rdi
	callq _ZL10crc32_byteh
	movq -16(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global _ZL25safe_add_func_uint8_t_u_uhh
.p2align 4, 0x90
_ZL25safe_add_func_uint8_t_u_uhh:
	.___ZL25safe_add_func_uint8_t_u_uhh__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(32 + 0, 16)
	subq $32, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -16(%rbp)
	# LowerAlloca(2195:3): size = 1, type = i8*, var = ^3
	leaq -1(%rbp), %rbx
	# LowerAlloca(2196:3): size = 1, type = i8*, var = ^4
	leaq -2(%rbp), %rax
	# LowerStore(2197:3).9: mov i8 %dil, (^3)
	movb %dil, (%rbx)
	# LowerStore(2198:3).9: mov i8 %sil, (^4)
	movb %sil, (%rax)
	# LowerLoad(2199:3).2: (^3) into i8 ^5
	movb (%rbx), %cl
	# LowerBasicConversion(2200:3): i8 ^5 -> i32 ^6
	# Truncate value to 8 bits
	andl $255, %ecx
	# LowerLoad(2201:3).2: (^4) into i8 ^7
	movb (%rax), %bl
	# LowerBasicConversion(2202:3): i8 ^7 -> i32 ^8
	# Truncate value to 8 bits
	andl $255, %ebx
	# LowerMath(2203:3): ^6, ^8 into i32 ^9
	movl %ecx, %eax
	addl %ebx, %eax
	# LowerTrunc(2204:3): 32 to 8, move
	movb %al, %bl
	# LowerTrunc(2204:3): 32 to 8, apply mask
	andq $255, %rbx
	movb %bl, %al
	movq -16(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global _ZL17platform_main_endji
.p2align 4, 0x90
_ZL17platform_main_endji:
	.___ZL17platform_main_endji__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(16 + 0, 16)
	subq $16, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -16(%rbp)
	# LowerAlloca(2178:3): size = 4, type = i32*, var = ^3
	leaq -4(%rbp), %rbx
	# LowerAlloca(2179:3): size = 4, type = i32*, var = ^4
	leaq -8(%rbp), %rax
	# LowerStore(2180:3).9: mov i32 %edi, (^3)
	movl %edi, (%rbx)
	# LowerStore(2181:3).9: mov i32 %esi, (^4)
	movl %esi, (%rax)
	# LowerLoad(2182:3).2: (^3) into i32 ^5
	movl (%rbx), %eax
	# SetupCalls(2183:3): move argument ptr @.str.135
	leaq .str.135(%rip), %rdi
	# SetupCalls(2183:3): move argument i32 ^5
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(2183:3): move i32 result from %rax
	movl %eax, %eax
	movq -16(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global _ZL6func_1v
.p2align 4, 0x90
_ZL6func_1v:
	.___ZL6func_1v__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(4392 + 0, 16)
	subq $4400, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -4120(%rbp)
	movq %r12, -4152(%rbp)
	movq %r13, -4160(%rbp)
	movq %r14, -4168(%rbp)
	movq %r15, -4112(%rbp)
	# LowerAlloca(2004:3): size = 2, type = i16*, var = ^1
	# Fixing source-to-dest leaq -2(%rbp), -4024(%rbp)
	leaq -2(%rbp), %r15
	movq %r15, -4024(%rbp)
	# LowerAlloca(2005:3): size = 8, type = ptr*, var = ^2
	leaq -16(%rbp), %rax
	# LowerAlloca(2006:3): size = 4, type = i32*, var = ^3
	leaq -20(%rbp), %rsi
	# LowerAlloca(2007:3): size = 35, type = [7 x [5 x [1 x i8]]]*, var = ^4
	leaq -64(%rbp), %rcx
	# LowerAlloca(2008:3): size = 4, type = i32*, var = ^5
	leaq -68(%rbp), %rbx
	# LowerAlloca(2009:3): size = 4, type = i32*, var = ^6
	leaq -72(%rbp), %rbx
	# LowerAlloca(2010:3): size = 4, type = i32*, var = ^7
	leaq -76(%rbp), %rbx
	# LowerAlloca(2011:3): size = 4, type = i32*, var = ^8
	leaq -80(%rbp), %rbx
	# LowerAlloca(2012:3): size = 4, type = i32*, var = ^9
	leaq -84(%rbp), %r12
	# LowerAlloca(2013:3): size = 8, type = ptr*, var = ^10
	leaq -96(%rbp), %r13
	# LowerAlloca(2014:3): size = 40, type = [5 x %union.U0]*, var = ^11
	leaq -144(%rbp), %r14
	# LowerAlloca(2015:3): size = 4, type = %union.U3*, var = ^12
	# Fixing source-to-dest leaq -148(%rbp), -4104(%rbp)
	leaq -148(%rbp), %r15
	movq %r15, -4104(%rbp)
	# LowerAlloca(2016:3): size = 8, type = ptr*, var = ^13
	leaq -160(%rbp), %r15
	# LowerAlloca(2017:3): size = 8, type = ptr*, var = ^14
	# Fixing source-to-dest leaq -168(%rbp), -4040(%rbp)
	pushq %r15
	leaq -168(%rbp), %r15
	movq %r15, -4040(%rbp)
	popq %r15
	# LowerAlloca(2018:3): size = 8, type = ptr*, var = ^15
	# Fixing source-to-dest leaq -176(%rbp), -4048(%rbp)
	pushq %r15
	leaq -176(%rbp), %r15
	movq %r15, -4048(%rbp)
	popq %r15
	# LowerAlloca(2019:3): size = 4, type = i32*, var = ^16
	# Fixing source-to-dest leaq -180(%rbp), -4032(%rbp)
	pushq %r15
	leaq -180(%rbp), %r15
	movq %r15, -4032(%rbp)
	popq %r15
	# LowerAlloca(2020:3): size = 4, type = i32*, var = ^17
	leaq -184(%rbp), %rdx
	# LowerAlloca(2021:3): size = 4, type = i32*, var = ^18
	# Fixing source-to-dest leaq -188(%rbp), -4056(%rbp)
	pushq %r15
	leaq -188(%rbp), %r15
	movq %r15, -4056(%rbp)
	popq %r15
	# LowerAlloca(2022:3): size = 4, type = i32*, var = ^19
	# Fixing source-to-dest leaq -192(%rbp), -4064(%rbp)
	pushq %r15
	leaq -192(%rbp), %r15
	movq %r15, -4064(%rbp)
	popq %r15
	# LowerAlloca(2023:3): size = 72, type = [9 x ptr]*, var = ^20
	# Fixing source-to-dest leaq -272(%rbp), -4072(%rbp)
	pushq %r15
	leaq -272(%rbp), %r15
	movq %r15, -4072(%rbp)
	popq %r15
	# LowerAlloca(2024:3): size = 1792, type = [7 x [8 x [4 x ptr]]]*, var = ^21
	# Fixing source-to-dest leaq -2064(%rbp), -4080(%rbp)
	pushq %r15
	leaq -2064(%rbp), %r15
	movq %r15, -4080(%rbp)
	popq %r15
	# LowerAlloca(2025:3): size = 8, type = ptr*, var = ^22
	# Fixing source-to-dest leaq -2072(%rbp), -4088(%rbp)
	pushq %r15
	leaq -2072(%rbp), %r15
	movq %r15, -4088(%rbp)
	popq %r15
	# LowerAlloca(2026:3): size = 1920, type = [6 x [8 x [5 x ptr]]]*, var = ^23
	# Fixing source-to-dest leaq -4000(%rbp), -4096(%rbp)
	pushq %r15
	leaq -4000(%rbp), %r15
	movq %r15, -4096(%rbp)
	popq %r15
	# LowerAlloca(2027:3): size = 4, type = i32*, var = ^24
	leaq -4004(%rbp), %rdx
	# LowerAlloca(2028:3): size = 4, type = i32*, var = ^25
	leaq -4008(%rbp), %rdx
	# LowerAlloca(2029:3): size = 4, type = i32*, var = ^26
	leaq -4012(%rbp), %rdx
	# LowerStore(2030:3).6: load global
	leaq _ZL4g_31(%rip), %rdx
	# LowerStore(2030:3).9: mov ptr ^98, (^2)
	movq %rdx, (%rax)
	# LowerStore(2031:3).3: mov $imm, (^3)
	movl $404368874, (%rsi)
	# SetupCalls(2032:3): move argument ptr align 16 ^4
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(2032:3): move argument ptr align 16 @__const._ZL6func_1v.l_1586
	leaq __const._ZL6func_1v.l_1586(%rip), %rsi
	# SetupCalls(2032:3): move argument i64 35
	movq $35, %rdx
	callq memcpy@PLT
	# LowerStore(2033:3).2a: mov $imm, %temp
	movl $-11, _ZL3g_3(%rip)
	# LowerStore(2033:3).2b: mov %temp, (global)
	.___ZL6func_1v__M89:
	# LowerLoad(2037:3).4: _ZL3g_3 into ^28
	movl _ZL3g_3(%rip), %eax
	# LowerIcmp(2038:3): i32 ^28 vs. intlike -3
	cmpl $-3, %eax
	setle %al
	andq $1, %rax
	cmpb $0, %al
	jne .___ZL6func_1v__M96
	jmp .___ZL6func_1v__M432
	.___ZL6func_1v__M96:
	# LowerStore(2042:3).3: mov $imm, (^8)
	movl $0, (%rbx)
	# LowerStore(2043:3).3: mov $imm, (^9)
	movl $-808189224, (%r12)
	# LowerStore(2044:3).3: mov $imm, (^10)
	movq $0, (%r13)
	# LowerStore(2045:3).2a: mov $imm, %temp
	movl $24, _ZL3g_6(%rip)
	# LowerStore(2045:3).2b: mov %temp, (global)
	# LowerLoad(2049:3).4: _ZL3g_6 into ^32
	movl _ZL3g_6(%rip), %eax
	# LowerIcmp(2050:3): i32 ^32 vs. intlike -26
	cmpl $-26, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .___ZL6func_1v__M114
	jmp .___ZL6func_1v__M421
	.___ZL6func_1v__M114:
	# SetupCalls(2054:3): move argument ptr align 16 ^11
	# Fixed movzx with identical source and destination widths
	movq %r14, %rdi
	# SetupCalls(2054:3): move argument i32 0
	movq $0, %rsi
	# SetupCalls(2054:3): move argument i64 40
	movq $40, %rdx
	callq memset@PLT
	# tt = Pointer, type = [5 x %union.U0]
	# LowerGetelementptr(2055:3): struct-type: ptr ^11 -> ^35, indices=0,0
	movq %r14, %rax
	# LowerGetelementptr(2055:3): type of ^35 is %union.U0*
	# tt = Pointer, type = %union.U0
	# LowerGetelementptr(2056:3): struct-type: ptr ^35 -> ^36, indices=0,0
	# LowerGetelementptr(2056:3): type of ^36 is i64*
	# LowerStore(2057:3).3: mov $imm, (^36)
	movq $1, (%rax)
	# tt = Pointer, type = [5 x %union.U0]
	# LowerGetelementptr(2058:3): struct-type: ptr ^11 -> ^37, indices=0,1
	movq %r14, %rax
	addq $8, %rax
	# LowerGetelementptr(2058:3): type of ^37 is %union.U0*
	# tt = Pointer, type = %union.U0
	# LowerGetelementptr(2059:3): struct-type: ptr ^37 -> ^38, indices=0,0
	movq %rax, %rbx
	# LowerGetelementptr(2059:3): type of ^38 is i64*
	# LowerStore(2060:3).3: mov $imm, (^38)
	movq $1, (%rbx)
	# tt = Pointer, type = [5 x %union.U0]
	# LowerGetelementptr(2061:3): struct-type: ptr ^11 -> ^39, indices=0,2
	movq %r14, %rax
	addq $16, %rax
	# LowerGetelementptr(2061:3): type of ^39 is %union.U0*
	# tt = Pointer, type = %union.U0
	# LowerGetelementptr(2062:3): struct-type: ptr ^39 -> ^40, indices=0,0
	movq %rax, %rbx
	# LowerGetelementptr(2062:3): type of ^40 is i64*
	# LowerStore(2063:3).3: mov $imm, (^40)
	movq $1, (%rbx)
	# tt = Pointer, type = [5 x %union.U0]
	# LowerGetelementptr(2064:3): struct-type: ptr ^11 -> ^41, indices=0,3
	movq %r14, %rax
	addq $24, %rax
	# LowerGetelementptr(2064:3): type of ^41 is %union.U0*
	# tt = Pointer, type = %union.U0
	# LowerGetelementptr(2065:3): struct-type: ptr ^41 -> ^42, indices=0,0
	movq %rax, %rbx
	# LowerGetelementptr(2065:3): type of ^42 is i64*
	# LowerStore(2066:3).3: mov $imm, (^42)
	movq $1, (%rbx)
	# tt = Pointer, type = [5 x %union.U0]
	# LowerGetelementptr(2067:3): struct-type: ptr ^11 -> ^43, indices=0,4
	movq %r14, %rbx
	addq $32, %rbx
	# LowerGetelementptr(2067:3): type of ^43 is %union.U0*
	# tt = Pointer, type = %union.U0
	# LowerGetelementptr(2068:3): struct-type: ptr ^43 -> ^44, indices=0,0
	movq %rbx, %rax
	# LowerGetelementptr(2068:3): type of ^44 is i64*
	# LowerStore(2069:3).3: mov $imm, (^44)
	movq $1, (%rax)
	# LowerStore(2070:3).3: mov $imm, (^12)
	movq -4104(%rbp), %rax
	movb $14, (%rax)
	# LowerStore(2071:3).3: mov $imm, (^13)
	movq $0, (%r15)
	leaq _ZL4g_93(%rip), %rax
	# tt = Pointer, type = [3 x ptr]
	leaq _ZL4g_93(%rip), %rax
	# LowerGetelementptr(2072:3): struct-type: [3 x ptr] ^84 -> ^82, indices=0,1
	movq %rax, %rbx
	addq $8, %rbx
	# LowerGetelementptr(2072:3): type of ^82 is ptr*
	# LowerStore(2072:3).9: mov [3 x ptr]* ^82, (^14)
	movq -4040(%rbp), %rax
	movq %rbx, (%rax)
	leaq _ZL5g_348(%rip), %rax
	# tt = Pointer, type = [4 x [9 x [2 x i8]]]
	leaq _ZL5g_348(%rip), %rax
	# LowerGetelementptr(2073:3): struct-type: [4 x [9 x [2 x i8]]] ^87 -> ^85, indices=0,1,6
	movq %rax, %rbx
	addq $18, %rbx
	addq $12, %rbx
	# LowerGetelementptr(2073:3): type of ^85 is [2 x i8]*
	# LowerStore(2073:3).9: mov [4 x [9 x [2 x i8]]]* ^85, (^15)
	movq -4048(%rbp), %rax
	movq %rbx, (%rax)
	# LowerStore(2074:3).3: mov $imm, (^16)
	movq -4032(%rbp), %rax
	movl $-283095129, (%rax)
	# LowerStore(2075:3).2a: mov $imm, %temp
	movl $-5, _ZL3g_9(%rip)
	# LowerStore(2075:3).2b: mov %temp, (global)
	.___ZL6func_1v__M224:
	# LowerLoad(2079:3).4: _ZL3g_9 into ^46
	movl _ZL3g_9(%rip), %eax
	# LowerIcmp(2080:3): i32 ^46 vs. intlike 26
	cmpl $26, %eax
	setle %al
	andq $1, %rax
	cmpb $0, %al
	jne .___ZL6func_1v__M231
	jmp .___ZL6func_1v__M362
	.___ZL6func_1v__M231:
	# LowerStore(2084:3).3: mov $imm, (^18)
	movq -4056(%rbp), %rax
	movl $-7, (%rax)
	# LowerStore(2085:3).3: mov $imm, (^19)
	movq -4064(%rbp), %rax
	movl $1, (%rax)
	# SetupCalls(2086:3): move argument ptr align 16 ^20
	# Fixed movzx with identical source and destination widths
	movq -4072(%rbp), %rdi
	# SetupCalls(2086:3): move argument ptr align 16 @__const._ZL6func_1v.l_1479
	leaq __const._ZL6func_1v.l_1479(%rip), %rsi
	# SetupCalls(2086:3): move argument i64 72
	movq $72, %rdx
	callq memcpy@PLT
	# SetupCalls(2087:3): move argument ptr align 16 ^21
	# Fixed movzx with identical source and destination widths
	movq -4080(%rbp), %rdi
	# SetupCalls(2087:3): move argument ptr align 16 @__const._ZL6func_1v.l_1484
	leaq __const._ZL6func_1v.l_1484(%rip), %rsi
	# SetupCalls(2087:3): move argument i64 1792
	movq $1792, %rdx
	callq memcpy@PLT
	leaq _ZL6g_1482(%rip), %rax
	# tt = Pointer, type = [10 x ptr]
	leaq _ZL6g_1482(%rip), %rax
	# LowerGetelementptr(2088:3): struct-type: [10 x ptr] ^90 -> ^88, indices=0,2
	movq %rax, %rbx
	addq $16, %rbx
	# LowerGetelementptr(2088:3): type of ^88 is ptr*
	# LowerStore(2088:3).9: mov [10 x ptr]* ^88, (^22)
	movq -4088(%rbp), %rax
	movq %rbx, (%rax)
	# SetupCalls(2089:3): move argument ptr align 16 ^23
	# Fixed movzx with identical source and destination widths
	movq -4096(%rbp), %rdi
	# SetupCalls(2089:3): move argument ptr align 16 @__const._ZL6func_1v.l_1598
	leaq __const._ZL6func_1v.l_1598(%rip), %rsi
	# SetupCalls(2089:3): move argument i64 1920
	movq $1920, %rdx
	callq memcpy@PLT
	# LowerLoad(2093:3).4: _ZL3g_9 into ^50
	movl _ZL3g_9(%rip), %eax
	# LowerTrunc(2094:3): 32 to 8, move
	# LowerTrunc(2094:3): 32 to 8, apply mask
	andq $255, %rax
	# SetupCalls(2095:3): move argument i8 zeroext ^51
	movzbq %al, %rdi
	andq $255, %rdi
	# SetupCalls(2095:3): move argument i8 zeroext 2
	movq $2, %rsi
	andq $255, %rsi
	callq _ZL25safe_add_func_uint8_t_u_uhh
	# SetupCalls(2095:3): move i8 result from %rax
	movb %al, %bl
	# LowerBasicConversion(2096:3): i8 ^52 -> i32 ^53
	movl %ebx, %ecx
	# Truncate value to 8 bits
	andl $255, %ecx
	# LowerStore(2097:3).8a: leaq var, %temp
	leaq _ZL3g_9(%rip), %rax
	# LowerStore(2097:3).8b: movq ^53, (%temp)
	movl %ecx, (%rax)
	jmp .___ZL6func_1v__M224
	.___ZL6func_1v__M362:
	# LowerLoad(2101:3).2: (^14) into ptr ^55
	movq -4040(%rbp), %rax
	movq (%rax), %rbx
	leaq _ZL5g_906(%rip), %rax
	# tt = Pointer, type = [10 x [9 x [2 x i32]]]
	leaq _ZL5g_906(%rip), %rcx
	# LowerGetelementptr(2102:3): struct-type: [10 x [9 x [2 x i32]]] ^93 -> ^91, indices=0,2,5
	movq %rcx, %rax
	addq $144, %rax
	addq $40, %rax
	# LowerGetelementptr(2102:3): type of ^91 is [2 x i32]*
	# LowerStore(2102:3).9: mov [10 x [9 x [2 x i32]]]* ^91, (^55)
	movq %rax, (%rbx)
	# LowerLoad(2103:3).2: (^15) into ptr ^56
	movq -4048(%rbp), %rax
	movq (%rax), %rbx
	# LowerLoad(2104:3).2: (^56) into i8 ^57
	movb (%rbx), %dl
	# LowerMath(2105:3): ^57, -1 into i8 ^58
	movb %dl, %al
	addb $-1, %al
	# LowerStore(2106:3).9: mov i8 ^58, (^56)
	movb %al, (%rbx)
	# LowerBasicConversion(2107:3): i8 ^57 -> i32 ^59
	movl %edx, %ecx
	# Truncate value to 8 bits
	andl $255, %ecx
	# LowerLoad(2108:3).2: (^14) into ptr ^60
	movq -4040(%rbp), %rax
	movq (%rax), %rbx
	# LowerLoad(2109:3).2: (^60) into ptr ^61
	movq (%rbx), %rax
	# LowerLoad(2110:3).2: (^61) into i32 ^62
	movl (%rax), %ebx
	# LowerLogic(2112:3): ^59, ^62 into i32 ^63
	movl %ecx, %eax
	andl %ebx, %eax
	movslq %eax, %rbx
	movq $102, %rax
	# LowerIcmp(2113:3): i64 ^97 vs. operand i64 ^64
	cmpq %rbx, %rax
	setg %al
	andq $1, %rax
	# LowerBasicConversion(2114:3): i64 ^65 -> i32 ^66
	movl %eax, %ecx
	# LowerLoad(2115:3).2: (^16) into i32 ^67
	movq -4032(%rbp), %rax
	movl (%rax), %ebx
	# LowerLogic(2117:3): ^67, ^66 into i32 ^68
	andl %ecx, %ebx
	# LowerStore(2117:3).9: mov i32 ^68, (^16)
	movq -4032(%rbp), %rax
	movl %ebx, (%rax)
	# LowerLoad(2118:3).4: _ZL6g_1496 into ^69
	movl _ZL6g_1496(%rip), %ebx
	# LowerTrunc(2119:3): 32 to 16, move
	# LowerTrunc(2119:3): 32 to 16, apply mask
	andq $65535, %rbx
	# LowerStore(2120:3).9: mov i16 ^70, (^1)
	movq -4024(%rbp), %rax
	movw %bx, (%rax)
	jmp .___ZL6func_1v__M437
	.___ZL6func_1v__M421:
	# LowerLoad(2133:3).4: _ZL3g_3 into ^76
	movl _ZL3g_3(%rip), %ecx
	# LowerMath(2134:3): ^76, 1 into i32 ^77
	addl $1, %ecx
	# LowerStore(2135:3).8a: leaq var, %temp
	leaq _ZL3g_3(%rip), %rax
	# LowerStore(2135:3).8b: movq ^77, (%temp)
	movl %ecx, (%rax)
	jmp .___ZL6func_1v__M89
	.___ZL6func_1v__M432:
	# LowerLoad(2139:3).4: _ZL5g_496 into ^79
	movq -4024(%rbp), %rax
	# Fixing source-to-dest movw _ZL5g_496(%rip), (%rax)
	movw _ZL5g_496(%rip), %r15w
	movw %r15w, (%rax)
	# LowerStore(2140:3).9: mov i16 ^79, (^1)
	.___ZL6func_1v__M437:
	# LowerLoad(2144:3).2: (^1) into i16 ^81
	movq -4024(%rbp), %rax
	movw (%rax), %bx
	movw %bx, %ax
	movq -4112(%rbp), %r15
	movq -4168(%rbp), %r14
	movq -4160(%rbp), %r13
	movq -4152(%rbp), %r12
	movq -4120(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global _ZL15transparent_crcmPci
.p2align 4, 0x90
_ZL15transparent_crcmPci:
	.___ZL15transparent_crcmPci__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(56 + 0, 16)
	subq $64, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -32(%rbp)
	movq %r12, -40(%rbp)
	movq %r13, -48(%rbp)
	# LowerAlloca(2150:3): size = 8, type = i64*, var = ^4
	leaq -8(%rbp), %rbx
	# LowerAlloca(2151:3): size = 8, type = ptr*, var = ^5
	leaq -16(%rbp), %r12
	# LowerAlloca(2152:3): size = 4, type = i32*, var = ^6
	leaq -20(%rbp), %r13
	# LowerStore(2153:3).9: mov i64 %rdi, (^4)
	movq %rdi, (%rbx)
	# LowerStore(2154:3).9: mov ptr %rsi, (^5)
	movq %rsi, (%r12)
	# LowerStore(2155:3).9: mov i32 %edx, (^6)
	movl %edx, (%r13)
	# LowerLoad(2156:3).2: (^4) into i64 ^7
	movq (%rbx), %rax
	# SetupCalls(2157:3): move argument i64 ^7
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	callq _ZL12crc32_8bytesm
	# LowerLoad(2158:3).2: (^6) into i32 ^8
	movl (%r13), %eax
	# LowerIcmp(2159:3): i32 ^8 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .___ZL15transparent_crcmPci__M42
	jmp .___ZL15transparent_crcmPci__M81
	.___ZL15transparent_crcmPci__M42:
	# LowerLoad(2163:3).2: (^5) into ptr ^11
	movq (%r12), %rax
	# LowerLoad(2164:3).4: _ZL13crc32_context into ^12
	movl _ZL13crc32_context(%rip), %ecx
	# LowerBasicConversion(2165:3): i32 ^12 -> i64 ^13
	# LowerLogic(2167:3): ^13, 4294967295 into i64 ^14
	movq %rcx, %rbx
	movabsq $4294967295, %rcx
	xorq %rcx, %rbx
	# SetupCalls(2167:3): move argument ptr @.str.128
	leaq .str.128(%rip), %rdi
	# SetupCalls(2167:3): move argument ptr ^11
	# Fixed movzx with identical source and destination widths
	movq %rax, %rsi
	# SetupCalls(2167:3): move argument i64 ^14
	# Fixed movzx with identical source and destination widths
	movq %rbx, %rdx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(2167:3): move i32 result from %rax
	movl %eax, %eax
	.___ZL15transparent_crcmPci__M81:
	movq -48(%rbp), %r13
	movq -40(%rbp), %r12
	movq -32(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global _ZL12crc32_gentabv
.p2align 4, 0x90
_ZL12crc32_gentabv:
	.___ZL12crc32_gentabv__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(32 + 0, 16)
	subq $32, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -24(%rbp)
	movq %r15, -32(%rbp)
	# LowerAlloca(1932:3): size = 4, type = i32*, var = ^1
	leaq -4(%rbp), %rbx
	# LowerAlloca(1933:3): size = 4, type = i32*, var = ^2
	leaq -8(%rbp), %rax
	# LowerAlloca(1934:3): size = 4, type = i32*, var = ^3
	leaq -12(%rbp), %rdx
	# LowerAlloca(1935:3): size = 4, type = i32*, var = ^4
	leaq -16(%rbp), %rcx
	# LowerStore(1936:3).3: mov $imm, (^2)
	movl $-306674912, (%rax)
	# LowerStore(1937:3).3: mov $imm, (^3)
	movl $0, (%rdx)
	.___ZL12crc32_gentabv__M13:
	# LowerLoad(1941:3).2: (^3) into i32 ^6
	movl (%rdx), %eax
	# LowerIcmp(1942:3): i32 ^6 vs. intlike 256
	cmpl $256, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .___ZL12crc32_gentabv__M20
	jmp .___ZL12crc32_gentabv__M100
	.___ZL12crc32_gentabv__M20:
	# LowerLoad(1946:3).2: (^3) into i32 ^9
	# Fixing source-to-dest movl (%rdx), (%rbx)
	movl (%rdx), %r15d
	movl %r15d, (%rbx)
	# LowerStore(1947:3).9: mov i32 ^9, (^1)
	# LowerStore(1948:3).3: mov $imm, (^4)
	movl $8, (%rcx)
	.___ZL12crc32_gentabv__M27:
	# LowerLoad(1952:3).2: (^4) into i32 ^11
	movl (%rcx), %eax
	# LowerIcmp(1953:3): i32 ^11 vs. intlike 0
	cmpl $0, %eax
	setg %al
	andq $1, %rax
	cmpb $0, %al
	jne .___ZL12crc32_gentabv__M34
	jmp .___ZL12crc32_gentabv__M72
	.___ZL12crc32_gentabv__M34:
	# LowerLoad(1957:3).2: (^1) into i32 ^14
	movl (%rbx), %eax
	# LowerLogic(1959:3): ^14, 1 into i32 ^15
	andl $1, %eax
	# LowerIcmp(1959:3): i32 ^15 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .___ZL12crc32_gentabv__M44
	jmp .___ZL12crc32_gentabv__M55
	.___ZL12crc32_gentabv__M44:
	# LowerLoad(1963:3).2: (^1) into i32 ^18
	movl (%rbx), %eax
	# LowerLshr(1964:3): ^18, 1 into i32 ^19
	shrl $1, %eax
	# LowerLogic(1966:3): ^19, -306674912 into i32 ^20
	movl %eax, %esi
	xorl $-306674912, %esi
	# LowerStore(1966:3).9: mov i32 ^20, (^1)
	movl %esi, (%rbx)
	jmp .___ZL12crc32_gentabv__M63
	.___ZL12crc32_gentabv__M55:
	# LowerLoad(1970:3).2: (^1) into i32 ^22
	movl (%rbx), %eax
	# LowerLshr(1971:3): ^22, 1 into i32 ^23
	shrl $1, %eax
	# LowerStore(1972:3).9: mov i32 ^23, (^1)
	movl %eax, (%rbx)
	.___ZL12crc32_gentabv__M63:
	# LowerLoad(1979:3).2: (^4) into i32 ^26
	movl (%rcx), %eax
	# LowerMath(1980:3): ^26, -1 into i32 ^27
	addl $-1, %eax
	# LowerStore(1981:3).9: mov i32 ^27, (^4)
	movl %eax, (%rcx)
	jmp .___ZL12crc32_gentabv__M27
	.___ZL12crc32_gentabv__M72:
	# LowerLoad(1985:3).2: (^1) into i32 ^29
	movl (%rbx), %r8d
	# LowerLoad(1986:3).2: (^3) into i32 ^30
	movl (%rdx), %eax
	movslq %eax, %rsi
	leaq _ZL9crc32_tab(%rip), %rax
	# tt = Pointer, type = [256 x i32]
	# LowerGetelementptr(1988:3): array/pointer-type, dynamic index -> ^32
	# index ^31 -> temp ^38
	movq %rsi, %rdi
	# Multiply temp ^38 by 4 start
	shlq $2, %rdi
	# Multiply end
	# temp ^38 -> operand ^32
	movq %rdi, %rsi
	# Result ^32 += base pointer ^37
	addq %rax, %rsi
	# LowerStore(1989:3).9: mov i32 ^29, (^32)
	movl %r8d, (%rsi)
	# LowerLoad(1993:3).2: (^3) into i32 ^34
	movl (%rdx), %eax
	# LowerMath(1994:3): ^34, 1 into i32 ^35
	addl $1, %eax
	# LowerStore(1995:3).9: mov i32 ^35, (^3)
	movl %eax, (%rdx)
	jmp .___ZL12crc32_gentabv__M13
	.___ZL12crc32_gentabv__M100:
	movq -32(%rbp), %r15
	movq -24(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global _ZL19platform_main_beginv
.p2align 4, 0x90
_ZL19platform_main_beginv:
	.___ZL19platform_main_beginv__M0:
	pushq %rbp
	movq %rsp, %rbp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbp, %rsp
	popq %rbp
	retq

.section .text
.global main
.p2align 4, 0x90
main:
	.__main__M0:
	pushq %rbp
	movq %rsp, %rbp
	# upalign(320 + 0, 16)
	subq $320, %rsp
	# Align stack pointer to 16-byte boundary
	andq $-16, %rsp
	movq %rbx, -48(%rbp)
	movq %r12, -56(%rbp)
	movq %r13, -64(%rbp)
	movq %r14, -72(%rbp)
	movq %r15, -40(%rbp)
	# LowerAlloca(273:3): size = 4, type = i32*, var = ^3
	leaq -4(%rbp), %rcx
	# LowerAlloca(274:3): size = 4, type = i32*, var = ^4
	leaq -8(%rbp), %rax
	# LowerAlloca(275:3): size = 8, type = ptr*, var = ^5
	leaq -16(%rbp), %rdx
	# LowerAlloca(276:3): size = 4, type = i32*, var = ^6
	leaq -20(%rbp), %r15
	# LowerAlloca(277:3): size = 4, type = i32*, var = ^7
	leaq -24(%rbp), %rbx
	# LowerAlloca(278:3): size = 4, type = i32*, var = ^8
	leaq -28(%rbp), %r12
	# LowerAlloca(279:3): size = 4, type = i32*, var = ^9
	leaq -32(%rbp), %r13
	# LowerStore(280:3).3: mov $imm, (^3)
	movl $0, (%rcx)
	# LowerStore(281:3).9: mov i32 %edi, (^4)
	movl %edi, (%rax)
	# LowerStore(282:3).9: mov ptr %rsi, (^5)
	movq %rsi, (%rdx)
	# LowerStore(283:3).3: mov $imm, (^9)
	movl $0, (%r13)
	# LowerLoad(284:3).2: (^4) into i32 ^10
	movl (%rax), %ecx
	# LowerIcmp(285:3): i32 ^10 vs. intlike 2
	cmpl $2, %ecx
	sete %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M29
	jmp .__main__M71
	.__main__M29:
	# LowerLoad(289:3).2: (^5) into ptr ^13
	movq (%rdx), %rax
	# tt = Pointer, type = ptr
	# LowerGetelementptr(290:3): struct-type: ptr ^13 -> ^14, indices=1
	addq $8, %rax
	# LowerGetelementptr(290:3): type of ^14 is ptr*
	# LowerLoad(291:3).2: (^14) into ptr ^15
	movq (%rax), %rcx
	# SetupCalls(292:3): move argument ptr ^15
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(292:3): move argument ptr @.str
	leaq .str(%rip), %rsi
	callq strcmp@PLT
	# SetupCalls(292:3): move i32 result from %rax
	movl %eax, %r14d
	# LowerIcmp(293:3): i32 ^16 vs. intlike 0
	cmpl $0, %r14d
	sete %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M68
	jmp .__main__M71
	.__main__M68:
	# LowerStore(297:3).3: mov $imm, (^9)
	movl $1, (%r13)
	.__main__M71:
	# Discarded useless call to _ZL19platform_main_beginv
	callq _ZL12crc32_gentabv
	callq _ZL6func_1v
	# SetupCalls(303:3): move i16 result from %rax
	movw %ax, %ax
	# LowerStore(304:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M115:
	# LowerLoad(308:3).2: (^6) into i32 ^22
	movl (%r15), %eax
	# LowerIcmp(309:3): i32 ^22 vs. intlike 7
	cmpl $7, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M122
	jmp .__main__M249
	.__main__M122:
	# LowerStore(313:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M125:
	# LowerLoad(317:3).2: (^7) into i32 ^26
	movl (%rbx), %eax
	# LowerIcmp(318:3): i32 ^26 vs. intlike 4
	cmpl $4, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M132
	jmp .__main__M240
	.__main__M132:
	# LowerLoad(322:3).2: (^6) into i32 ^29
	movl (%r15), %ecx
	movslq %ecx, %rax
	leaq _ZL3g_2(%rip), %rcx
	# tt = Pointer, type = [7 x [4 x i32]]
	# LowerGetelementptr(324:3): array/pointer-type, dynamic index -> ^31
	# index ^30 -> temp ^1007
	movq %rax, %rsi
	# Multiply temp ^1007 by 16 start
	shlq $4, %rsi
	# Multiply end
	# temp ^1007 -> operand ^31
	movq %rsi, %rdx
	# Result ^31 += base pointer ^1006
	addq %rcx, %rdx
	# LowerLoad(325:3).2: (^7) into i32 ^32
	movl (%rbx), %ecx
	movslq %ecx, %rax
	# tt = Pointer, type = [4 x i32]
	# LowerGetelementptr(327:3): array/pointer-type, dynamic index -> ^34
	# index ^33 -> temp ^1008
	movq %rax, %rsi
	# Multiply temp ^1008 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1008 -> operand ^34
	movq %rsi, %rcx
	# Result ^34 += base pointer ^31
	addq %rdx, %rcx
	# LowerLoad(328:3).2: (^34) into i32 ^35
	movl (%rcx), %eax
	movslq %eax, %rcx
	# LowerLoad(330:3).2: (^9) into i32 ^37
	movl (%r13), %eax
	# SetupCalls(331:3): move argument i64 ^36
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(331:3): move argument ptr @.str.1
	leaq .str.1(%rip), %rsi
	# SetupCalls(331:3): move argument i32 ^37
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(332:3).2: (^9) into i32 ^38
	movl (%r13), %eax
	# LowerIcmp(333:3): i32 ^38 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M198
	jmp .__main__M231
	.__main__M198:
	# LowerLoad(337:3).2: (^6) into i32 ^41
	movl (%r15), %eax
	# LowerLoad(338:3).2: (^7) into i32 ^42
	movl (%rbx), %ecx
	# SetupCalls(339:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(339:3): move argument i32 ^41
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(339:3): move argument i32 ^42
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(339:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M231:
	# LowerLoad(346:3).2: (^7) into i32 ^46
	movl (%rbx), %eax
	# LowerMath(347:3): ^46, 1 into i32 ^47
	addl $1, %eax
	# LowerStore(348:3).9: mov i32 ^47, (^7)
	movl %eax, (%rbx)
	jmp .__main__M125
	.__main__M240:
	# LowerLoad(355:3).2: (^6) into i32 ^50
	movl (%r15), %eax
	# LowerMath(356:3): ^50, 1 into i32 ^51
	addl $1, %eax
	# LowerStore(357:3).9: mov i32 ^51, (^6)
	movl %eax, (%r15)
	jmp .__main__M115
	.__main__M249:
	# LowerLoad(361:3).4: _ZL3g_3 into ^53
	movl _ZL3g_3(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(363:3).2: (^9) into i32 ^55
	movl (%r13), %eax
	# SetupCalls(364:3): move argument i64 ^54
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(364:3): move argument ptr @.str.3
	leaq .str.3(%rip), %rsi
	# SetupCalls(364:3): move argument i32 ^55
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(365:3).4: _ZL3g_6 into ^56
	movl _ZL3g_6(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(367:3).2: (^9) into i32 ^58
	movl (%r13), %eax
	# SetupCalls(368:3): move argument i64 ^57
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(368:3): move argument ptr @.str.4
	leaq .str.4(%rip), %rsi
	# SetupCalls(368:3): move argument i32 ^58
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(369:3).4: _ZL3g_9 into ^59
	movl _ZL3g_9(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(371:3).2: (^9) into i32 ^61
	movl (%r13), %eax
	# SetupCalls(372:3): move argument i64 ^60
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(372:3): move argument ptr @.str.5
	leaq .str.5(%rip), %rsi
	# SetupCalls(372:3): move argument i32 ^61
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(373:3).4: _ZL4g_31 into ^62
	movl _ZL4g_31(%rip), %eax
	# LowerBasicConversion(374:3): i32 ^62 -> i64 ^63
	# LowerLoad(375:3).2: (^9) into i32 ^64
	movl (%r13), %ecx
	# SetupCalls(376:3): move argument i64 ^63
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(376:3): move argument ptr @.str.6
	leaq .str.6(%rip), %rsi
	# SetupCalls(376:3): move argument i32 ^64
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(377:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M373:
	# LowerLoad(381:3).2: (^6) into i32 ^66
	movl (%r15), %eax
	# LowerIcmp(382:3): i32 ^66 vs. intlike 2
	cmpl $2, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M380
	jmp .__main__M470
	.__main__M380:
	# LowerLoad(386:3).2: (^6) into i32 ^69
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL4g_49(%rip), %rsi
	# tt = Pointer, type = [2 x %union.U1]
	# LowerGetelementptr(388:3): array/pointer-type, dynamic index -> ^71
	# index ^70 -> temp ^1010
	movq %rcx, %rdx
	# Multiply temp ^1010 by 8 start
	shlq $3, %rdx
	# Multiply end
	# temp ^1010 -> operand ^71
	movq %rdx, %rax
	# Result ^71 += base pointer ^1009
	addq %rsi, %rax
	# LowerLoad(389:3).2: (^71) into i8 ^72
	movb (%rax), %cl
	movsbq %cl, %rax
	# LowerLoad(391:3).2: (^9) into i32 ^74
	movl (%r13), %ecx
	# SetupCalls(392:3): move argument i64 ^73
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(392:3): move argument ptr @.str.7
	leaq .str.7(%rip), %rsi
	# SetupCalls(392:3): move argument i32 ^74
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(393:3).2: (^9) into i32 ^75
	movl (%r13), %eax
	# LowerIcmp(394:3): i32 ^75 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M432
	jmp .__main__M461
	.__main__M432:
	# LowerLoad(398:3).2: (^6) into i32 ^78
	movl (%r15), %eax
	# SetupCalls(399:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(399:3): move argument i32 ^78
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(399:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M461:
	# LowerLoad(406:3).2: (^6) into i32 ^82
	movl (%r15), %eax
	# LowerMath(407:3): ^82, 1 into i32 ^83
	addl $1, %eax
	# LowerStore(408:3).9: mov i32 ^83, (^6)
	movl %eax, (%r15)
	jmp .__main__M373
	.__main__M470:
	# LowerLoad(412:3).4: _ZL4g_73 into ^85
	movl _ZL4g_73(%rip), %ecx
	movslq %ecx, %rax
	# LowerLoad(414:3).2: (^9) into i32 ^87
	movl (%r13), %ecx
	# SetupCalls(415:3): move argument i64 ^86
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(415:3): move argument ptr @.str.9
	leaq .str.9(%rip), %rsi
	# SetupCalls(415:3): move argument i32 ^87
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(416:3).4: _ZL4g_87 into ^88
	movl _ZL4g_87(%rip), %ecx
	movslq %ecx, %rax
	# LowerLoad(418:3).2: (^9) into i32 ^90
	movl (%r13), %ecx
	# SetupCalls(419:3): move argument i64 ^89
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(419:3): move argument ptr @.str.10
	leaq .str.10(%rip), %rsi
	# SetupCalls(419:3): move argument i32 ^90
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(420:3).4: _ZL5g_101 into ^91
	movq _ZL5g_101(%rip), %rax
	# LowerLoad(421:3).2: (^9) into i32 ^92
	movl (%r13), %ecx
	# SetupCalls(422:3): move argument i64 ^91
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(422:3): move argument ptr @.str.11
	leaq .str.11(%rip), %rsi
	# SetupCalls(422:3): move argument i32 ^92
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(423:3).4: _ZL5g_110 into ^93
	movq _ZL5g_110(%rip), %rcx
	# LowerLoad(424:3).2: (^9) into i32 ^94
	movl (%r13), %eax
	# SetupCalls(425:3): move argument i64 ^93
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(425:3): move argument ptr @.str.12
	leaq .str.12(%rip), %rsi
	# SetupCalls(425:3): move argument i32 ^94
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(426:3).4: _ZL5g_119 into ^95
	movb _ZL5g_119(%rip), %al
	movsbq %al, %rcx
	# LowerLoad(428:3).2: (^9) into i32 ^97
	movl (%r13), %eax
	# SetupCalls(429:3): move argument i64 ^96
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(429:3): move argument ptr @.str.13
	leaq .str.13(%rip), %rsi
	# SetupCalls(429:3): move argument i32 ^97
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(430:3).4: _ZL5g_132 into ^98
	movw _ZL5g_132(%rip), %ax
	# LowerBasicConversion(431:3): i16 ^98 -> i64 ^99
	movq %rax, %rcx
	# Truncate value to 16 bits
	andl $65535, %ecx
	# LowerLoad(432:3).2: (^9) into i32 ^100
	movl (%r13), %eax
	# SetupCalls(433:3): move argument i64 ^99
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(433:3): move argument ptr @.str.14
	leaq .str.14(%rip), %rsi
	# SetupCalls(433:3): move argument i32 ^100
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(434:3).4: _ZL5g_136 into ^101
	movw _ZL5g_136(%rip), %cx
	movswq %cx, %rax
	# LowerLoad(436:3).2: (^9) into i32 ^103
	movl (%r13), %ecx
	# SetupCalls(437:3): move argument i64 ^102
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(437:3): move argument ptr @.str.15
	leaq .str.15(%rip), %rsi
	# SetupCalls(437:3): move argument i32 ^103
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(438:3).4: _ZL5g_145 into ^104
	movw _ZL5g_145(%rip), %ax
	# LowerBasicConversion(439:3): i16 ^104 -> i64 ^105
	# Truncate value to 16 bits
	andl $65535, %eax
	# LowerLoad(440:3).2: (^9) into i32 ^106
	movl (%r13), %ecx
	# SetupCalls(441:3): move argument i64 ^105
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(441:3): move argument ptr @.str.16
	leaq .str.16(%rip), %rsi
	# SetupCalls(441:3): move argument i32 ^106
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(442:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M718:
	# LowerLoad(446:3).2: (^6) into i32 ^108
	movl (%r15), %eax
	# LowerIcmp(447:3): i32 ^108 vs. intlike 8
	cmpl $8, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M725
	jmp .__main__M815
	.__main__M725:
	# LowerLoad(451:3).2: (^6) into i32 ^111
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_172(%rip), %rsi
	# tt = Pointer, type = [8 x i16]
	# LowerGetelementptr(453:3): array/pointer-type, dynamic index -> ^113
	# index ^112 -> temp ^1012
	movq %rcx, %rdx
	# Multiply temp ^1012 by 2 start
	shlq $1, %rdx
	# Multiply end
	# temp ^1012 -> operand ^113
	movq %rdx, %rax
	# Result ^113 += base pointer ^1011
	addq %rsi, %rax
	# LowerLoad(454:3).2: (^113) into i16 ^114
	movw (%rax), %cx
	movswq %cx, %rax
	# LowerLoad(456:3).2: (^9) into i32 ^116
	movl (%r13), %ecx
	# SetupCalls(457:3): move argument i64 ^115
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(457:3): move argument ptr @.str.17
	leaq .str.17(%rip), %rsi
	# SetupCalls(457:3): move argument i32 ^116
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(458:3).2: (^9) into i32 ^117
	movl (%r13), %eax
	# LowerIcmp(459:3): i32 ^117 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M777
	jmp .__main__M806
	.__main__M777:
	# LowerLoad(463:3).2: (^6) into i32 ^120
	movl (%r15), %eax
	# SetupCalls(464:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(464:3): move argument i32 ^120
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(464:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M806:
	# LowerLoad(471:3).2: (^6) into i32 ^124
	movl (%r15), %eax
	# LowerMath(472:3): ^124, 1 into i32 ^125
	addl $1, %eax
	# LowerStore(473:3).9: mov i32 ^125, (^6)
	movl %eax, (%r15)
	jmp .__main__M718
	.__main__M815:
	# LowerLoad(477:3).4: _ZL5g_198 into ^127
	movq _ZL5g_198(%rip), %rax
	# LowerLoad(478:3).2: (^9) into i32 ^128
	movl (%r13), %ecx
	# SetupCalls(479:3): move argument i64 ^127
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(479:3): move argument ptr @.str.18
	leaq .str.18(%rip), %rsi
	# SetupCalls(479:3): move argument i32 ^128
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(480:3).4: _ZL5g_221 into ^129
	movq _ZL5g_221(%rip), %rax
	# LowerLoad(481:3).2: (^9) into i32 ^130
	movl (%r13), %ecx
	# SetupCalls(482:3): move argument i64 ^129
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(482:3): move argument ptr @.str.19
	leaq .str.19(%rip), %rsi
	# SetupCalls(482:3): move argument i32 ^130
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(483:3).4: _ZL5g_228 into ^131
	movb _ZL5g_228(%rip), %al
	movsbq %al, %rcx
	# LowerLoad(485:3).2: (^9) into i32 ^133
	movl (%r13), %eax
	# SetupCalls(486:3): move argument i64 ^132
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(486:3): move argument ptr @.str.20
	leaq .str.20(%rip), %rsi
	# SetupCalls(486:3): move argument i32 ^133
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(487:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M906:
	# LowerLoad(491:3).2: (^6) into i32 ^135
	movl (%r15), %eax
	# LowerIcmp(492:3): i32 ^135 vs. intlike 7
	cmpl $7, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M913
	jmp .__main__M1076
	.__main__M913:
	# LowerStore(496:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M916:
	# LowerLoad(500:3).2: (^7) into i32 ^139
	movl (%rbx), %eax
	# LowerIcmp(501:3): i32 ^139 vs. intlike 4
	cmpl $4, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M923
	jmp .__main__M1067
	.__main__M923:
	# LowerStore(505:3).3: mov $imm, (^8)
	movl $0, (%r12)
	.__main__M926:
	# LowerLoad(509:3).2: (^8) into i32 ^143
	movl (%r12), %eax
	# LowerIcmp(510:3): i32 ^143 vs. intlike 8
	cmpl $8, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M933
	jmp .__main__M1058
	.__main__M933:
	# LowerLoad(514:3).2: (^6) into i32 ^146
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_230(%rip), %rax
	# tt = Pointer, type = [7 x [4 x [8 x i8]]]
	# LowerGetelementptr(516:3): array/pointer-type, dynamic index -> ^148
	# index ^147 -> temp ^1014
	movq %rcx, %rsi
	# Multiply temp ^1014 by 32 start
	shlq $5, %rsi
	# Multiply end
	# temp ^1014 -> operand ^148
	movq %rsi, %rdx
	# Result ^148 += base pointer ^1013
	addq %rax, %rdx
	# LowerLoad(517:3).2: (^7) into i32 ^149
	movl (%rbx), %eax
	movslq %eax, %rcx
	# tt = Pointer, type = [4 x [8 x i8]]
	# LowerGetelementptr(519:3): array/pointer-type, dynamic index -> ^151
	# index ^150 -> temp ^1015
	movq %rcx, %rsi
	# Multiply temp ^1015 by 8 start
	shlq $3, %rsi
	# Multiply end
	# temp ^1015 -> operand ^151
	movq %rsi, %rax
	# Result ^151 += base pointer ^148
	addq %rdx, %rax
	# LowerLoad(520:3).2: (^8) into i32 ^152
	movl (%r12), %ecx
	movslq %ecx, %rdx
	# tt = Pointer, type = [8 x i8]
	# LowerGetelementptr(522:3): array/pointer-type, dynamic index -> ^154
	# index ^153 -> temp ^1016
	movq %rdx, %rcx
	# Multiply temp ^1016 by 1 start
	# Multiply end
	# temp ^1016 -> operand ^154
	# Result ^154 += base pointer ^151
	addq %rax, %rcx
	# LowerLoad(523:3).2: (^154) into i8 ^155
	movb (%rcx), %al
	movsbq %al, %rcx
	# LowerLoad(525:3).2: (^9) into i32 ^157
	movl (%r13), %eax
	# SetupCalls(526:3): move argument i64 ^156
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(526:3): move argument ptr @.str.21
	leaq .str.21(%rip), %rsi
	# SetupCalls(526:3): move argument i32 ^157
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(527:3).2: (^9) into i32 ^158
	movl (%r13), %eax
	# LowerIcmp(528:3): i32 ^158 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1012
	jmp .__main__M1049
	.__main__M1012:
	# LowerLoad(532:3).2: (^6) into i32 ^161
	movl (%r15), %eax
	# LowerLoad(533:3).2: (^7) into i32 ^162
	movl (%rbx), %ecx
	# LowerLoad(534:3).2: (^8) into i32 ^163
	movl (%r12), %r8d
	# SetupCalls(535:3): move argument ptr @.str.22
	leaq .str.22(%rip), %rdi
	# SetupCalls(535:3): move argument i32 ^161
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(535:3): move argument i32 ^162
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	# SetupCalls(535:3): move argument i32 ^163
	# Fixed movzx with 32-bit source operand
	movl %r8d, %ecx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(535:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M1049:
	# LowerLoad(542:3).2: (^8) into i32 ^167
	movl (%r12), %eax
	# LowerMath(543:3): ^167, 1 into i32 ^168
	addl $1, %eax
	# LowerStore(544:3).9: mov i32 ^168, (^8)
	movl %eax, (%r12)
	jmp .__main__M926
	.__main__M1058:
	# LowerLoad(551:3).2: (^7) into i32 ^171
	movl (%rbx), %eax
	# LowerMath(552:3): ^171, 1 into i32 ^172
	addl $1, %eax
	# LowerStore(553:3).9: mov i32 ^172, (^7)
	movl %eax, (%rbx)
	jmp .__main__M916
	.__main__M1067:
	# LowerLoad(560:3).2: (^6) into i32 ^175
	movl (%r15), %eax
	# LowerMath(561:3): ^175, 1 into i32 ^176
	addl $1, %eax
	# LowerStore(562:3).9: mov i32 ^176, (^6)
	movl %eax, (%r15)
	jmp .__main__M906
	.__main__M1076:
	# LowerLoad(566:3).2: (^9) into i32 ^178
	movl (%r13), %eax
	# SetupCalls(567:3): move argument i64 1267367629
	movq $1267367629, %rdi
	# SetupCalls(567:3): move argument ptr @.str.23
	leaq .str.23(%rip), %rsi
	# SetupCalls(567:3): move argument i32 ^178
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(568:3).4: _ZL5g_321 into ^179
	movl _ZL5g_321(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(570:3).2: (^9) into i32 ^181
	movl (%r13), %eax
	# SetupCalls(571:3): move argument i64 ^180
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(571:3): move argument ptr @.str.24
	leaq .str.24(%rip), %rsi
	# SetupCalls(571:3): move argument i32 ^181
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(572:3).4: _ZL5g_329 into ^182
	movl _ZL5g_329(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(574:3).2: (^9) into i32 ^184
	movl (%r13), %eax
	# SetupCalls(575:3): move argument i64 ^183
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(575:3): move argument ptr @.str.25
	leaq .str.25(%rip), %rsi
	# SetupCalls(575:3): move argument i32 ^184
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(576:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M1166:
	# LowerLoad(580:3).2: (^6) into i32 ^186
	movl (%r15), %eax
	# LowerIcmp(581:3): i32 ^186 vs. intlike 4
	cmpl $4, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1173
	jmp .__main__M1346
	.__main__M1173:
	# LowerStore(585:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M1176:
	# LowerLoad(589:3).2: (^7) into i32 ^190
	movl (%rbx), %eax
	# LowerIcmp(590:3): i32 ^190 vs. intlike 9
	cmpl $9, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1183
	jmp .__main__M1337
	.__main__M1183:
	# LowerStore(594:3).3: mov $imm, (^8)
	movl $0, (%r12)
	.__main__M1186:
	# LowerLoad(598:3).2: (^8) into i32 ^194
	movl (%r12), %eax
	# LowerIcmp(599:3): i32 ^194 vs. intlike 2
	cmpl $2, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1193
	jmp .__main__M1328
	.__main__M1193:
	# LowerLoad(603:3).2: (^6) into i32 ^197
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_348(%rip), %rsi
	# tt = Pointer, type = [4 x [9 x [2 x i8]]]
	# LowerGetelementptr(605:3): array/pointer-type, dynamic index -> ^199
	# index ^198 -> temp ^1018
	movq %rcx, %rdx
	# Multiply temp ^1018 by 18 start
	movq %rdx, %rax
	movq $18, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1018 -> operand ^199
	# Result ^199 += base pointer ^1017
	addq %rsi, %rcx
	# LowerLoad(606:3).2: (^7) into i32 ^200
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [9 x [2 x i8]]
	# LowerGetelementptr(608:3): array/pointer-type, dynamic index -> ^202
	# index ^201 -> temp ^1020
	movq %rdx, %rsi
	# Multiply temp ^1020 by 2 start
	shlq $1, %rsi
	# Multiply end
	# temp ^1020 -> operand ^202
	movq %rsi, %rax
	# Result ^202 += base pointer ^199
	addq %rcx, %rax
	# LowerLoad(609:3).2: (^8) into i32 ^203
	movl (%r12), %ecx
	movslq %ecx, %rdx
	# tt = Pointer, type = [2 x i8]
	# LowerGetelementptr(611:3): array/pointer-type, dynamic index -> ^205
	# index ^204 -> temp ^1021
	movq %rdx, %rcx
	# Multiply temp ^1021 by 1 start
	# Multiply end
	# temp ^1021 -> operand ^205
	# Result ^205 += base pointer ^202
	addq %rax, %rcx
	# LowerLoad(612:3).2: (^205) into i8 ^206
	movb (%rcx), %al
	# LowerBasicConversion(613:3): i8 ^206 -> i64 ^207
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(614:3).2: (^9) into i32 ^208
	movl (%r13), %ecx
	# SetupCalls(615:3): move argument i64 ^207
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(615:3): move argument ptr @.str.26
	leaq .str.26(%rip), %rsi
	# SetupCalls(615:3): move argument i32 ^208
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(616:3).2: (^9) into i32 ^209
	movl (%r13), %eax
	# LowerIcmp(617:3): i32 ^209 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1282
	jmp .__main__M1319
	.__main__M1282:
	# LowerLoad(621:3).2: (^6) into i32 ^212
	movl (%r15), %eax
	# LowerLoad(622:3).2: (^7) into i32 ^213
	movl (%rbx), %ecx
	# LowerLoad(623:3).2: (^8) into i32 ^214
	movl (%r12), %r8d
	# SetupCalls(624:3): move argument ptr @.str.22
	leaq .str.22(%rip), %rdi
	# SetupCalls(624:3): move argument i32 ^212
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(624:3): move argument i32 ^213
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	# SetupCalls(624:3): move argument i32 ^214
	# Fixed movzx with 32-bit source operand
	movl %r8d, %ecx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(624:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M1319:
	# LowerLoad(631:3).2: (^8) into i32 ^218
	movl (%r12), %eax
	# LowerMath(632:3): ^218, 1 into i32 ^219
	addl $1, %eax
	# LowerStore(633:3).9: mov i32 ^219, (^8)
	movl %eax, (%r12)
	jmp .__main__M1186
	.__main__M1328:
	# LowerLoad(640:3).2: (^7) into i32 ^222
	movl (%rbx), %eax
	# LowerMath(641:3): ^222, 1 into i32 ^223
	addl $1, %eax
	# LowerStore(642:3).9: mov i32 ^223, (^7)
	movl %eax, (%rbx)
	jmp .__main__M1176
	.__main__M1337:
	# LowerLoad(649:3).2: (^6) into i32 ^226
	movl (%r15), %eax
	# LowerMath(650:3): ^226, 1 into i32 ^227
	addl $1, %eax
	# LowerStore(651:3).9: mov i32 ^227, (^6)
	movl %eax, (%r15)
	jmp .__main__M1166
	.__main__M1346:
	# LowerLoad(655:3).2: (^9) into i32 ^229
	movl (%r13), %eax
	# SetupCalls(656:3): move argument i64 -3
	movq $-3, %rdi
	# SetupCalls(656:3): move argument ptr @.str.27
	leaq .str.27(%rip), %rsi
	# SetupCalls(656:3): move argument i32 ^229
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(657:3).2: (^9) into i32 ^230
	movl (%r13), %eax
	# SetupCalls(658:3): move argument i64 6
	movq $6, %rdi
	# SetupCalls(658:3): move argument ptr @.str.28
	leaq .str.28(%rip), %rsi
	# SetupCalls(658:3): move argument i32 ^230
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(659:3).4: _ZL5g_496 into ^231
	movw _ZL5g_496(%rip), %ax
	# LowerBasicConversion(660:3): i16 ^231 -> i64 ^232
	# Truncate value to 16 bits
	andl $65535, %eax
	# LowerLoad(661:3).2: (^9) into i32 ^233
	movl (%r13), %ecx
	# SetupCalls(662:3): move argument i64 ^232
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(662:3): move argument ptr @.str.29
	leaq .str.29(%rip), %rsi
	# SetupCalls(662:3): move argument i32 ^233
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(663:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M1436:
	# LowerLoad(667:3).2: (^6) into i32 ^235
	movl (%r15), %eax
	# LowerIcmp(668:3): i32 ^235 vs. intlike 10
	cmpl $10, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1443
	jmp .__main__M1576
	.__main__M1443:
	# LowerStore(672:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M1446:
	# LowerLoad(676:3).2: (^7) into i32 ^239
	movl (%rbx), %eax
	# LowerIcmp(677:3): i32 ^239 vs. intlike 5
	cmpl $5, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1453
	jmp .__main__M1567
	.__main__M1453:
	# LowerLoad(681:3).2: (^6) into i32 ^242
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_505(%rip), %rsi
	# tt = Pointer, type = [10 x [5 x i64]]
	# LowerGetelementptr(683:3): array/pointer-type, dynamic index -> ^244
	# index ^243 -> temp ^1023
	movq %rcx, %rdx
	# Multiply temp ^1023 by 40 start
	movq %rdx, %rax
	movq $40, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1023 -> operand ^244
	# Result ^244 += base pointer ^1022
	addq %rsi, %rcx
	# LowerLoad(684:3).2: (^7) into i32 ^245
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [5 x i64]
	# LowerGetelementptr(686:3): array/pointer-type, dynamic index -> ^247
	# index ^246 -> temp ^1025
	movq %rdx, %rsi
	# Multiply temp ^1025 by 8 start
	shlq $3, %rsi
	# Multiply end
	# temp ^1025 -> operand ^247
	movq %rsi, %rax
	# Result ^247 += base pointer ^244
	addq %rcx, %rax
	# LowerLoad(687:3).2: (^247) into i64 ^248
	movq (%rax), %rcx
	# LowerLoad(688:3).2: (^9) into i32 ^249
	movl (%r13), %eax
	# SetupCalls(689:3): move argument i64 ^248
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(689:3): move argument ptr @.str.30
	leaq .str.30(%rip), %rsi
	# SetupCalls(689:3): move argument i32 ^249
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(690:3).2: (^9) into i32 ^250
	movl (%r13), %eax
	# LowerIcmp(691:3): i32 ^250 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1525
	jmp .__main__M1558
	.__main__M1525:
	# LowerLoad(695:3).2: (^6) into i32 ^253
	movl (%r15), %eax
	# LowerLoad(696:3).2: (^7) into i32 ^254
	movl (%rbx), %ecx
	# SetupCalls(697:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(697:3): move argument i32 ^253
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(697:3): move argument i32 ^254
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(697:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M1558:
	# LowerLoad(704:3).2: (^7) into i32 ^258
	movl (%rbx), %eax
	# LowerMath(705:3): ^258, 1 into i32 ^259
	addl $1, %eax
	# LowerStore(706:3).9: mov i32 ^259, (^7)
	movl %eax, (%rbx)
	jmp .__main__M1446
	.__main__M1567:
	# LowerLoad(713:3).2: (^6) into i32 ^262
	movl (%r15), %eax
	# LowerMath(714:3): ^262, 1 into i32 ^263
	addl $1, %eax
	# LowerStore(715:3).9: mov i32 ^263, (^6)
	movl %eax, (%r15)
	jmp .__main__M1436
	.__main__M1576:
	# LowerLoad(719:3).2: (^9) into i32 ^265
	movl (%r13), %eax
	# SetupCalls(720:3): move argument i64 8297812175028322530
	movabsq $8297812175028322530, %rcx
	movq %rcx, %rdi
	# SetupCalls(720:3): move argument ptr @.str.31
	leaq .str.31(%rip), %rsi
	# SetupCalls(720:3): move argument i32 ^265
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(721:3).2: (^9) into i32 ^266
	movl (%r13), %eax
	# SetupCalls(722:3): move argument i64 13
	movq $13, %rdi
	# SetupCalls(722:3): move argument ptr @.str.32
	leaq .str.32(%rip), %rsi
	# SetupCalls(722:3): move argument i32 ^266
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(723:3).2: (^9) into i32 ^267
	movl (%r13), %eax
	# SetupCalls(724:3): move argument i64 162
	movq $162, %rdi
	# SetupCalls(724:3): move argument ptr @.str.33
	leaq .str.33(%rip), %rsi
	# SetupCalls(724:3): move argument i32 ^267
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(725:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M1661:
	# LowerLoad(729:3).2: (^6) into i32 ^269
	movl (%r15), %eax
	# LowerIcmp(730:3): i32 ^269 vs. intlike 10
	cmpl $10, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1668
	jmp .__main__M1802
	.__main__M1668:
	# LowerStore(734:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M1671:
	# LowerLoad(738:3).2: (^7) into i32 ^273
	movl (%rbx), %eax
	# LowerIcmp(739:3): i32 ^273 vs. intlike 9
	cmpl $9, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1678
	jmp .__main__M1793
	.__main__M1678:
	# LowerLoad(743:3).2: (^6) into i32 ^276
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_628(%rip), %rsi
	# tt = Pointer, type = [10 x [9 x %union.U1]]
	# LowerGetelementptr(745:3): array/pointer-type, dynamic index -> ^278
	# index ^277 -> temp ^1027
	movq %rcx, %rdx
	# Multiply temp ^1027 by 72 start
	movq %rdx, %rax
	movq $72, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1027 -> operand ^278
	# Result ^278 += base pointer ^1026
	addq %rsi, %rcx
	# LowerLoad(746:3).2: (^7) into i32 ^279
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [9 x %union.U1]
	# LowerGetelementptr(748:3): array/pointer-type, dynamic index -> ^281
	# index ^280 -> temp ^1029
	movq %rdx, %rsi
	# Multiply temp ^1029 by 8 start
	shlq $3, %rsi
	# Multiply end
	# temp ^1029 -> operand ^281
	movq %rsi, %rax
	# Result ^281 += base pointer ^278
	addq %rcx, %rax
	# LowerLoad(749:3).2: (^281) into i8 ^282
	movb (%rax), %cl
	movsbq %cl, %rax
	# LowerLoad(751:3).2: (^9) into i32 ^284
	movl (%r13), %ecx
	# SetupCalls(752:3): move argument i64 ^283
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(752:3): move argument ptr @.str.34
	leaq .str.34(%rip), %rsi
	# SetupCalls(752:3): move argument i32 ^284
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(753:3).2: (^9) into i32 ^285
	movl (%r13), %eax
	# LowerIcmp(754:3): i32 ^285 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1751
	jmp .__main__M1784
	.__main__M1751:
	# LowerLoad(758:3).2: (^6) into i32 ^288
	movl (%r15), %eax
	# LowerLoad(759:3).2: (^7) into i32 ^289
	movl (%rbx), %ecx
	# SetupCalls(760:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(760:3): move argument i32 ^288
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(760:3): move argument i32 ^289
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(760:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M1784:
	# LowerLoad(767:3).2: (^7) into i32 ^293
	movl (%rbx), %eax
	# LowerMath(768:3): ^293, 1 into i32 ^294
	addl $1, %eax
	# LowerStore(769:3).9: mov i32 ^294, (^7)
	movl %eax, (%rbx)
	jmp .__main__M1671
	.__main__M1793:
	# LowerLoad(776:3).2: (^6) into i32 ^297
	movl (%r15), %eax
	# LowerMath(777:3): ^297, 1 into i32 ^298
	addl $1, %eax
	# LowerStore(778:3).9: mov i32 ^298, (^6)
	movl %eax, (%r15)
	jmp .__main__M1661
	.__main__M1802:
	# LowerStore(782:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M1805:
	# LowerLoad(786:3).2: (^6) into i32 ^301
	movl (%r15), %eax
	# LowerIcmp(787:3): i32 ^301 vs. intlike 1
	cmpl $1, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1812
	jmp .__main__M1904
	.__main__M1812:
	# LowerLoad(791:3).2: (^6) into i32 ^304
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_632(%rip), %rdx
	# tt = Pointer, type = [1 x i8]
	# LowerGetelementptr(793:3): array/pointer-type, dynamic index -> ^306
	# index ^305 -> temp ^1031
	movq %rcx, %rax
	# Multiply temp ^1031 by 1 start
	# Multiply end
	# temp ^1031 -> operand ^306
	# Result ^306 += base pointer ^1030
	addq %rdx, %rax
	# LowerLoad(794:3).2: (^306) into i8 ^307
	movb (%rax), %cl
	# LowerBasicConversion(795:3): i8 ^307 -> i64 ^308
	# Truncate value to 8 bits
	andl $255, %ecx
	# LowerLoad(796:3).2: (^9) into i32 ^309
	movl (%r13), %eax
	# SetupCalls(797:3): move argument i64 ^308
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(797:3): move argument ptr @.str.35
	leaq .str.35(%rip), %rsi
	# SetupCalls(797:3): move argument i32 ^309
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(798:3).2: (^9) into i32 ^310
	movl (%r13), %eax
	# LowerIcmp(799:3): i32 ^310 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M1866
	jmp .__main__M1895
	.__main__M1866:
	# LowerLoad(803:3).2: (^6) into i32 ^313
	movl (%r15), %eax
	# SetupCalls(804:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(804:3): move argument i32 ^313
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(804:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M1895:
	# LowerLoad(811:3).2: (^6) into i32 ^317
	movl (%r15), %eax
	# LowerMath(812:3): ^317, 1 into i32 ^318
	addl $1, %eax
	# LowerStore(813:3).9: mov i32 ^318, (^6)
	movl %eax, (%r15)
	jmp .__main__M1805
	.__main__M1904:
	# LowerLoad(817:3).4: _ZL5g_648 into ^320
	movb _ZL5g_648(%rip), %al
	movsbq %al, %rcx
	# LowerLoad(819:3).2: (^9) into i32 ^322
	movl (%r13), %eax
	# SetupCalls(820:3): move argument i64 ^321
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(820:3): move argument ptr @.str.36
	leaq .str.36(%rip), %rsi
	# SetupCalls(820:3): move argument i32 ^322
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(821:3).4: _ZL5g_745 into ^323
	movw _ZL5g_745(%rip), %ax
	movswq %ax, %rcx
	# LowerLoad(823:3).2: (^9) into i32 ^325
	movl (%r13), %eax
	# SetupCalls(824:3): move argument i64 ^324
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(824:3): move argument ptr @.str.37
	leaq .str.37(%rip), %rsi
	# SetupCalls(824:3): move argument i32 ^325
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(825:3).4: _ZL5g_845 into ^326
	movw _ZL5g_845(%rip), %ax
	movswq %ax, %rcx
	# LowerLoad(827:3).2: (^9) into i32 ^328
	movl (%r13), %eax
	# SetupCalls(828:3): move argument i64 ^327
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(828:3): move argument ptr @.str.38
	leaq .str.38(%rip), %rsi
	# SetupCalls(828:3): move argument i32 ^328
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(829:3).4: _ZL5g_889 into ^329
	movb _ZL5g_889(%rip), %al
	movsbq %al, %rcx
	# LowerLoad(831:3).2: (^9) into i32 ^331
	movl (%r13), %eax
	# SetupCalls(832:3): move argument i64 ^330
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(832:3): move argument ptr @.str.39
	leaq .str.39(%rip), %rsi
	# SetupCalls(832:3): move argument i32 ^331
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(833:3).4: _ZL5g_891 into ^332
	movl _ZL5g_891(%rip), %eax
	# LowerBasicConversion(834:3): i32 ^332 -> i64 ^333
	# LowerLoad(835:3).2: (^9) into i32 ^334
	movl (%r13), %ecx
	# SetupCalls(836:3): move argument i64 ^333
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(836:3): move argument ptr @.str.40
	leaq .str.40(%rip), %rsi
	# SetupCalls(836:3): move argument i32 ^334
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(837:3).4: _ZL5g_895 into ^335
	movl _ZL5g_895(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(839:3).2: (^9) into i32 ^337
	movl (%r13), %eax
	# SetupCalls(840:3): move argument i64 ^336
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(840:3): move argument ptr @.str.41
	leaq .str.41(%rip), %rsi
	# SetupCalls(840:3): move argument i32 ^337
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(841:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M2089:
	# LowerLoad(845:3).2: (^6) into i32 ^339
	movl (%r15), %eax
	# LowerIcmp(846:3): i32 ^339 vs. intlike 1
	cmpl $1, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2096
	jmp .__main__M2223
	.__main__M2096:
	# LowerStore(850:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M2099:
	# LowerLoad(854:3).2: (^7) into i32 ^343
	movl (%rbx), %eax
	# LowerIcmp(855:3): i32 ^343 vs. intlike 4
	cmpl $4, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2106
	jmp .__main__M2214
	.__main__M2106:
	# LowerLoad(859:3).2: (^6) into i32 ^346
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_896(%rip), %rsi
	# tt = Pointer, type = [1 x [4 x i32]]
	# LowerGetelementptr(861:3): array/pointer-type, dynamic index -> ^348
	# index ^347 -> temp ^1033
	movq %rcx, %rdx
	# Multiply temp ^1033 by 16 start
	shlq $4, %rdx
	# Multiply end
	# temp ^1033 -> operand ^348
	movq %rdx, %rax
	# Result ^348 += base pointer ^1032
	addq %rsi, %rax
	# LowerLoad(862:3).2: (^7) into i32 ^349
	movl (%rbx), %ecx
	movslq %ecx, %rdx
	# tt = Pointer, type = [4 x i32]
	# LowerGetelementptr(864:3): array/pointer-type, dynamic index -> ^351
	# index ^350 -> temp ^1034
	movq %rdx, %rsi
	# Multiply temp ^1034 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1034 -> operand ^351
	movq %rsi, %rcx
	# Result ^351 += base pointer ^348
	addq %rax, %rcx
	# LowerLoad(865:3).2: (^351) into i32 ^352
	movl (%rcx), %eax
	movslq %eax, %rcx
	# LowerLoad(867:3).2: (^9) into i32 ^354
	movl (%r13), %eax
	# SetupCalls(868:3): move argument i64 ^353
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(868:3): move argument ptr @.str.42
	leaq .str.42(%rip), %rsi
	# SetupCalls(868:3): move argument i32 ^354
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(869:3).2: (^9) into i32 ^355
	movl (%r13), %eax
	# LowerIcmp(870:3): i32 ^355 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2172
	jmp .__main__M2205
	.__main__M2172:
	# LowerLoad(874:3).2: (^6) into i32 ^358
	movl (%r15), %eax
	# LowerLoad(875:3).2: (^7) into i32 ^359
	movl (%rbx), %ecx
	# SetupCalls(876:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(876:3): move argument i32 ^358
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(876:3): move argument i32 ^359
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(876:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M2205:
	# LowerLoad(883:3).2: (^7) into i32 ^363
	movl (%rbx), %eax
	# LowerMath(884:3): ^363, 1 into i32 ^364
	addl $1, %eax
	# LowerStore(885:3).9: mov i32 ^364, (^7)
	movl %eax, (%rbx)
	jmp .__main__M2099
	.__main__M2214:
	# LowerLoad(892:3).2: (^6) into i32 ^367
	movl (%r15), %eax
	# LowerMath(893:3): ^367, 1 into i32 ^368
	addl $1, %eax
	# LowerStore(894:3).9: mov i32 ^368, (^6)
	movl %eax, (%r15)
	jmp .__main__M2089
	.__main__M2223:
	# LowerLoad(898:3).4: _ZL5g_897 into ^370
	movl _ZL5g_897(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(900:3).2: (^9) into i32 ^372
	movl (%r13), %eax
	# SetupCalls(901:3): move argument i64 ^371
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(901:3): move argument ptr @.str.43
	leaq .str.43(%rip), %rsi
	# SetupCalls(901:3): move argument i32 ^372
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(902:3).4: _ZL5g_898 into ^373
	movl _ZL5g_898(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(904:3).2: (^9) into i32 ^375
	movl (%r13), %eax
	# SetupCalls(905:3): move argument i64 ^374
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(905:3): move argument ptr @.str.44
	leaq .str.44(%rip), %rsi
	# SetupCalls(905:3): move argument i32 ^375
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(906:3).4: _ZL5g_899 into ^376
	movl _ZL5g_899(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(908:3).2: (^9) into i32 ^378
	movl (%r13), %eax
	# SetupCalls(909:3): move argument i64 ^377
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(909:3): move argument ptr @.str.45
	leaq .str.45(%rip), %rsi
	# SetupCalls(909:3): move argument i32 ^378
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(910:3).4: _ZL5g_900 into ^379
	movl _ZL5g_900(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(912:3).2: (^9) into i32 ^381
	movl (%r13), %eax
	# SetupCalls(913:3): move argument i64 ^380
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(913:3): move argument ptr @.str.46
	leaq .str.46(%rip), %rsi
	# SetupCalls(913:3): move argument i32 ^381
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(914:3).4: _ZL5g_901 into ^382
	movl _ZL5g_901(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(916:3).2: (^9) into i32 ^384
	movl (%r13), %eax
	# SetupCalls(917:3): move argument i64 ^383
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(917:3): move argument ptr @.str.47
	leaq .str.47(%rip), %rsi
	# SetupCalls(917:3): move argument i32 ^384
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(918:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M2377:
	# LowerLoad(922:3).2: (^6) into i32 ^386
	movl (%r15), %eax
	# LowerIcmp(923:3): i32 ^386 vs. intlike 6
	cmpl $6, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2384
	jmp .__main__M2518
	.__main__M2384:
	# LowerStore(927:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M2387:
	# LowerLoad(931:3).2: (^7) into i32 ^390
	movl (%rbx), %eax
	# LowerIcmp(932:3): i32 ^390 vs. intlike 9
	cmpl $9, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2394
	jmp .__main__M2509
	.__main__M2394:
	# LowerLoad(936:3).2: (^6) into i32 ^393
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_902(%rip), %rsi
	# tt = Pointer, type = [6 x [9 x i32]]
	# LowerGetelementptr(938:3): array/pointer-type, dynamic index -> ^395
	# index ^394 -> temp ^1036
	movq %rcx, %rdx
	# Multiply temp ^1036 by 36 start
	movq %rdx, %rax
	movq $36, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1036 -> operand ^395
	# Result ^395 += base pointer ^1035
	addq %rsi, %rcx
	# LowerLoad(939:3).2: (^7) into i32 ^396
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [9 x i32]
	# LowerGetelementptr(941:3): array/pointer-type, dynamic index -> ^398
	# index ^397 -> temp ^1038
	movq %rdx, %rsi
	# Multiply temp ^1038 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1038 -> operand ^398
	movq %rsi, %rax
	# Result ^398 += base pointer ^395
	addq %rcx, %rax
	# LowerLoad(942:3).2: (^398) into i32 ^399
	movl (%rax), %ecx
	movslq %ecx, %rax
	# LowerLoad(944:3).2: (^9) into i32 ^401
	movl (%r13), %ecx
	# SetupCalls(945:3): move argument i64 ^400
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(945:3): move argument ptr @.str.48
	leaq .str.48(%rip), %rsi
	# SetupCalls(945:3): move argument i32 ^401
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(946:3).2: (^9) into i32 ^402
	movl (%r13), %eax
	# LowerIcmp(947:3): i32 ^402 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2467
	jmp .__main__M2500
	.__main__M2467:
	# LowerLoad(951:3).2: (^6) into i32 ^405
	movl (%r15), %eax
	# LowerLoad(952:3).2: (^7) into i32 ^406
	movl (%rbx), %ecx
	# SetupCalls(953:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(953:3): move argument i32 ^405
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(953:3): move argument i32 ^406
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(953:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M2500:
	# LowerLoad(960:3).2: (^7) into i32 ^410
	movl (%rbx), %eax
	# LowerMath(961:3): ^410, 1 into i32 ^411
	addl $1, %eax
	# LowerStore(962:3).9: mov i32 ^411, (^7)
	movl %eax, (%rbx)
	jmp .__main__M2387
	.__main__M2509:
	# LowerLoad(969:3).2: (^6) into i32 ^414
	movl (%r15), %eax
	# LowerMath(970:3): ^414, 1 into i32 ^415
	addl $1, %eax
	# LowerStore(971:3).9: mov i32 ^415, (^6)
	movl %eax, (%r15)
	jmp .__main__M2377
	.__main__M2518:
	# LowerLoad(975:3).4: _ZL5g_903 into ^417
	movl _ZL5g_903(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(977:3).2: (^9) into i32 ^419
	movl (%r13), %eax
	# SetupCalls(978:3): move argument i64 ^418
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(978:3): move argument ptr @.str.49
	leaq .str.49(%rip), %rsi
	# SetupCalls(978:3): move argument i32 ^419
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(979:3).4: _ZL5g_904 into ^420
	movl _ZL5g_904(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(981:3).2: (^9) into i32 ^422
	movl (%r13), %eax
	# SetupCalls(982:3): move argument i64 ^421
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(982:3): move argument ptr @.str.50
	leaq .str.50(%rip), %rsi
	# SetupCalls(982:3): move argument i32 ^422
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(983:3).4: _ZL5g_905 into ^423
	movl _ZL5g_905(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(985:3).2: (^9) into i32 ^425
	movl (%r13), %eax
	# SetupCalls(986:3): move argument i64 ^424
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(986:3): move argument ptr @.str.51
	leaq .str.51(%rip), %rsi
	# SetupCalls(986:3): move argument i32 ^425
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(987:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M2611:
	# LowerLoad(991:3).2: (^6) into i32 ^427
	movl (%r15), %eax
	# LowerIcmp(992:3): i32 ^427 vs. intlike 10
	cmpl $10, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2618
	jmp .__main__M2789
	.__main__M2618:
	# LowerStore(996:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M2621:
	# LowerLoad(1000:3).2: (^7) into i32 ^431
	movl (%rbx), %eax
	# LowerIcmp(1001:3): i32 ^431 vs. intlike 9
	cmpl $9, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2628
	jmp .__main__M2780
	.__main__M2628:
	# LowerStore(1005:3).3: mov $imm, (^8)
	movl $0, (%r12)
	.__main__M2631:
	# LowerLoad(1009:3).2: (^8) into i32 ^435
	movl (%r12), %eax
	# LowerIcmp(1010:3): i32 ^435 vs. intlike 2
	cmpl $2, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2638
	jmp .__main__M2771
	.__main__M2638:
	# LowerLoad(1014:3).2: (^6) into i32 ^438
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL5g_906(%rip), %rsi
	# tt = Pointer, type = [10 x [9 x [2 x i32]]]
	# LowerGetelementptr(1016:3): array/pointer-type, dynamic index -> ^440
	# index ^439 -> temp ^1040
	movq %rcx, %rdx
	# Multiply temp ^1040 by 72 start
	movq %rdx, %rax
	movq $72, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1040 -> operand ^440
	# Result ^440 += base pointer ^1039
	addq %rsi, %rcx
	# LowerLoad(1017:3).2: (^7) into i32 ^441
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [9 x [2 x i32]]
	# LowerGetelementptr(1019:3): array/pointer-type, dynamic index -> ^443
	# index ^442 -> temp ^1042
	movq %rdx, %rsi
	# Multiply temp ^1042 by 8 start
	shlq $3, %rsi
	# Multiply end
	# temp ^1042 -> operand ^443
	movq %rsi, %rax
	# Result ^443 += base pointer ^440
	addq %rcx, %rax
	# LowerLoad(1020:3).2: (^8) into i32 ^444
	movl (%r12), %ecx
	movslq %ecx, %rdx
	# tt = Pointer, type = [2 x i32]
	# LowerGetelementptr(1022:3): array/pointer-type, dynamic index -> ^446
	# index ^445 -> temp ^1043
	movq %rdx, %rsi
	# Multiply temp ^1043 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1043 -> operand ^446
	movq %rsi, %rcx
	# Result ^446 += base pointer ^443
	addq %rax, %rcx
	# LowerLoad(1023:3).2: (^446) into i32 ^447
	movl (%rcx), %eax
	movslq %eax, %rcx
	# LowerLoad(1025:3).2: (^9) into i32 ^449
	movl (%r13), %eax
	# SetupCalls(1026:3): move argument i64 ^448
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1026:3): move argument ptr @.str.52
	leaq .str.52(%rip), %rsi
	# SetupCalls(1026:3): move argument i32 ^449
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1027:3).2: (^9) into i32 ^450
	movl (%r13), %eax
	# LowerIcmp(1028:3): i32 ^450 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M2725
	jmp .__main__M2762
	.__main__M2725:
	# LowerLoad(1032:3).2: (^6) into i32 ^453
	movl (%r15), %eax
	# LowerLoad(1033:3).2: (^7) into i32 ^454
	movl (%rbx), %ecx
	# LowerLoad(1034:3).2: (^8) into i32 ^455
	movl (%r12), %r8d
	# SetupCalls(1035:3): move argument ptr @.str.22
	leaq .str.22(%rip), %rdi
	# SetupCalls(1035:3): move argument i32 ^453
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(1035:3): move argument i32 ^454
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	# SetupCalls(1035:3): move argument i32 ^455
	# Fixed movzx with 32-bit source operand
	movl %r8d, %ecx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1035:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M2762:
	# LowerLoad(1042:3).2: (^8) into i32 ^459
	movl (%r12), %eax
	# LowerMath(1043:3): ^459, 1 into i32 ^460
	addl $1, %eax
	# LowerStore(1044:3).9: mov i32 ^460, (^8)
	movl %eax, (%r12)
	jmp .__main__M2631
	.__main__M2771:
	# LowerLoad(1051:3).2: (^7) into i32 ^463
	movl (%rbx), %eax
	# LowerMath(1052:3): ^463, 1 into i32 ^464
	addl $1, %eax
	# LowerStore(1053:3).9: mov i32 ^464, (^7)
	movl %eax, (%rbx)
	jmp .__main__M2621
	.__main__M2780:
	# LowerLoad(1060:3).2: (^6) into i32 ^467
	movl (%r15), %eax
	# LowerMath(1061:3): ^467, 1 into i32 ^468
	addl $1, %eax
	# LowerStore(1062:3).9: mov i32 ^468, (^6)
	movl %eax, (%r15)
	jmp .__main__M2611
	.__main__M2789:
	# LowerLoad(1066:3).4: _ZL5g_907 into ^470
	movl _ZL5g_907(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(1068:3).2: (^9) into i32 ^472
	movl (%r13), %eax
	# SetupCalls(1069:3): move argument i64 ^471
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1069:3): move argument ptr @.str.53
	leaq .str.53(%rip), %rsi
	# SetupCalls(1069:3): move argument i32 ^472
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1070:3).4: _ZL5g_908 into ^473
	movl _ZL5g_908(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(1072:3).2: (^9) into i32 ^475
	movl (%r13), %eax
	# SetupCalls(1073:3): move argument i64 ^474
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1073:3): move argument ptr @.str.54
	leaq .str.54(%rip), %rsi
	# SetupCalls(1073:3): move argument i32 ^475
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1074:3).4: _ZL5g_909 into ^476
	movl _ZL5g_909(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(1076:3).2: (^9) into i32 ^478
	movl (%r13), %eax
	# SetupCalls(1077:3): move argument i64 ^477
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1077:3): move argument ptr @.str.55
	leaq .str.55(%rip), %rsi
	# SetupCalls(1077:3): move argument i32 ^478
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1078:3).4: _ZL5g_910 into ^479
	movl _ZL5g_910(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(1080:3).2: (^9) into i32 ^481
	movl (%r13), %eax
	# SetupCalls(1081:3): move argument i64 ^480
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1081:3): move argument ptr @.str.56
	leaq .str.56(%rip), %rsi
	# SetupCalls(1081:3): move argument i32 ^481
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1082:3).4: _ZL5g_911 into ^482
	movl _ZL5g_911(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(1084:3).2: (^9) into i32 ^484
	movl (%r13), %eax
	# SetupCalls(1085:3): move argument i64 ^483
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1085:3): move argument ptr @.str.57
	leaq .str.57(%rip), %rsi
	# SetupCalls(1085:3): move argument i32 ^484
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1086:3).4: _ZL5g_912 into ^485
	movl _ZL5g_912(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(1088:3).2: (^9) into i32 ^487
	movl (%r13), %eax
	# SetupCalls(1089:3): move argument i64 ^486
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1089:3): move argument ptr @.str.58
	leaq .str.58(%rip), %rsi
	# SetupCalls(1089:3): move argument i32 ^487
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1090:3).4: _ZL5g_913 into ^488
	movl _ZL5g_913(%rip), %eax
	movslq %eax, %rcx
	# LowerLoad(1092:3).2: (^9) into i32 ^490
	movl (%r13), %eax
	# SetupCalls(1093:3): move argument i64 ^489
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1093:3): move argument ptr @.str.59
	leaq .str.59(%rip), %rsi
	# SetupCalls(1093:3): move argument i32 ^490
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1094:3).4: _ZL5g_917 into ^491
	movl _ZL5g_917(%rip), %eax
	# LowerBasicConversion(1095:3): i32 ^491 -> i64 ^492
	# LowerLoad(1096:3).2: (^9) into i32 ^493
	movl (%r13), %ecx
	# SetupCalls(1097:3): move argument i64 ^492
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1097:3): move argument ptr @.str.60
	leaq .str.60(%rip), %rsi
	# SetupCalls(1097:3): move argument i32 ^493
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1098:3).4: _ZL5g_966 into ^494
	movq _ZL5g_966(%rip), %rax
	# LowerLoad(1099:3).2: (^9) into i32 ^495
	movl (%r13), %ecx
	# SetupCalls(1100:3): move argument i64 ^494
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1100:3): move argument ptr @.str.61
	leaq .str.61(%rip), %rsi
	# SetupCalls(1100:3): move argument i32 ^495
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1101:3).4: _ZL5g_981 into ^496
	movq _ZL5g_981(%rip), %rax
	# LowerLoad(1102:3).2: (^9) into i32 ^497
	movl (%r13), %ecx
	# SetupCalls(1103:3): move argument i64 ^496
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1103:3): move argument ptr @.str.62
	leaq .str.62(%rip), %rsi
	# SetupCalls(1103:3): move argument i32 ^497
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1104:3).2: (^9) into i32 ^498
	movl (%r13), %eax
	# SetupCalls(1105:3): move argument i64 6610021086835380521
	movabsq $6610021086835380521, %rcx
	movq %rcx, %rdi
	# SetupCalls(1105:3): move argument ptr @.str.63
	leaq .str.63(%rip), %rsi
	# SetupCalls(1105:3): move argument i32 ^498
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1106:3).4: _ZL6g_1114 into ^499
	movb _ZL6g_1114(%rip), %al
	# LowerBasicConversion(1107:3): i8 ^499 -> i64 ^500
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1108:3).2: (^9) into i32 ^501
	movl (%r13), %ecx
	# SetupCalls(1109:3): move argument i64 ^500
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1109:3): move argument ptr @.str.64
	leaq .str.64(%rip), %rsi
	# SetupCalls(1109:3): move argument i32 ^501
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1110:3).4: _ZL6g_1115 into ^502
	movb _ZL6g_1115(%rip), %al
	# LowerBasicConversion(1111:3): i8 ^502 -> i64 ^503
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1112:3).2: (^9) into i32 ^504
	movl (%r13), %ecx
	# SetupCalls(1113:3): move argument i64 ^503
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1113:3): move argument ptr @.str.65
	leaq .str.65(%rip), %rsi
	# SetupCalls(1113:3): move argument i32 ^504
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1114:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M3187:
	# LowerLoad(1118:3).2: (^6) into i32 ^506
	movl (%r15), %eax
	# LowerIcmp(1119:3): i32 ^506 vs. intlike 10
	cmpl $10, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3194
	jmp .__main__M3286
	.__main__M3194:
	# LowerLoad(1123:3).2: (^6) into i32 ^509
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1116(%rip), %rdx
	# tt = Pointer, type = [10 x i8]
	# LowerGetelementptr(1125:3): array/pointer-type, dynamic index -> ^511
	# index ^510 -> temp ^1045
	movq %rcx, %rax
	# Multiply temp ^1045 by 1 start
	# Multiply end
	# temp ^1045 -> operand ^511
	# Result ^511 += base pointer ^1044
	addq %rdx, %rax
	# LowerLoad(1126:3).2: (^511) into i8 ^512
	movb (%rax), %cl
	# LowerBasicConversion(1127:3): i8 ^512 -> i64 ^513
	# Truncate value to 8 bits
	andl $255, %ecx
	# LowerLoad(1128:3).2: (^9) into i32 ^514
	movl (%r13), %eax
	# SetupCalls(1129:3): move argument i64 ^513
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1129:3): move argument ptr @.str.66
	leaq .str.66(%rip), %rsi
	# SetupCalls(1129:3): move argument i32 ^514
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1130:3).2: (^9) into i32 ^515
	movl (%r13), %eax
	# LowerIcmp(1131:3): i32 ^515 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3248
	jmp .__main__M3277
	.__main__M3248:
	# LowerLoad(1135:3).2: (^6) into i32 ^518
	movl (%r15), %eax
	# SetupCalls(1136:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(1136:3): move argument i32 ^518
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1136:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M3277:
	# LowerLoad(1143:3).2: (^6) into i32 ^522
	movl (%r15), %eax
	# LowerMath(1144:3): ^522, 1 into i32 ^523
	addl $1, %eax
	# LowerStore(1145:3).9: mov i32 ^523, (^6)
	movl %eax, (%r15)
	jmp .__main__M3187
	.__main__M3286:
	# LowerLoad(1149:3).4: _ZL6g_1117 into ^525
	movb _ZL6g_1117(%rip), %al
	# LowerBasicConversion(1150:3): i8 ^525 -> i64 ^526
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1151:3).2: (^9) into i32 ^527
	movl (%r13), %ecx
	# SetupCalls(1152:3): move argument i64 ^526
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1152:3): move argument ptr @.str.67
	leaq .str.67(%rip), %rsi
	# SetupCalls(1152:3): move argument i32 ^527
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1153:3).4: _ZL6g_1118 into ^528
	movb _ZL6g_1118(%rip), %al
	# LowerBasicConversion(1154:3): i8 ^528 -> i64 ^529
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1155:3).2: (^9) into i32 ^530
	movl (%r13), %ecx
	# SetupCalls(1156:3): move argument i64 ^529
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1156:3): move argument ptr @.str.68
	leaq .str.68(%rip), %rsi
	# SetupCalls(1156:3): move argument i32 ^530
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1157:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M3355:
	# LowerLoad(1161:3).2: (^6) into i32 ^532
	movl (%r15), %eax
	# LowerIcmp(1162:3): i32 ^532 vs. intlike 10
	cmpl $10, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3362
	jmp .__main__M3498
	.__main__M3362:
	# LowerStore(1166:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M3365:
	# LowerLoad(1170:3).2: (^7) into i32 ^536
	movl (%rbx), %eax
	# LowerIcmp(1171:3): i32 ^536 vs. intlike 10
	cmpl $10, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3372
	jmp .__main__M3489
	.__main__M3372:
	# LowerLoad(1175:3).2: (^6) into i32 ^539
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1119(%rip), %rsi
	# tt = Pointer, type = [10 x [10 x i8]]
	# LowerGetelementptr(1177:3): array/pointer-type, dynamic index -> ^541
	# index ^540 -> temp ^1047
	movq %rcx, %rdx
	# Multiply temp ^1047 by 10 start
	movq %rdx, %rax
	movq $10, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1047 -> operand ^541
	# Result ^541 += base pointer ^1046
	addq %rsi, %rcx
	# LowerLoad(1178:3).2: (^7) into i32 ^542
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [10 x i8]
	# LowerGetelementptr(1180:3): array/pointer-type, dynamic index -> ^544
	# index ^543 -> temp ^1049
	movq %rdx, %rax
	# Multiply temp ^1049 by 1 start
	# Multiply end
	# temp ^1049 -> operand ^544
	# Result ^544 += base pointer ^541
	addq %rcx, %rax
	# LowerLoad(1181:3).2: (^544) into i8 ^545
	movb (%rax), %cl
	# LowerBasicConversion(1182:3): i8 ^545 -> i64 ^546
	# Truncate value to 8 bits
	andl $255, %ecx
	# LowerLoad(1183:3).2: (^9) into i32 ^547
	movl (%r13), %eax
	# SetupCalls(1184:3): move argument i64 ^546
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1184:3): move argument ptr @.str.69
	leaq .str.69(%rip), %rsi
	# SetupCalls(1184:3): move argument i32 ^547
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1185:3).2: (^9) into i32 ^548
	movl (%r13), %eax
	# LowerIcmp(1186:3): i32 ^548 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3447
	jmp .__main__M3480
	.__main__M3447:
	# LowerLoad(1190:3).2: (^6) into i32 ^551
	movl (%r15), %eax
	# LowerLoad(1191:3).2: (^7) into i32 ^552
	movl (%rbx), %ecx
	# SetupCalls(1192:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(1192:3): move argument i32 ^551
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(1192:3): move argument i32 ^552
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1192:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M3480:
	# LowerLoad(1199:3).2: (^7) into i32 ^556
	movl (%rbx), %eax
	# LowerMath(1200:3): ^556, 1 into i32 ^557
	addl $1, %eax
	# LowerStore(1201:3).9: mov i32 ^557, (^7)
	movl %eax, (%rbx)
	jmp .__main__M3365
	.__main__M3489:
	# LowerLoad(1208:3).2: (^6) into i32 ^560
	movl (%r15), %eax
	# LowerMath(1209:3): ^560, 1 into i32 ^561
	addl $1, %eax
	# LowerStore(1210:3).9: mov i32 ^561, (^6)
	movl %eax, (%r15)
	jmp .__main__M3355
	.__main__M3498:
	# LowerLoad(1214:3).4: _ZL6g_1120 into ^563
	movb _ZL6g_1120(%rip), %al
	# LowerBasicConversion(1215:3): i8 ^563 -> i64 ^564
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1216:3).2: (^9) into i32 ^565
	movl (%r13), %ecx
	# SetupCalls(1217:3): move argument i64 ^564
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1217:3): move argument ptr @.str.70
	leaq .str.70(%rip), %rsi
	# SetupCalls(1217:3): move argument i32 ^565
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1218:3).4: _ZL6g_1121 into ^566
	movb _ZL6g_1121(%rip), %al
	# LowerBasicConversion(1219:3): i8 ^566 -> i64 ^567
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1220:3).2: (^9) into i32 ^568
	movl (%r13), %ecx
	# SetupCalls(1221:3): move argument i64 ^567
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1221:3): move argument ptr @.str.71
	leaq .str.71(%rip), %rsi
	# SetupCalls(1221:3): move argument i32 ^568
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1222:3).4: _ZL6g_1122 into ^569
	movb _ZL6g_1122(%rip), %al
	# LowerBasicConversion(1223:3): i8 ^569 -> i64 ^570
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1224:3).2: (^9) into i32 ^571
	movl (%r13), %ecx
	# SetupCalls(1225:3): move argument i64 ^570
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1225:3): move argument ptr @.str.72
	leaq .str.72(%rip), %rsi
	# SetupCalls(1225:3): move argument i32 ^571
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1226:3).4: _ZL6g_1123 into ^572
	movb _ZL6g_1123(%rip), %al
	# LowerBasicConversion(1227:3): i8 ^572 -> i64 ^573
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1228:3).2: (^9) into i32 ^574
	movl (%r13), %ecx
	# SetupCalls(1229:3): move argument i64 ^573
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1229:3): move argument ptr @.str.73
	leaq .str.73(%rip), %rsi
	# SetupCalls(1229:3): move argument i32 ^574
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1230:3).4: _ZL6g_1124 into ^575
	movb _ZL6g_1124(%rip), %al
	# LowerBasicConversion(1231:3): i8 ^575 -> i64 ^576
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1232:3).2: (^9) into i32 ^577
	movl (%r13), %ecx
	# SetupCalls(1233:3): move argument i64 ^576
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1233:3): move argument ptr @.str.74
	leaq .str.74(%rip), %rsi
	# SetupCalls(1233:3): move argument i32 ^577
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1234:3).4: _ZL6g_1125 into ^578
	movb _ZL6g_1125(%rip), %al
	# LowerBasicConversion(1235:3): i8 ^578 -> i64 ^579
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1236:3).2: (^9) into i32 ^580
	movl (%r13), %ecx
	# SetupCalls(1237:3): move argument i64 ^579
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1237:3): move argument ptr @.str.75
	leaq .str.75(%rip), %rsi
	# SetupCalls(1237:3): move argument i32 ^580
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1238:3).4: _ZL6g_1126 into ^581
	movb _ZL6g_1126(%rip), %al
	# LowerBasicConversion(1239:3): i8 ^581 -> i64 ^582
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1240:3).2: (^9) into i32 ^583
	movl (%r13), %ecx
	# SetupCalls(1241:3): move argument i64 ^582
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1241:3): move argument ptr @.str.76
	leaq .str.76(%rip), %rsi
	# SetupCalls(1241:3): move argument i32 ^583
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1242:3).4: _ZL6g_1127 into ^584
	movb _ZL6g_1127(%rip), %al
	# LowerBasicConversion(1243:3): i8 ^584 -> i64 ^585
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1244:3).2: (^9) into i32 ^586
	movl (%r13), %ecx
	# SetupCalls(1245:3): move argument i64 ^585
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1245:3): move argument ptr @.str.77
	leaq .str.77(%rip), %rsi
	# SetupCalls(1245:3): move argument i32 ^586
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1246:3).4: _ZL6g_1128 into ^587
	movb _ZL6g_1128(%rip), %al
	# LowerBasicConversion(1247:3): i8 ^587 -> i64 ^588
	# Truncate value to 8 bits
	andl $255, %eax
	# LowerLoad(1248:3).2: (^9) into i32 ^589
	movl (%r13), %ecx
	# SetupCalls(1249:3): move argument i64 ^588
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1249:3): move argument ptr @.str.78
	leaq .str.78(%rip), %rsi
	# SetupCalls(1249:3): move argument i32 ^589
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1250:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M3799:
	# LowerLoad(1254:3).2: (^6) into i32 ^591
	movl (%r15), %eax
	# LowerIcmp(1255:3): i32 ^591 vs. intlike 6
	cmpl $6, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3806
	jmp .__main__M3932
	.__main__M3806:
	# LowerStore(1259:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M3809:
	# LowerLoad(1263:3).2: (^7) into i32 ^595
	movl (%rbx), %eax
	# LowerIcmp(1264:3): i32 ^595 vs. intlike 1
	cmpl $1, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3816
	jmp .__main__M3923
	.__main__M3816:
	# LowerLoad(1268:3).2: (^6) into i32 ^598
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1162(%rip), %rsi
	# tt = Pointer, type = [6 x [1 x i64]]
	# LowerGetelementptr(1270:3): array/pointer-type, dynamic index -> ^600
	# index ^599 -> temp ^1051
	movq %rcx, %rdx
	# Multiply temp ^1051 by 8 start
	shlq $3, %rdx
	# Multiply end
	# temp ^1051 -> operand ^600
	movq %rdx, %rax
	# Result ^600 += base pointer ^1050
	addq %rsi, %rax
	# LowerLoad(1271:3).2: (^7) into i32 ^601
	movl (%rbx), %ecx
	movslq %ecx, %rdx
	# tt = Pointer, type = [1 x i64]
	# LowerGetelementptr(1273:3): array/pointer-type, dynamic index -> ^603
	# index ^602 -> temp ^1052
	movq %rdx, %rsi
	# Multiply temp ^1052 by 8 start
	shlq $3, %rsi
	# Multiply end
	# temp ^1052 -> operand ^603
	movq %rsi, %rcx
	# Result ^603 += base pointer ^600
	addq %rax, %rcx
	# LowerLoad(1274:3).2: (^603) into i64 ^604
	movq (%rcx), %rax
	# LowerLoad(1275:3).2: (^9) into i32 ^605
	movl (%r13), %ecx
	# SetupCalls(1276:3): move argument i64 ^604
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1276:3): move argument ptr @.str.79
	leaq .str.79(%rip), %rsi
	# SetupCalls(1276:3): move argument i32 ^605
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1277:3).2: (^9) into i32 ^606
	movl (%r13), %eax
	# LowerIcmp(1278:3): i32 ^606 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3881
	jmp .__main__M3914
	.__main__M3881:
	# LowerLoad(1282:3).2: (^6) into i32 ^609
	movl (%r15), %eax
	# LowerLoad(1283:3).2: (^7) into i32 ^610
	movl (%rbx), %ecx
	# SetupCalls(1284:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(1284:3): move argument i32 ^609
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(1284:3): move argument i32 ^610
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1284:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M3914:
	# LowerLoad(1291:3).2: (^7) into i32 ^614
	movl (%rbx), %eax
	# LowerMath(1292:3): ^614, 1 into i32 ^615
	addl $1, %eax
	# LowerStore(1293:3).9: mov i32 ^615, (^7)
	movl %eax, (%rbx)
	jmp .__main__M3809
	.__main__M3923:
	# LowerLoad(1300:3).2: (^6) into i32 ^618
	movl (%r15), %eax
	# LowerMath(1301:3): ^618, 1 into i32 ^619
	addl $1, %eax
	# LowerStore(1302:3).9: mov i32 ^619, (^6)
	movl %eax, (%r15)
	jmp .__main__M3799
	.__main__M3932:
	# LowerLoad(1306:3).2: (^9) into i32 ^621
	movl (%r13), %eax
	# SetupCalls(1307:3): move argument i64 9
	movq $9, %rdi
	# SetupCalls(1307:3): move argument ptr @.str.80
	leaq .str.80(%rip), %rsi
	# SetupCalls(1307:3): move argument i32 ^621
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1308:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M3962:
	# LowerLoad(1312:3).2: (^6) into i32 ^623
	movl (%r15), %eax
	# LowerIcmp(1313:3): i32 ^623 vs. intlike 4
	cmpl $4, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M3969
	jmp .__main__M4058
	.__main__M3969:
	# LowerLoad(1317:3).2: (^6) into i32 ^626
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1254(%rip), %rdx
	# tt = Pointer, type = [4 x %union.U2]
	# LowerGetelementptr(1319:3): array/pointer-type, dynamic index -> ^628
	# index ^627 -> temp ^1054
	movq %rcx, %rsi
	# Multiply temp ^1054 by 8 start
	shlq $3, %rsi
	# Multiply end
	# temp ^1054 -> operand ^628
	movq %rsi, %rax
	# Result ^628 += base pointer ^1053
	addq %rdx, %rax
	# LowerLoad(1320:3).2: (^628) into i64 ^629
	movq (%rax), %rcx
	# LowerLoad(1321:3).2: (^9) into i32 ^630
	movl (%r13), %eax
	# SetupCalls(1322:3): move argument i64 ^629
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1322:3): move argument ptr @.str.81
	leaq .str.81(%rip), %rsi
	# SetupCalls(1322:3): move argument i32 ^630
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1323:3).2: (^9) into i32 ^631
	movl (%r13), %eax
	# LowerIcmp(1324:3): i32 ^631 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4020
	jmp .__main__M4049
	.__main__M4020:
	# LowerLoad(1328:3).2: (^6) into i32 ^634
	movl (%r15), %eax
	# SetupCalls(1329:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(1329:3): move argument i32 ^634
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1329:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M4049:
	# LowerLoad(1336:3).2: (^6) into i32 ^638
	movl (%r15), %eax
	# LowerMath(1337:3): ^638, 1 into i32 ^639
	addl $1, %eax
	# LowerStore(1338:3).9: mov i32 ^639, (^6)
	movl %eax, (%r15)
	jmp .__main__M3962
	.__main__M4058:
	# LowerLoad(1342:3).4: _ZL6g_1263 into ^641
	movl _ZL6g_1263(%rip), %eax
	# LowerBasicConversion(1343:3): i32 ^641 -> i64 ^642
	# LowerLoad(1344:3).2: (^9) into i32 ^643
	movl (%r13), %ecx
	# SetupCalls(1345:3): move argument i64 ^642
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1345:3): move argument ptr @.str.82
	leaq .str.82(%rip), %rsi
	# SetupCalls(1345:3): move argument i32 ^643
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1346:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M4092:
	# LowerLoad(1350:3).2: (^6) into i32 ^645
	movl (%r15), %eax
	# LowerIcmp(1351:3): i32 ^645 vs. intlike 4
	cmpl $4, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4099
	jmp .__main__M4188
	.__main__M4099:
	# LowerLoad(1355:3).2: (^6) into i32 ^648
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1393(%rip), %rdx
	# tt = Pointer, type = [4 x %union.U2]
	# LowerGetelementptr(1357:3): array/pointer-type, dynamic index -> ^650
	# index ^649 -> temp ^1056
	movq %rcx, %rsi
	# Multiply temp ^1056 by 8 start
	shlq $3, %rsi
	# Multiply end
	# temp ^1056 -> operand ^650
	movq %rsi, %rax
	# Result ^650 += base pointer ^1055
	addq %rdx, %rax
	# LowerLoad(1358:3).2: (^650) into i64 ^651
	movq (%rax), %rcx
	# LowerLoad(1359:3).2: (^9) into i32 ^652
	movl (%r13), %eax
	# SetupCalls(1360:3): move argument i64 ^651
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1360:3): move argument ptr @.str.83
	leaq .str.83(%rip), %rsi
	# SetupCalls(1360:3): move argument i32 ^652
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1361:3).2: (^9) into i32 ^653
	movl (%r13), %eax
	# LowerIcmp(1362:3): i32 ^653 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4150
	jmp .__main__M4179
	.__main__M4150:
	# LowerLoad(1366:3).2: (^6) into i32 ^656
	movl (%r15), %eax
	# SetupCalls(1367:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(1367:3): move argument i32 ^656
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1367:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M4179:
	# LowerLoad(1374:3).2: (^6) into i32 ^660
	movl (%r15), %eax
	# LowerMath(1375:3): ^660, 1 into i32 ^661
	addl $1, %eax
	# LowerStore(1376:3).9: mov i32 ^661, (^6)
	movl %eax, (%r15)
	jmp .__main__M4092
	.__main__M4188:
	# LowerLoad(1380:3).4: _ZL6g_1395 into ^663
	movq _ZL6g_1395(%rip), %rax
	# LowerLoad(1381:3).2: (^9) into i32 ^664
	movl (%r13), %ecx
	# SetupCalls(1382:3): move argument i64 ^663
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1382:3): move argument ptr @.str.84
	leaq .str.84(%rip), %rsi
	# SetupCalls(1382:3): move argument i32 ^664
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1383:3).4: _ZL6g_1425 into ^665
	movw _ZL6g_1425(%rip), %ax
	movswq %ax, %rcx
	# LowerLoad(1385:3).2: (^9) into i32 ^667
	movl (%r13), %eax
	# SetupCalls(1386:3): move argument i64 ^666
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1386:3): move argument ptr @.str.85
	leaq .str.85(%rip), %rsi
	# SetupCalls(1386:3): move argument i32 ^667
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1387:3).4: _ZL6g_1455 into ^668
	movl _ZL6g_1455(%rip), %eax
	# LowerBasicConversion(1388:3): i32 ^668 -> i64 ^669
	# LowerLoad(1389:3).2: (^9) into i32 ^670
	movl (%r13), %ecx
	# SetupCalls(1390:3): move argument i64 ^669
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1390:3): move argument ptr @.str.86
	leaq .str.86(%rip), %rsi
	# SetupCalls(1390:3): move argument i32 ^670
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1391:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M4281:
	# LowerLoad(1395:3).2: (^6) into i32 ^672
	movl (%r15), %eax
	# LowerIcmp(1396:3): i32 ^672 vs. intlike 7
	cmpl $7, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4288
	jmp .__main__M4379
	.__main__M4288:
	# LowerLoad(1400:3).2: (^6) into i32 ^675
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1483(%rip), %rdx
	# tt = Pointer, type = [7 x %union.U4]
	# LowerGetelementptr(1402:3): array/pointer-type, dynamic index -> ^677
	# index ^676 -> temp ^1058
	movq %rcx, %rsi
	# Multiply temp ^1058 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1058 -> operand ^677
	movq %rsi, %rax
	# Result ^677 += base pointer ^1057
	addq %rdx, %rax
	# LowerLoad(1403:3).2: (^677) into i32 ^678
	movl (%rax), %ecx
	# LowerBasicConversion(1404:3): i32 ^678 -> i64 ^679
	# LowerLoad(1405:3).2: (^9) into i32 ^680
	movl (%r13), %eax
	# SetupCalls(1406:3): move argument i64 ^679
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1406:3): move argument ptr @.str.87
	leaq .str.87(%rip), %rsi
	# SetupCalls(1406:3): move argument i32 ^680
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1407:3).2: (^9) into i32 ^681
	movl (%r13), %eax
	# LowerIcmp(1408:3): i32 ^681 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4341
	jmp .__main__M4370
	.__main__M4341:
	# LowerLoad(1412:3).2: (^6) into i32 ^684
	movl (%r15), %eax
	# SetupCalls(1413:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(1413:3): move argument i32 ^684
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1413:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M4370:
	# LowerLoad(1420:3).2: (^6) into i32 ^688
	movl (%r15), %eax
	# LowerMath(1421:3): ^688, 1 into i32 ^689
	addl $1, %eax
	# LowerStore(1422:3).9: mov i32 ^689, (^6)
	movl %eax, (%r15)
	jmp .__main__M4281
	.__main__M4379:
	# LowerLoad(1426:3).4: _ZL6g_1485 into ^691
	movl _ZL6g_1485(%rip), %eax
	# LowerBasicConversion(1427:3): i32 ^691 -> i64 ^692
	# LowerLoad(1428:3).2: (^9) into i32 ^693
	movl (%r13), %ecx
	# SetupCalls(1429:3): move argument i64 ^692
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1429:3): move argument ptr @.str.88
	leaq .str.88(%rip), %rsi
	# SetupCalls(1429:3): move argument i32 ^693
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1430:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M4413:
	# LowerLoad(1434:3).2: (^6) into i32 ^695
	movl (%r15), %eax
	# LowerIcmp(1435:3): i32 ^695 vs. intlike 8
	cmpl $8, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4420
	jmp .__main__M4599
	.__main__M4420:
	# LowerStore(1439:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M4423:
	# LowerLoad(1443:3).2: (^7) into i32 ^699
	movl (%rbx), %eax
	# LowerIcmp(1444:3): i32 ^699 vs. intlike 5
	cmpl $5, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4430
	jmp .__main__M4590
	.__main__M4430:
	# LowerStore(1448:3).3: mov $imm, (^8)
	movl $0, (%r12)
	.__main__M4433:
	# LowerLoad(1452:3).2: (^8) into i32 ^703
	movl (%r12), %eax
	# LowerIcmp(1453:3): i32 ^703 vs. intlike 6
	cmpl $6, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4440
	jmp .__main__M4581
	.__main__M4440:
	# LowerLoad(1457:3).2: (^6) into i32 ^706
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1486(%rip), %rsi
	# tt = Pointer, type = [8 x [5 x [6 x %union.U4]]]
	# LowerGetelementptr(1459:3): array/pointer-type, dynamic index -> ^708
	# index ^707 -> temp ^1060
	movq %rcx, %rdx
	# Multiply temp ^1060 by 120 start
	movq %rdx, %rax
	movq $120, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1060 -> operand ^708
	# Result ^708 += base pointer ^1059
	addq %rsi, %rcx
	# LowerLoad(1460:3).2: (^7) into i32 ^709
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [5 x [6 x %union.U4]]
	# LowerGetelementptr(1462:3): array/pointer-type, dynamic index -> ^711
	# index ^710 -> temp ^1062
	movq %rdx, %rsi
	# Multiply temp ^1062 by 24 start
	movq %rsi, %rax
	movq $24, %rsi
	mulq %rsi
	movq %rax, %rdx
	# Multiply end
	# temp ^1062 -> operand ^711
	# Result ^711 += base pointer ^708
	addq %rcx, %rdx
	# LowerLoad(1463:3).2: (^8) into i32 ^712
	movl (%r12), %eax
	movslq %eax, %rcx
	# tt = Pointer, type = [6 x %union.U4]
	# LowerGetelementptr(1465:3): array/pointer-type, dynamic index -> ^714
	# index ^713 -> temp ^1064
	movq %rcx, %rsi
	# Multiply temp ^1064 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1064 -> operand ^714
	movq %rsi, %rax
	# Result ^714 += base pointer ^711
	addq %rdx, %rax
	# LowerLoad(1466:3).2: (^714) into i32 ^715
	movl (%rax), %ecx
	# LowerBasicConversion(1467:3): i32 ^715 -> i64 ^716
	# LowerLoad(1468:3).2: (^9) into i32 ^717
	movl (%r13), %eax
	# SetupCalls(1469:3): move argument i64 ^716
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1469:3): move argument ptr @.str.89
	leaq .str.89(%rip), %rsi
	# SetupCalls(1469:3): move argument i32 ^717
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1470:3).2: (^9) into i32 ^718
	movl (%r13), %eax
	# LowerIcmp(1471:3): i32 ^718 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4535
	jmp .__main__M4572
	.__main__M4535:
	# LowerLoad(1475:3).2: (^6) into i32 ^721
	movl (%r15), %eax
	# LowerLoad(1476:3).2: (^7) into i32 ^722
	movl (%rbx), %ecx
	# LowerLoad(1477:3).2: (^8) into i32 ^723
	movl (%r12), %r8d
	# SetupCalls(1478:3): move argument ptr @.str.22
	leaq .str.22(%rip), %rdi
	# SetupCalls(1478:3): move argument i32 ^721
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(1478:3): move argument i32 ^722
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	# SetupCalls(1478:3): move argument i32 ^723
	# Fixed movzx with 32-bit source operand
	movl %r8d, %ecx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1478:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M4572:
	# LowerLoad(1485:3).2: (^8) into i32 ^727
	movl (%r12), %eax
	# LowerMath(1486:3): ^727, 1 into i32 ^728
	addl $1, %eax
	# LowerStore(1487:3).9: mov i32 ^728, (^8)
	movl %eax, (%r12)
	jmp .__main__M4433
	.__main__M4581:
	# LowerLoad(1494:3).2: (^7) into i32 ^731
	movl (%rbx), %eax
	# LowerMath(1495:3): ^731, 1 into i32 ^732
	addl $1, %eax
	# LowerStore(1496:3).9: mov i32 ^732, (^7)
	movl %eax, (%rbx)
	jmp .__main__M4423
	.__main__M4590:
	# LowerLoad(1503:3).2: (^6) into i32 ^735
	movl (%r15), %eax
	# LowerMath(1504:3): ^735, 1 into i32 ^736
	addl $1, %eax
	# LowerStore(1505:3).9: mov i32 ^736, (^6)
	movl %eax, (%r15)
	jmp .__main__M4413
	.__main__M4599:
	# LowerStore(1509:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M4602:
	# LowerLoad(1513:3).2: (^6) into i32 ^739
	movl (%r15), %eax
	# LowerIcmp(1514:3): i32 ^739 vs. intlike 7
	cmpl $7, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4609
	jmp .__main__M4744
	.__main__M4609:
	# LowerStore(1518:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M4612:
	# LowerLoad(1522:3).2: (^7) into i32 ^743
	movl (%rbx), %eax
	# LowerIcmp(1523:3): i32 ^743 vs. intlike 3
	cmpl $3, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4619
	jmp .__main__M4735
	.__main__M4619:
	# LowerLoad(1527:3).2: (^6) into i32 ^746
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1487(%rip), %rsi
	# tt = Pointer, type = [7 x [3 x %union.U4]]
	# LowerGetelementptr(1529:3): array/pointer-type, dynamic index -> ^748
	# index ^747 -> temp ^1066
	movq %rcx, %rdx
	# Multiply temp ^1066 by 12 start
	movq %rdx, %rax
	movq $12, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1066 -> operand ^748
	# Result ^748 += base pointer ^1065
	addq %rsi, %rcx
	# LowerLoad(1530:3).2: (^7) into i32 ^749
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [3 x %union.U4]
	# LowerGetelementptr(1532:3): array/pointer-type, dynamic index -> ^751
	# index ^750 -> temp ^1068
	movq %rdx, %rsi
	# Multiply temp ^1068 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1068 -> operand ^751
	movq %rsi, %rax
	# Result ^751 += base pointer ^748
	addq %rcx, %rax
	# LowerLoad(1533:3).2: (^751) into i32 ^752
	movl (%rax), %ecx
	# LowerBasicConversion(1534:3): i32 ^752 -> i64 ^753
	# LowerLoad(1535:3).2: (^9) into i32 ^754
	movl (%r13), %eax
	# SetupCalls(1536:3): move argument i64 ^753
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1536:3): move argument ptr @.str.90
	leaq .str.90(%rip), %rsi
	# SetupCalls(1536:3): move argument i32 ^754
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1537:3).2: (^9) into i32 ^755
	movl (%r13), %eax
	# LowerIcmp(1538:3): i32 ^755 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4693
	jmp .__main__M4726
	.__main__M4693:
	# LowerLoad(1542:3).2: (^6) into i32 ^758
	movl (%r15), %eax
	# LowerLoad(1543:3).2: (^7) into i32 ^759
	movl (%rbx), %ecx
	# SetupCalls(1544:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(1544:3): move argument i32 ^758
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(1544:3): move argument i32 ^759
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1544:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M4726:
	# LowerLoad(1551:3).2: (^7) into i32 ^763
	movl (%rbx), %eax
	# LowerMath(1552:3): ^763, 1 into i32 ^764
	addl $1, %eax
	# LowerStore(1553:3).9: mov i32 ^764, (^7)
	movl %eax, (%rbx)
	jmp .__main__M4612
	.__main__M4735:
	# LowerLoad(1560:3).2: (^6) into i32 ^767
	movl (%r15), %eax
	# LowerMath(1561:3): ^767, 1 into i32 ^768
	addl $1, %eax
	# LowerStore(1562:3).9: mov i32 ^768, (^6)
	movl %eax, (%r15)
	jmp .__main__M4602
	.__main__M4744:
	# LowerLoad(1566:3).4: _ZL6g_1488 into ^770
	movl _ZL6g_1488(%rip), %eax
	# LowerBasicConversion(1567:3): i32 ^770 -> i64 ^771
	# LowerLoad(1568:3).2: (^9) into i32 ^772
	movl (%r13), %ecx
	# SetupCalls(1569:3): move argument i64 ^771
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1569:3): move argument ptr @.str.91
	leaq .str.91(%rip), %rsi
	# SetupCalls(1569:3): move argument i32 ^772
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1570:3).4: _ZL6g_1489 into ^773
	movl _ZL6g_1489(%rip), %eax
	# LowerBasicConversion(1571:3): i32 ^773 -> i64 ^774
	# LowerLoad(1572:3).2: (^9) into i32 ^775
	movl (%r13), %ecx
	# SetupCalls(1573:3): move argument i64 ^774
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1573:3): move argument ptr @.str.92
	leaq .str.92(%rip), %rsi
	# SetupCalls(1573:3): move argument i32 ^775
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1574:3).4: _ZL6g_1490 into ^776
	movl _ZL6g_1490(%rip), %eax
	# LowerBasicConversion(1575:3): i32 ^776 -> i64 ^777
	# LowerLoad(1576:3).2: (^9) into i32 ^778
	movl (%r13), %ecx
	# SetupCalls(1577:3): move argument i64 ^777
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1577:3): move argument ptr @.str.93
	leaq .str.93(%rip), %rsi
	# SetupCalls(1577:3): move argument i32 ^778
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1578:3).4: _ZL6g_1491 into ^779
	movl _ZL6g_1491(%rip), %eax
	# LowerBasicConversion(1579:3): i32 ^779 -> i64 ^780
	# LowerLoad(1580:3).2: (^9) into i32 ^781
	movl (%r13), %ecx
	# SetupCalls(1581:3): move argument i64 ^780
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1581:3): move argument ptr @.str.94
	leaq .str.94(%rip), %rsi
	# SetupCalls(1581:3): move argument i32 ^781
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1582:3).4: _ZL6g_1492 into ^782
	movl _ZL6g_1492(%rip), %eax
	# LowerBasicConversion(1583:3): i32 ^782 -> i64 ^783
	# LowerLoad(1584:3).2: (^9) into i32 ^784
	movl (%r13), %ecx
	# SetupCalls(1585:3): move argument i64 ^783
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1585:3): move argument ptr @.str.95
	leaq .str.95(%rip), %rsi
	# SetupCalls(1585:3): move argument i32 ^784
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1586:3).4: _ZL6g_1493 into ^785
	movl _ZL6g_1493(%rip), %eax
	# LowerBasicConversion(1587:3): i32 ^785 -> i64 ^786
	# LowerLoad(1588:3).2: (^9) into i32 ^787
	movl (%r13), %ecx
	# SetupCalls(1589:3): move argument i64 ^786
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1589:3): move argument ptr @.str.96
	leaq .str.96(%rip), %rsi
	# SetupCalls(1589:3): move argument i32 ^787
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1590:3).4: _ZL6g_1494 into ^788
	movl _ZL6g_1494(%rip), %eax
	# LowerBasicConversion(1591:3): i32 ^788 -> i64 ^789
	# LowerLoad(1592:3).2: (^9) into i32 ^790
	movl (%r13), %ecx
	# SetupCalls(1593:3): move argument i64 ^789
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1593:3): move argument ptr @.str.97
	leaq .str.97(%rip), %rsi
	# SetupCalls(1593:3): move argument i32 ^790
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1594:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M4965:
	# LowerLoad(1598:3).2: (^6) into i32 ^792
	movl (%r15), %eax
	# LowerIcmp(1599:3): i32 ^792 vs. intlike 8
	cmpl $8, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4972
	jmp .__main__M5107
	.__main__M4972:
	# LowerStore(1603:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M4975:
	# LowerLoad(1607:3).2: (^7) into i32 ^796
	movl (%rbx), %eax
	# LowerIcmp(1608:3): i32 ^796 vs. intlike 9
	cmpl $9, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M4982
	jmp .__main__M5098
	.__main__M4982:
	# LowerLoad(1612:3).2: (^6) into i32 ^799
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1495(%rip), %rsi
	# tt = Pointer, type = [8 x [9 x %union.U4]]
	# LowerGetelementptr(1614:3): array/pointer-type, dynamic index -> ^801
	# index ^800 -> temp ^1070
	movq %rcx, %rdx
	# Multiply temp ^1070 by 36 start
	movq %rdx, %rax
	movq $36, %rcx
	mulq %rcx
	movq %rax, %rcx
	# Multiply end
	# temp ^1070 -> operand ^801
	# Result ^801 += base pointer ^1069
	addq %rsi, %rcx
	# LowerLoad(1615:3).2: (^7) into i32 ^802
	movl (%rbx), %eax
	movslq %eax, %rdx
	# tt = Pointer, type = [9 x %union.U4]
	# LowerGetelementptr(1617:3): array/pointer-type, dynamic index -> ^804
	# index ^803 -> temp ^1072
	movq %rdx, %rsi
	# Multiply temp ^1072 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1072 -> operand ^804
	movq %rsi, %rax
	# Result ^804 += base pointer ^801
	addq %rcx, %rax
	# LowerLoad(1618:3).2: (^804) into i32 ^805
	movl (%rax), %ecx
	# LowerBasicConversion(1619:3): i32 ^805 -> i64 ^806
	# LowerLoad(1620:3).2: (^9) into i32 ^807
	movl (%r13), %eax
	# SetupCalls(1621:3): move argument i64 ^806
	# Fixed movzx with identical source and destination widths
	movq %rcx, %rdi
	# SetupCalls(1621:3): move argument ptr @.str.98
	leaq .str.98(%rip), %rsi
	# SetupCalls(1621:3): move argument i32 ^807
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1622:3).2: (^9) into i32 ^808
	movl (%r13), %eax
	# LowerIcmp(1623:3): i32 ^808 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5056
	jmp .__main__M5089
	.__main__M5056:
	# LowerLoad(1627:3).2: (^6) into i32 ^811
	movl (%r15), %ecx
	# LowerLoad(1628:3).2: (^7) into i32 ^812
	movl (%rbx), %eax
	# SetupCalls(1629:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(1629:3): move argument i32 ^811
	# Fixed movzx with 32-bit source operand
	movl %ecx, %esi
	# SetupCalls(1629:3): move argument i32 ^812
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1629:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M5089:
	# LowerLoad(1636:3).2: (^7) into i32 ^816
	movl (%rbx), %eax
	# LowerMath(1637:3): ^816, 1 into i32 ^817
	addl $1, %eax
	# LowerStore(1638:3).9: mov i32 ^817, (^7)
	movl %eax, (%rbx)
	jmp .__main__M4975
	.__main__M5098:
	# LowerLoad(1645:3).2: (^6) into i32 ^820
	movl (%r15), %eax
	# LowerMath(1646:3): ^820, 1 into i32 ^821
	addl $1, %eax
	# LowerStore(1647:3).9: mov i32 ^821, (^6)
	movl %eax, (%r15)
	jmp .__main__M4965
	.__main__M5107:
	# LowerLoad(1651:3).4: _ZL6g_1496 into ^823
	movl _ZL6g_1496(%rip), %eax
	# LowerBasicConversion(1652:3): i32 ^823 -> i64 ^824
	# LowerLoad(1653:3).2: (^9) into i32 ^825
	movl (%r13), %ecx
	# SetupCalls(1654:3): move argument i64 ^824
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1654:3): move argument ptr @.str.99
	leaq .str.99(%rip), %rsi
	# SetupCalls(1654:3): move argument i32 ^825
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1655:3).4: _ZL6g_1497 into ^826
	movl _ZL6g_1497(%rip), %eax
	# LowerBasicConversion(1656:3): i32 ^826 -> i64 ^827
	# LowerLoad(1657:3).2: (^9) into i32 ^828
	movl (%r13), %ecx
	# SetupCalls(1658:3): move argument i64 ^827
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1658:3): move argument ptr @.str.100
	leaq .str.100(%rip), %rsi
	# SetupCalls(1658:3): move argument i32 ^828
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1659:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M5172:
	# LowerLoad(1663:3).2: (^6) into i32 ^830
	movl (%r15), %eax
	# LowerIcmp(1664:3): i32 ^830 vs. intlike 7
	cmpl $7, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5179
	jmp .__main__M5307
	.__main__M5179:
	# LowerStore(1668:3).3: mov $imm, (^7)
	movl $0, (%rbx)
	.__main__M5182:
	# LowerLoad(1672:3).2: (^7) into i32 ^834
	movl (%rbx), %eax
	# LowerIcmp(1673:3): i32 ^834 vs. intlike 8
	cmpl $8, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5189
	jmp .__main__M5298
	.__main__M5189:
	# LowerLoad(1677:3).2: (^6) into i32 ^837
	movl (%r15), %eax
	movslq %eax, %rcx
	leaq _ZL6g_1498(%rip), %rsi
	# tt = Pointer, type = [7 x [8 x %union.U4]]
	# LowerGetelementptr(1679:3): array/pointer-type, dynamic index -> ^839
	# index ^838 -> temp ^1074
	movq %rcx, %rdx
	# Multiply temp ^1074 by 32 start
	shlq $5, %rdx
	# Multiply end
	# temp ^1074 -> operand ^839
	movq %rdx, %rax
	# Result ^839 += base pointer ^1073
	addq %rsi, %rax
	# LowerLoad(1680:3).2: (^7) into i32 ^840
	movl (%rbx), %ecx
	movslq %ecx, %rdx
	# tt = Pointer, type = [8 x %union.U4]
	# LowerGetelementptr(1682:3): array/pointer-type, dynamic index -> ^842
	# index ^841 -> temp ^1075
	movq %rdx, %rsi
	# Multiply temp ^1075 by 4 start
	shlq $2, %rsi
	# Multiply end
	# temp ^1075 -> operand ^842
	movq %rsi, %rcx
	# Result ^842 += base pointer ^839
	addq %rax, %rcx
	# LowerLoad(1683:3).2: (^842) into i32 ^843
	movl (%rcx), %eax
	# LowerBasicConversion(1684:3): i32 ^843 -> i64 ^844
	# LowerLoad(1685:3).2: (^9) into i32 ^845
	movl (%r13), %ecx
	# SetupCalls(1686:3): move argument i64 ^844
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1686:3): move argument ptr @.str.101
	leaq .str.101(%rip), %rsi
	# SetupCalls(1686:3): move argument i32 ^845
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1687:3).2: (^9) into i32 ^846
	movl (%r13), %eax
	# LowerIcmp(1688:3): i32 ^846 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5256
	jmp .__main__M5289
	.__main__M5256:
	# LowerLoad(1692:3).2: (^6) into i32 ^849
	movl (%r15), %eax
	# LowerLoad(1693:3).2: (^7) into i32 ^850
	movl (%rbx), %ecx
	# SetupCalls(1694:3): move argument ptr @.str.2
	leaq .str.2(%rip), %rdi
	# SetupCalls(1694:3): move argument i32 ^849
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	# SetupCalls(1694:3): move argument i32 ^850
	# Fixed movzx with 32-bit source operand
	movl %ecx, %edx
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1694:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M5289:
	# LowerLoad(1701:3).2: (^7) into i32 ^854
	movl (%rbx), %eax
	# LowerMath(1702:3): ^854, 1 into i32 ^855
	addl $1, %eax
	# LowerStore(1703:3).9: mov i32 ^855, (^7)
	movl %eax, (%rbx)
	jmp .__main__M5182
	.__main__M5298:
	# LowerLoad(1710:3).2: (^6) into i32 ^858
	movl (%r15), %eax
	# LowerMath(1711:3): ^858, 1 into i32 ^859
	addl $1, %eax
	# LowerStore(1712:3).9: mov i32 ^859, (^6)
	movl %eax, (%r15)
	jmp .__main__M5172
	.__main__M5307:
	# LowerStore(1716:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M5310:
	# LowerLoad(1720:3).2: (^6) into i32 ^862
	movl (%r15), %eax
	# LowerIcmp(1721:3): i32 ^862 vs. intlike 1
	cmpl $1, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5317
	jmp .__main__M5408
	.__main__M5317:
	# LowerLoad(1725:3).2: (^6) into i32 ^865
	movl (%r15), %eax
	movslq %eax, %rbx
	leaq _ZL6g_1499(%rip), %rdx
	# tt = Pointer, type = [1 x %union.U4]
	# LowerGetelementptr(1727:3): array/pointer-type, dynamic index -> ^867
	# index ^866 -> temp ^1077
	movq %rbx, %rcx
	# Multiply temp ^1077 by 4 start
	shlq $2, %rcx
	# Multiply end
	# temp ^1077 -> operand ^867
	movq %rcx, %rax
	# Result ^867 += base pointer ^1076
	addq %rdx, %rax
	# LowerLoad(1728:3).2: (^867) into i32 ^868
	movl (%rax), %ebx
	# LowerBasicConversion(1729:3): i32 ^868 -> i64 ^869
	# LowerLoad(1730:3).2: (^9) into i32 ^870
	movl (%r13), %eax
	# SetupCalls(1731:3): move argument i64 ^869
	# Fixed movzx with identical source and destination widths
	movq %rbx, %rdi
	# SetupCalls(1731:3): move argument ptr @.str.102
	leaq .str.102(%rip), %rsi
	# SetupCalls(1731:3): move argument i32 ^870
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1732:3).2: (^9) into i32 ^871
	movl (%r13), %eax
	# LowerIcmp(1733:3): i32 ^871 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5370
	jmp .__main__M5399
	.__main__M5370:
	# LowerLoad(1737:3).2: (^6) into i32 ^874
	movl (%r15), %eax
	# SetupCalls(1738:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(1738:3): move argument i32 ^874
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1738:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M5399:
	# LowerLoad(1745:3).2: (^6) into i32 ^878
	movl (%r15), %eax
	# LowerMath(1746:3): ^878, 1 into i32 ^879
	addl $1, %eax
	# LowerStore(1747:3).9: mov i32 ^879, (^6)
	movl %eax, (%r15)
	jmp .__main__M5310
	.__main__M5408:
	# LowerLoad(1751:3).4: _ZL6g_1500 into ^881
	movl _ZL6g_1500(%rip), %eax
	# LowerBasicConversion(1752:3): i32 ^881 -> i64 ^882
	# LowerLoad(1753:3).2: (^9) into i32 ^883
	movl (%r13), %ebx
	# SetupCalls(1754:3): move argument i64 ^882
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1754:3): move argument ptr @.str.103
	leaq .str.103(%rip), %rsi
	# SetupCalls(1754:3): move argument i32 ^883
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1755:3).4: _ZL6g_1501 into ^884
	movl _ZL6g_1501(%rip), %eax
	# LowerBasicConversion(1756:3): i32 ^884 -> i64 ^885
	# LowerLoad(1757:3).2: (^9) into i32 ^886
	movl (%r13), %ebx
	# SetupCalls(1758:3): move argument i64 ^885
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1758:3): move argument ptr @.str.104
	leaq .str.104(%rip), %rsi
	# SetupCalls(1758:3): move argument i32 ^886
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1759:3).4: _ZL6g_1502 into ^887
	movl _ZL6g_1502(%rip), %eax
	# LowerBasicConversion(1760:3): i32 ^887 -> i64 ^888
	# LowerLoad(1761:3).2: (^9) into i32 ^889
	movl (%r13), %ebx
	# SetupCalls(1762:3): move argument i64 ^888
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1762:3): move argument ptr @.str.105
	leaq .str.105(%rip), %rsi
	# SetupCalls(1762:3): move argument i32 ^889
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1763:3).4: _ZL6g_1503 into ^890
	movl _ZL6g_1503(%rip), %eax
	# LowerBasicConversion(1764:3): i32 ^890 -> i64 ^891
	# LowerLoad(1765:3).2: (^9) into i32 ^892
	movl (%r13), %ebx
	# SetupCalls(1766:3): move argument i64 ^891
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1766:3): move argument ptr @.str.106
	leaq .str.106(%rip), %rsi
	# SetupCalls(1766:3): move argument i32 ^892
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1767:3).4: _ZL6g_1504 into ^893
	movl _ZL6g_1504(%rip), %eax
	# LowerBasicConversion(1768:3): i32 ^893 -> i64 ^894
	# LowerLoad(1769:3).2: (^9) into i32 ^895
	movl (%r13), %ebx
	# SetupCalls(1770:3): move argument i64 ^894
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1770:3): move argument ptr @.str.107
	leaq .str.107(%rip), %rsi
	# SetupCalls(1770:3): move argument i32 ^895
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1771:3).4: _ZL6g_1505 into ^896
	movl _ZL6g_1505(%rip), %eax
	# LowerBasicConversion(1772:3): i32 ^896 -> i64 ^897
	# LowerLoad(1773:3).2: (^9) into i32 ^898
	movl (%r13), %ebx
	# SetupCalls(1774:3): move argument i64 ^897
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1774:3): move argument ptr @.str.108
	leaq .str.108(%rip), %rsi
	# SetupCalls(1774:3): move argument i32 ^898
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1775:3).4: _ZL6g_1506 into ^899
	movl _ZL6g_1506(%rip), %eax
	# LowerBasicConversion(1776:3): i32 ^899 -> i64 ^900
	# LowerLoad(1777:3).2: (^9) into i32 ^901
	movl (%r13), %ebx
	# SetupCalls(1778:3): move argument i64 ^900
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1778:3): move argument ptr @.str.109
	leaq .str.109(%rip), %rsi
	# SetupCalls(1778:3): move argument i32 ^901
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1779:3).4: _ZL6g_1507 into ^902
	movl _ZL6g_1507(%rip), %eax
	# LowerBasicConversion(1780:3): i32 ^902 -> i64 ^903
	# LowerLoad(1781:3).2: (^9) into i32 ^904
	movl (%r13), %ebx
	# SetupCalls(1782:3): move argument i64 ^903
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1782:3): move argument ptr @.str.110
	leaq .str.110(%rip), %rsi
	# SetupCalls(1782:3): move argument i32 ^904
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1783:3).4: _ZL6g_1508 into ^905
	movl _ZL6g_1508(%rip), %eax
	# LowerBasicConversion(1784:3): i32 ^905 -> i64 ^906
	# LowerLoad(1785:3).2: (^9) into i32 ^907
	movl (%r13), %ebx
	# SetupCalls(1786:3): move argument i64 ^906
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1786:3): move argument ptr @.str.111
	leaq .str.111(%rip), %rsi
	# SetupCalls(1786:3): move argument i32 ^907
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1787:3).4: _ZL6g_1509 into ^908
	movl _ZL6g_1509(%rip), %eax
	# LowerBasicConversion(1788:3): i32 ^908 -> i64 ^909
	movq %rax, %rbx
	# LowerLoad(1789:3).2: (^9) into i32 ^910
	movl (%r13), %eax
	# SetupCalls(1790:3): move argument i64 ^909
	# Fixed movzx with identical source and destination widths
	movq %rbx, %rdi
	# SetupCalls(1790:3): move argument ptr @.str.112
	leaq .str.112(%rip), %rsi
	# SetupCalls(1790:3): move argument i32 ^910
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1791:3).4: _ZL6g_1510 into ^911
	movl _ZL6g_1510(%rip), %eax
	# LowerBasicConversion(1792:3): i32 ^911 -> i64 ^912
	# LowerLoad(1793:3).2: (^9) into i32 ^913
	movl (%r13), %ebx
	# SetupCalls(1794:3): move argument i64 ^912
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1794:3): move argument ptr @.str.113
	leaq .str.113(%rip), %rsi
	# SetupCalls(1794:3): move argument i32 ^913
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1795:3).4: _ZL6g_1511 into ^914
	movl _ZL6g_1511(%rip), %eax
	# LowerBasicConversion(1796:3): i32 ^914 -> i64 ^915
	# LowerLoad(1797:3).2: (^9) into i32 ^916
	movl (%r13), %ebx
	# SetupCalls(1798:3): move argument i64 ^915
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1798:3): move argument ptr @.str.114
	leaq .str.114(%rip), %rsi
	# SetupCalls(1798:3): move argument i32 ^916
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1799:3).4: _ZL6g_1512 into ^917
	movl _ZL6g_1512(%rip), %eax
	# LowerBasicConversion(1800:3): i32 ^917 -> i64 ^918
	# LowerLoad(1801:3).2: (^9) into i32 ^919
	movl (%r13), %ebx
	# SetupCalls(1802:3): move argument i64 ^918
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1802:3): move argument ptr @.str.115
	leaq .str.115(%rip), %rsi
	# SetupCalls(1802:3): move argument i32 ^919
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1803:3).4: _ZL6g_1513 into ^920
	movl _ZL6g_1513(%rip), %eax
	# LowerBasicConversion(1804:3): i32 ^920 -> i64 ^921
	# LowerLoad(1805:3).2: (^9) into i32 ^922
	movl (%r13), %ebx
	# SetupCalls(1806:3): move argument i64 ^921
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1806:3): move argument ptr @.str.116
	leaq .str.116(%rip), %rsi
	# SetupCalls(1806:3): move argument i32 ^922
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1807:3).4: _ZL6g_1514 into ^923
	movl _ZL6g_1514(%rip), %eax
	# LowerBasicConversion(1808:3): i32 ^923 -> i64 ^924
	# LowerLoad(1809:3).2: (^9) into i32 ^925
	movl (%r13), %ebx
	# SetupCalls(1810:3): move argument i64 ^924
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1810:3): move argument ptr @.str.117
	leaq .str.117(%rip), %rsi
	# SetupCalls(1810:3): move argument i32 ^925
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1811:3).4: _ZL6g_1515 into ^926
	movl _ZL6g_1515(%rip), %eax
	# LowerBasicConversion(1812:3): i32 ^926 -> i64 ^927
	# LowerLoad(1813:3).2: (^9) into i32 ^928
	movl (%r13), %ebx
	# SetupCalls(1814:3): move argument i64 ^927
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1814:3): move argument ptr @.str.118
	leaq .str.118(%rip), %rsi
	# SetupCalls(1814:3): move argument i32 ^928
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1815:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M5910:
	# LowerLoad(1819:3).2: (^6) into i32 ^930
	movl (%r15), %eax
	# LowerIcmp(1820:3): i32 ^930 vs. intlike 1
	cmpl $1, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5917
	jmp .__main__M6008
	.__main__M5917:
	# LowerLoad(1824:3).2: (^6) into i32 ^933
	movl (%r15), %eax
	movslq %eax, %rbx
	leaq _ZL6g_1516(%rip), %rcx
	# tt = Pointer, type = [1 x %union.U4]
	# LowerGetelementptr(1826:3): array/pointer-type, dynamic index -> ^935
	# index ^934 -> temp ^1079
	movq %rbx, %rdx
	# Multiply temp ^1079 by 4 start
	shlq $2, %rdx
	# Multiply end
	# temp ^1079 -> operand ^935
	movq %rdx, %rax
	# Result ^935 += base pointer ^1078
	addq %rcx, %rax
	# LowerLoad(1827:3).2: (^935) into i32 ^936
	movl (%rax), %ebx
	# LowerBasicConversion(1828:3): i32 ^936 -> i64 ^937
	# LowerLoad(1829:3).2: (^9) into i32 ^938
	movl (%r13), %eax
	# SetupCalls(1830:3): move argument i64 ^937
	# Fixed movzx with identical source and destination widths
	movq %rbx, %rdi
	# SetupCalls(1830:3): move argument ptr @.str.119
	leaq .str.119(%rip), %rsi
	# SetupCalls(1830:3): move argument i32 ^938
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1831:3).2: (^9) into i32 ^939
	movl (%r13), %eax
	# LowerIcmp(1832:3): i32 ^939 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M5970
	jmp .__main__M5999
	.__main__M5970:
	# LowerLoad(1836:3).2: (^6) into i32 ^942
	movl (%r15), %eax
	# SetupCalls(1837:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(1837:3): move argument i32 ^942
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1837:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M5999:
	# LowerLoad(1844:3).2: (^6) into i32 ^946
	movl (%r15), %eax
	# LowerMath(1845:3): ^946, 1 into i32 ^947
	addl $1, %eax
	# LowerStore(1846:3).9: mov i32 ^947, (^6)
	movl %eax, (%r15)
	jmp .__main__M5910
	.__main__M6008:
	# LowerLoad(1850:3).4: _ZL6g_1517 into ^949
	movl _ZL6g_1517(%rip), %eax
	# LowerBasicConversion(1851:3): i32 ^949 -> i64 ^950
	# LowerLoad(1852:3).2: (^9) into i32 ^951
	movl (%r13), %ebx
	# SetupCalls(1853:3): move argument i64 ^950
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1853:3): move argument ptr @.str.120
	leaq .str.120(%rip), %rsi
	# SetupCalls(1853:3): move argument i32 ^951
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerStore(1854:3).3: mov $imm, (^6)
	movl $0, (%r15)
	.__main__M6042:
	# LowerLoad(1858:3).2: (^6) into i32 ^953
	movl (%r15), %eax
	# LowerIcmp(1859:3): i32 ^953 vs. intlike 6
	cmpl $6, %eax
	setl %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M6049
	jmp .__main__M6140
	.__main__M6049:
	# LowerLoad(1863:3).2: (^6) into i32 ^956
	movl (%r15), %eax
	movslq %eax, %rbx
	leaq _ZL6g_1518(%rip), %rdx
	# tt = Pointer, type = [6 x %union.U4]
	# LowerGetelementptr(1865:3): array/pointer-type, dynamic index -> ^958
	# index ^957 -> temp ^1081
	movq %rbx, %rcx
	# Multiply temp ^1081 by 4 start
	shlq $2, %rcx
	# Multiply end
	# temp ^1081 -> operand ^958
	movq %rcx, %rax
	# Result ^958 += base pointer ^1080
	addq %rdx, %rax
	# LowerLoad(1866:3).2: (^958) into i32 ^959
	movl (%rax), %ebx
	# LowerBasicConversion(1867:3): i32 ^959 -> i64 ^960
	# LowerLoad(1868:3).2: (^9) into i32 ^961
	movl (%r13), %eax
	# SetupCalls(1869:3): move argument i64 ^960
	# Fixed movzx with identical source and destination widths
	movq %rbx, %rdi
	# SetupCalls(1869:3): move argument ptr @.str.121
	leaq .str.121(%rip), %rsi
	# SetupCalls(1869:3): move argument i32 ^961
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1870:3).2: (^9) into i32 ^962
	movl (%r13), %eax
	# LowerIcmp(1871:3): i32 ^962 vs. intlike 0
	cmpl $0, %eax
	setne %al
	andq $1, %rax
	cmpb $0, %al
	jne .__main__M6102
	jmp .__main__M6131
	.__main__M6102:
	# LowerLoad(1875:3).2: (^6) into i32 ^965
	movl (%r15), %eax
	# SetupCalls(1876:3): move argument ptr @.str.8
	leaq .str.8(%rip), %rdi
	# SetupCalls(1876:3): move argument i32 ^965
	# Fixed movzx with 32-bit source operand
	movl %eax, %esi
	movq $0, %rax
	callq printf@PLT
	# SetupCalls(1876:3): move i32 result from %rax
	movl %eax, %eax
	.__main__M6131:
	# LowerLoad(1883:3).2: (^6) into i32 ^969
	movl (%r15), %eax
	# LowerMath(1884:3): ^969, 1 into i32 ^970
	addl $1, %eax
	# LowerStore(1885:3).9: mov i32 ^970, (^6)
	movl %eax, (%r15)
	jmp .__main__M6042
	.__main__M6140:
	# LowerLoad(1889:3).4: _ZL6g_1519 into ^972
	movl _ZL6g_1519(%rip), %eax
	# LowerBasicConversion(1890:3): i32 ^972 -> i64 ^973
	# LowerLoad(1891:3).2: (^9) into i32 ^974
	movl (%r13), %ebx
	# SetupCalls(1892:3): move argument i64 ^973
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1892:3): move argument ptr @.str.122
	leaq .str.122(%rip), %rsi
	# SetupCalls(1892:3): move argument i32 ^974
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1893:3).4: _ZL6g_1520 into ^975
	movl _ZL6g_1520(%rip), %eax
	# LowerBasicConversion(1894:3): i32 ^975 -> i64 ^976
	# LowerLoad(1895:3).2: (^9) into i32 ^977
	movl (%r13), %ebx
	# SetupCalls(1896:3): move argument i64 ^976
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1896:3): move argument ptr @.str.123
	leaq .str.123(%rip), %rsi
	# SetupCalls(1896:3): move argument i32 ^977
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1897:3).4: _ZL6g_1521 into ^978
	movl _ZL6g_1521(%rip), %eax
	# LowerBasicConversion(1898:3): i32 ^978 -> i64 ^979
	# LowerLoad(1899:3).2: (^9) into i32 ^980
	movl (%r13), %ebx
	# SetupCalls(1900:3): move argument i64 ^979
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1900:3): move argument ptr @.str.124
	leaq .str.124(%rip), %rsi
	# SetupCalls(1900:3): move argument i32 ^980
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1901:3).4: _ZL6g_1522 into ^981
	movl _ZL6g_1522(%rip), %eax
	# LowerBasicConversion(1902:3): i32 ^981 -> i64 ^982
	# LowerLoad(1903:3).2: (^9) into i32 ^983
	movl (%r13), %ebx
	# SetupCalls(1904:3): move argument i64 ^982
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1904:3): move argument ptr @.str.125
	leaq .str.125(%rip), %rsi
	# SetupCalls(1904:3): move argument i32 ^983
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1905:3).4: _ZL6g_1534 into ^984
	movw _ZL6g_1534(%rip), %ax
	movswq %ax, %rbx
	# LowerLoad(1907:3).2: (^9) into i32 ^986
	movl (%r13), %eax
	# SetupCalls(1908:3): move argument i64 ^985
	# Fixed movzx with identical source and destination widths
	movq %rbx, %rdi
	# SetupCalls(1908:3): move argument ptr @.str.126
	leaq .str.126(%rip), %rsi
	# SetupCalls(1908:3): move argument i32 ^986
	# Fixed movzx with 32-bit source operand
	movl %eax, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1909:3).4: _ZL6g_1597 into ^987
	movl _ZL6g_1597(%rip), %eax
	# LowerBasicConversion(1910:3): i32 ^987 -> i64 ^988
	# LowerLoad(1911:3).2: (^9) into i32 ^989
	movl (%r13), %ebx
	# SetupCalls(1912:3): move argument i64 ^988
	# Fixed movzx with identical source and destination widths
	movq %rax, %rdi
	# SetupCalls(1912:3): move argument ptr @.str.127
	leaq .str.127(%rip), %rsi
	# SetupCalls(1912:3): move argument i32 ^989
	# Fixed movzx with 32-bit source operand
	movl %ebx, %edx
	callq _ZL15transparent_crcmPci
	# LowerLoad(1913:3).4: _ZL13crc32_context into ^990
	movl _ZL13crc32_context(%rip), %eax
	# LowerBasicConversion(1914:3): i32 ^990 -> i64 ^991
	# LowerLogic(1916:3): ^991, 4294967295 into i64 ^992
	movq %rax, %rbx
	movabsq $4294967295, %rax
	xorq %rax, %rbx
	# LowerTrunc(1916:3): 64 to 32, move and clear upper bits
	movl %ebx, %eax
	# LowerLoad(1917:3).2: (^9) into i32 ^994
	movl (%r13), %ebx
	# SetupCalls(1918:3): move argument i32 ^993
	# Fixed movzx with 32-bit source operand
	movl %eax, %edi
	# SetupCalls(1918:3): move argument i32 ^994
	# Fixed movzx with 32-bit source operand
	movl %ebx, %esi
	callq _ZL17platform_main_endji
	movq $0, %rax
	movq -40(%rbp), %r15
	movq -72(%rbp), %r14
	movq -64(%rbp), %r13
	movq -56(%rbp), %r12
	movq -48(%rbp), %rbx
	movq %rbp, %rsp
	popq %rbp
	retq

