;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -702, -0
	SPL 400, <0
	SLT 12, @-10
	SLT 12, @-10
	MOV -7, <-20
	CMP @127, 100
	SUB @3, 0
	SUB @3, 0
	MOV -1, <-20
	SUB -7, <-20
	ADD 30, 9
	SPL 400, <0
	SUB #207, <110
	SUB #207, <110
	SUB @121, 164
	SUB @121, 164
	SUB 20, @12
	SLT 12, @10
	SPL 400, <0
	SLT 100, 10
	ADD 39, 409
	SUB #0, -5
	SUB @3, 0
	ADD #270, <0
	ADD #270, <0
	SUB @121, 164
	CMP #207, <110
	SUB 702, 0
	SUB #0, -5
	JMN -207, @-190
	SUB 702, 0
	SPL 9, <402
	SUB 38, 209
	SUB #207, <110
	JMP 100, 10
	MOV -1, <-20
	JMP 100, 10
	MOV -1, <-20
	SUB #0, -5
	SUB #0, -5
	MOV -7, <-20
	CMP -207, <-120
	SUB #372, @201
	SUB #0, -5
	SUB #0, -5
