

================================================================
== Vitis HLS Report for 'sha3_256_hw'
================================================================
* Date:           Mon Aug  4 14:27:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |                                 |   Latency (cycles)   | Iteration|  Initiation Interval  |     Trip     |          |
        |            Loop Name            |   min   |     max    |  Latency |  achieved |   target  |     Count    | Pipelined|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_477_2               |      204|  6442450968|       204|          -|          -|  1 ~ 31580642|        no|
        | + absorb_loop2_VITIS_LOOP_26_1  |      138|         138|         4|          1|          1|           136|       yes|
        |- absorb_loop3                   |        ?|           ?|         4|          -|          -|             ?|        no|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 54 48 
48 --> 49 
49 --> 50 
50 --> 52 51 
51 --> 48 
52 --> 53 
53 --> 47 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 94 
91 --> 92 
92 --> 93 
93 --> 90 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.58>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 108 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%inlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inlen" [sha3_256.c:4]   --->   Operation 109 'read' 'inlen_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r" [sha3_256.c:4]   --->   Operation 110 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [sha3_256.c:4]   --->   Operation 111 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln4 = trunc i32 %inlen_read" [sha3_256.c:4]   --->   Operation 112 'trunc' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%s = alloca i64 1" [fips202.c:755->sha3_256.c:10]   --->   Operation 113 'alloca' 's' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln477 = store i32 %inlen_read, i32 %j" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 115 'store' 'store_ln477' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 116 [1/2] (4.95ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln477 = add i32 %inlen_read, i32 4294967160" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 117 'add' 'add_ln477' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [36/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 118 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 119 [35/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 119 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 120 [34/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 120 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 121 [33/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 121 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 122 [32/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 122 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 123 [31/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 123 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 124 [30/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 124 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 125 [29/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 125 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 126 [28/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 126 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 127 [27/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 127 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 128 [26/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 128 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 129 [25/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 129 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 130 [24/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 130 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 131 [23/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 131 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 132 [22/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 132 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 133 [21/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 133 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 134 [20/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 134 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 135 [19/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 135 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 136 [18/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 136 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 137 [17/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 137 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 138 [16/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 138 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 139 [15/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 139 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 140 [14/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 140 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 141 [13/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 141 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 142 [12/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 142 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 143 [11/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 143 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 144 [10/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 144 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 145 [9/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 145 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 146 [8/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 146 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 147 [7/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 147 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 148 [6/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 148 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 149 [5/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 149 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 150 [4/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 150 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 151 [3/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 151 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 152 [2/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 152 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 153 [1/36] (4.13ns)   --->   "%urem_ln477 = urem i32 %add_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 153 'urem' 'urem_ln477' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.06>
ST_38 : Operation 154 [1/1] (2.55ns)   --->   "%icmp_ln477 = icmp_ugt  i32 %inlen_read, i32 135" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 154 'icmp' 'icmp_ln477' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln477 = sub i32 %add_ln477, i32 %urem_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 155 'sub' 'sub_ln477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln477_1 = add i32 %sub_ln477, i32 136" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 156 'add' 'add_ln477_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 157 [1/1] (0.69ns)   --->   "%empty = select i1 %icmp_ln477, i32 %add_ln477_1, i32 0" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 157 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 158 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %in_r_read" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 158 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln477 = zext i32 %empty" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 159 'zext' 'zext_ln477' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 160 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 160 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 161 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 161 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 162 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 162 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 163 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 163 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 164 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 164 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 165 [1/1] (2.55ns)   --->   "%empty_30 = icmp_ult  i32 %inlen_read, i32 135" [sha3_256.c:4]   --->   Operation 165 'icmp' 'empty_30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 166 [1/1] (0.69ns)   --->   "%select_ln477 = select i1 %empty_30, i32 135, i32 %inlen_read" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 166 'select' 'select_ln477' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln477 = trunc i32 %select_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 167 'trunc' 'trunc_ln477' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 168 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 168 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln477_1 = zext i32 %select_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 169 'zext' 'zext_ln477_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 170 [2/2] (6.91ns)   --->   "%mul_ln477_1 = mul i65 %zext_ln477_1, i65 8084644322" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 170 'mul' 'mul_ln477_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 171 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 171 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 172 [1/2] (6.91ns)   --->   "%mul_ln477_1 = mul i65 %zext_ln477_1, i65 8084644322" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 172 'mul' 'mul_ln477_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 173 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i65.i32.i32, i65 %mul_ln477_1, i32 40, i32 64" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 173 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 174 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [sha3_256.c:4]   --->   Operation 174 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 32, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inlen"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_1, i32 4294967295, i32 4294967295, void @empty_15, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_5, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 185 [1/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln477" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 185 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %tmp, i7 0" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 186 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln477_2 = zext i32 %tmp_1" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 187 'zext' 'zext_ln477_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp, i3 0" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 188 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln477_3 = zext i28 %tmp_2" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 189 'zext' 'zext_ln477_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 190 [1/1] (2.55ns)   --->   "%add_ln477_2 = add i33 %zext_ln477_2, i33 %zext_ln477_3" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 190 'add' 'add_ln477_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 191 [1/1] (0.00ns)   --->   "%mul_ln477_1_cast4 = zext i33 %add_ln477_2" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 191 'zext' 'mul_ln477_1_cast4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 192 [1/1] (0.00ns)   --->   "%mul_ln477_1_cast = zext i33 %add_ln477_2" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 192 'zext' 'mul_ln477_1_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln467 = sext i32 %inlen_read" [fips202.c:467->fips202.c:757->sha3_256.c:10]   --->   Operation 193 'sext' 'sext_ln467' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 194 [1/1] (2.59ns)   --->   "%sub_ln467 = sub i34 %sext_ln467, i34 %mul_ln477_1_cast" [fips202.c:467->fips202.c:757->sha3_256.c:10]   --->   Operation 194 'sub' 'sub_ln467' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln467_1 = sext i34 %sub_ln467" [fips202.c:467->fips202.c:757->sha3_256.c:10]   --->   Operation 195 'sext' 'sext_ln467_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln477 = br void %absorb_loop2.i.i" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 196 'br' 'br_ln477' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 4.14>
ST_47 : Operation 197 [1/1] (0.00ns)   --->   "%j_2 = load i32 %j" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 197 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 198 [1/1] (2.55ns)   --->   "%icmp_ln477_1 = icmp_ugt  i32 %j_2, i32 135" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 198 'icmp' 'icmp_ln477_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln477 = br i1 %icmp_ln477_1, void %absorb_loop3.i.i.loopexit, void %absorb_loop2.i.i.split" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 199 'br' 'br_ln477' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln467 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31580642, i64 15790321" [fips202.c:467->fips202.c:757->sha3_256.c:10]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln467' <Predicate = (icmp_ln477_1)> <Delay = 0.00>
ST_47 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 201 'specloopname' 'specloopname_ln477' <Predicate = (icmp_ln477_1)> <Delay = 0.00>
ST_47 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln478 = br void %for.inc.i.i.i" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 202 'br' 'br_ln478' <Predicate = (icmp_ln477_1)> <Delay = 1.58>
ST_47 : Operation 203 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fips202.c:470->fips202.c:757->sha3_256.c:10]   --->   Operation 203 'alloca' 'i' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_47 : Operation 204 [1/1] (3.52ns)   --->   "%add_ln486 = add i64 %mul_ln477_1_cast4, i64 %in_r_read" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 204 'add' 'add_ln486' <Predicate = (!icmp_ln477_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 205 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln486" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 205 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_47 : Operation 206 [36/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 206 'urem' 'urem_ln486' <Predicate = (!icmp_ln477_1)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln470 = store i32 0, i32 %i" [fips202.c:470->fips202.c:757->sha3_256.c:10]   --->   Operation 207 'store' 'store_ln470' <Predicate = (!icmp_ln477_1)> <Delay = 1.58>

State 48 <SV = 47> <Delay = 1.91>
ST_48 : Operation 208 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %absorb_loop2.i.i.split, i8 %add_ln478, void %new.latch.for.inc.i.i.i.split" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 208 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 209 [1/1] (1.91ns)   --->   "%icmp_ln478 = icmp_eq  i8 %indvar_flatten, i8 136" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 209 'icmp' 'icmp_ln478' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 210 [1/1] (1.91ns)   --->   "%add_ln478 = add i8 %indvar_flatten, i8 1" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 210 'add' 'add_ln478' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %icmp_ln478, void %load64.exit.i.i, void %for.inc15.i.i" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 211 'br' 'br_ln478' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc.i.i.i" [fips202.c:26->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 212 'br' 'br_ln26' <Predicate = (!icmp_ln478)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 213 [1/1] (0.00ns)   --->   "%i_2 = phi i5 0, void %absorb_loop2.i.i.split, i5 %select_ln478, void %new.latch.for.inc.i.i.i.split" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 213 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 214 [1/1] (0.00ns)   --->   "%i_4 = phi i4 0, void %absorb_loop2.i.i.split, i4 %add_ln26, void %new.latch.for.inc.i.i.i.split" [fips202.c:26->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 214 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 215 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i_4, i4 8" [fips202.c:26->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 215 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln478)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 216 [1/1] (1.02ns)   --->   "%select_ln479 = select i1 %icmp_ln26, i4 0, i4 %i_4" [fips202.c:479->fips202.c:757->sha3_256.c:10]   --->   Operation 216 'select' 'select_ln479' <Predicate = (!icmp_ln478)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 217 [1/1] (1.78ns)   --->   "%add_ln478_1 = add i5 %i_2, i5 1" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 217 'add' 'add_ln478_1' <Predicate = (!icmp_ln478)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 218 [1/1] (1.21ns)   --->   "%select_ln478 = select i1 %icmp_ln26, i5 %add_ln478_1, i5 %i_2" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 218 'select' 'select_ln478' <Predicate = (!icmp_ln478)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i5 %select_ln478" [fips202.c:478->fips202.c:757->sha3_256.c:10]   --->   Operation 219 'zext' 'zext_ln478' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_49 : Operation 220 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 220 'read' 'gmem_addr_read' <Predicate = (!icmp_ln478)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %select_ln479" [fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 221 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_49 : Operation 222 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln479, i4 1" [fips202.c:26->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 222 'add' 'add_ln26' <Predicate = (!icmp_ln478)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 223 [1/1] (1.73ns)   --->   "%icmp_ln26_1 = icmp_eq  i4 %add_ln26, i4 8" [fips202.c:26->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 223 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln478)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 224 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln478" [fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 224 'getelementptr' 's_addr' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_49 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %new.latch.for.inc.i.i.i.split, void %last.iter.for.inc.i.i.i.split" [fips202.c:26->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 225 'br' 'br_ln26' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_49 : Operation 226 [2/2] (3.25ns)   --->   "%s_load_3 = load i5 %s_addr" [fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 226 'load' 's_load_3' <Predicate = (!icmp_ln478 & icmp_ln26_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 50 <SV = 49> <Delay = 4.63>
ST_50 : Operation 227 [1/1] (0.00ns)   --->   "%r = phi i64 0, void %absorb_loop2.i.i.split, i64 %r_1, void %new.latch.for.inc.i.i.i.split"   --->   Operation 227 'phi' 'r' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 228 [1/1] (0.00ns)   --->   "%specpipeline_ln479 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:479->fips202.c:757->sha3_256.c:10]   --->   Operation 228 'specpipeline' 'specpipeline_ln479' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 229 [1/1] (0.00ns)   --->   "%specpipeline_ln479 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:479->fips202.c:757->sha3_256.c:10]   --->   Operation 229 'specpipeline' 'specpipeline_ln479' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @absorb_loop2_VITIS_LOOP_26_1_str"   --->   Operation 230 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136"   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%select_ln479_1 = select i1 %icmp_ln26, i64 0, i64 %r" [fips202.c:479->fips202.c:757->sha3_256.c:10]   --->   Operation 232 'select' 'select_ln479_1' <Predicate = (!icmp_ln478)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln479 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:479->fips202.c:757->sha3_256.c:10]   --->   Operation 233 'specpipeline' 'specpipeline_ln479' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 234 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [fips202.c:23->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 234 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %gmem_addr_read" [fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 235 'zext' 'zext_ln27' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln27, i3 0" [fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 236 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %shl_ln" [fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 237 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_50 : Operation 238 [1/1] (3.14ns)   --->   "%shl_ln27 = shl i64 %zext_ln27, i64 %zext_ln27_1" [fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 238 'shl' 'shl_ln27' <Predicate = (!icmp_ln478)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 239 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_1 = or i64 %shl_ln27, i64 %select_ln479_1" [fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 239 'or' 'r_1' <Predicate = (!icmp_ln478)> <Delay = 1.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 240 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_3 = load i5 %s_addr" [fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 240 'load' 's_load_3' <Predicate = (!icmp_ln478 & icmp_ln26_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 51 <SV = 50> <Delay = 4.24>
ST_51 : Operation 241 [1/1] (0.99ns)   --->   "%xor_ln480 = xor i64 %s_load_3, i64 %r_1" [fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 241 'xor' 'xor_ln480' <Predicate = (icmp_ln26_1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 242 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln480 = store i64 %xor_ln480, i5 %s_addr" [fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 242 'store' 'store_ln480' <Predicate = (icmp_ln26_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_51 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln26 = br void %new.latch.for.inc.i.i.i.split" [fips202.c:26->fips202.c:480->fips202.c:757->sha3_256.c:10]   --->   Operation 243 'br' 'br_ln26' <Predicate = (icmp_ln26_1)> <Delay = 0.00>

State 52 <SV = 50> <Delay = 4.14>
ST_52 : Operation 244 [2/2] (0.00ns)   --->   "%call_ln483 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:483->fips202.c:757->sha3_256.c:10]   --->   Operation 244 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_52 : Operation 245 [1/1] (2.55ns)   --->   "%j_3 = add i32 %j_2, i32 4294967160" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 245 'add' 'j_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 246 [1/1] (1.58ns)   --->   "%store_ln477 = store i32 %j_3, i32 %j" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 246 'store' 'store_ln477' <Predicate = true> <Delay = 1.58>

State 53 <SV = 51> <Delay = 0.00>
ST_53 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln483 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:483->fips202.c:757->sha3_256.c:10]   --->   Operation 247 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_53 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln477 = br void %absorb_loop2.i.i" [fips202.c:477->fips202.c:757->sha3_256.c:10]   --->   Operation 248 'br' 'br_ln477' <Predicate = true> <Delay = 0.00>

State 54 <SV = 47> <Delay = 7.30>
ST_54 : Operation 249 [8/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 249 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 250 [35/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 250 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 7.30>
ST_55 : Operation 251 [7/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 251 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 252 [34/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 252 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 49> <Delay = 7.30>
ST_56 : Operation 253 [6/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 253 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 254 [33/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 254 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 50> <Delay = 7.30>
ST_57 : Operation 255 [5/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 255 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 256 [32/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 256 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 51> <Delay = 7.30>
ST_58 : Operation 257 [4/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 257 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 258 [31/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 258 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 52> <Delay = 7.30>
ST_59 : Operation 259 [3/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 259 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 260 [30/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 260 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 53> <Delay = 7.30>
ST_60 : Operation 261 [2/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 261 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 262 [29/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 262 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 54> <Delay = 7.30>
ST_61 : Operation 263 [1/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 263 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 264 [28/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 264 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 55> <Delay = 4.13>
ST_62 : Operation 265 [27/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 265 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 56> <Delay = 4.13>
ST_63 : Operation 266 [26/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 266 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 57> <Delay = 4.13>
ST_64 : Operation 267 [25/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 267 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 58> <Delay = 4.13>
ST_65 : Operation 268 [24/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 268 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 59> <Delay = 4.13>
ST_66 : Operation 269 [23/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 269 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 60> <Delay = 4.13>
ST_67 : Operation 270 [22/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 270 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 61> <Delay = 4.13>
ST_68 : Operation 271 [21/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 271 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 62> <Delay = 4.13>
ST_69 : Operation 272 [20/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 272 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 63> <Delay = 4.13>
ST_70 : Operation 273 [19/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 273 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 64> <Delay = 4.13>
ST_71 : Operation 274 [18/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 274 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 65> <Delay = 4.13>
ST_72 : Operation 275 [17/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 275 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 66> <Delay = 4.13>
ST_73 : Operation 276 [16/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 276 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 67> <Delay = 4.13>
ST_74 : Operation 277 [15/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 277 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 68> <Delay = 4.13>
ST_75 : Operation 278 [14/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 278 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 69> <Delay = 4.13>
ST_76 : Operation 279 [13/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 279 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 70> <Delay = 4.13>
ST_77 : Operation 280 [12/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 280 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 71> <Delay = 4.13>
ST_78 : Operation 281 [11/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 281 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 72> <Delay = 4.13>
ST_79 : Operation 282 [10/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 282 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 73> <Delay = 4.13>
ST_80 : Operation 283 [9/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 283 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 74> <Delay = 4.13>
ST_81 : Operation 284 [8/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 284 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 75> <Delay = 4.13>
ST_82 : Operation 285 [7/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 285 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 76> <Delay = 4.13>
ST_83 : Operation 286 [6/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 286 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 77> <Delay = 4.13>
ST_84 : Operation 287 [5/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 287 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 78> <Delay = 4.13>
ST_85 : Operation 288 [4/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 288 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 79> <Delay = 4.13>
ST_86 : Operation 289 [3/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 289 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 80> <Delay = 4.13>
ST_87 : Operation 290 [2/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 290 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 81> <Delay = 4.13>
ST_88 : Operation 291 [1/36] (4.13ns)   --->   "%urem_ln486 = urem i32 %select_ln477, i32 136" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 291 'urem' 'urem_ln486' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 82> <Delay = 3.66>
ST_89 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln470 = trunc i8 %urem_ln486" [fips202.c:470->fips202.c:757->sha3_256.c:10]   --->   Operation 292 'trunc' 'trunc_ln470' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln470 = sub i8 %trunc_ln470, i8 %trunc_ln477" [fips202.c:470->fips202.c:757->sha3_256.c:10]   --->   Operation 293 'sub' 'sub_ln470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 294 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%i_3 = add i8 %sub_ln470, i8 %trunc_ln4" [fips202.c:470->fips202.c:757->sha3_256.c:10]   --->   Operation 294 'add' 'i_3' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln486 = br void %for.inc30.i.i" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 295 'br' 'br_ln486' <Predicate = true> <Delay = 0.00>

State 90 <SV = 83> <Delay = 4.22>
ST_90 : Operation 296 [1/1] (0.00ns)   --->   "%i_5 = load i32 %i" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 296 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i32 %i_5" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 297 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 298 [1/1] (2.63ns)   --->   "%icmp_ln486 = icmp_ugt  i34 %sub_ln467, i34 %zext_ln486" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 298 'icmp' 'icmp_ln486' <Predicate = true> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 299 [1/1] (2.55ns)   --->   "%i_6 = add i32 %i_5, i32 1" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 299 'add' 'i_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln486 = br i1 %icmp_ln486, void %keccak_absorb_once.exit.i.loopexit, void %for.inc30.i.i.split" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 300 'br' 'br_ln486' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln488 = trunc i32 %i_5" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 301 'trunc' 'trunc_ln488' <Predicate = (icmp_ln486)> <Delay = 0.00>
ST_90 : Operation 302 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i_5, i32 3, i32 7" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 302 'partselect' 'lshr_ln' <Predicate = (icmp_ln486)> <Delay = 0.00>
ST_90 : Operation 303 [1/1] (1.58ns)   --->   "%store_ln470 = store i32 %i_6, i32 %i" [fips202.c:470->fips202.c:757->sha3_256.c:10]   --->   Operation 303 'store' 'store_ln470' <Predicate = (icmp_ln486)> <Delay = 1.58>
ST_90 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln490 = trunc i8 %i_3" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 304 'trunc' 'trunc_ln490' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_90 : Operation 305 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_3, i32 3, i32 7" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 305 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_90 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln490_1 = zext i5 %lshr_ln1" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 306 'zext' 'zext_ln490_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_90 : Operation 307 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i64 %s, i64 0, i64 %zext_ln490_1" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 307 'getelementptr' 's_addr_2' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_90 : Operation 308 [2/2] (3.25ns)   --->   "%s_load_1 = load i5 %s_addr_2" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 308 'load' 's_load_1' <Predicate = (!icmp_ln486)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 91 <SV = 84> <Delay = 7.30>
ST_91 : Operation 309 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 309 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln488_2 = zext i5 %lshr_ln" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 310 'zext' 'zext_ln488_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 311 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln488_2" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 311 'getelementptr' 's_addr_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 312 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr_1" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 312 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 92 <SV = 85> <Delay = 4.24>
ST_92 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i8 %gmem_addr_1_read" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 313 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln488, i3 0" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 314 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i6 %shl_ln1" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 315 'zext' 'zext_ln488_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 316 [1/1] (3.14ns)   --->   "%shl_ln488 = shl i64 %zext_ln488, i64 %zext_ln488_1" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 316 'shl' 'shl_ln488' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 317 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr_1" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 317 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_92 : Operation 318 [1/1] (0.99ns)   --->   "%xor_ln488 = xor i64 %s_load, i64 %shl_ln488" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 318 'xor' 'xor_ln488' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 86> <Delay = 3.25>
ST_93 : Operation 319 [1/1] (0.00ns)   --->   "%specpipeline_ln487 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:487->fips202.c:757->sha3_256.c:10]   --->   Operation 319 'specpipeline' 'specpipeline_ln487' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln486 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 320 'specloopname' 'specloopname_ln486' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 321 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln488 = store i64 %xor_ln488, i5 %s_addr_1" [fips202.c:488->fips202.c:757->sha3_256.c:10]   --->   Operation 321 'store' 'store_ln488' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_93 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln486 = br void %for.inc30.i.i" [fips202.c:486->fips202.c:757->sha3_256.c:10]   --->   Operation 322 'br' 'br_ln486' <Predicate = true> <Delay = 0.00>

State 94 <SV = 84> <Delay = 4.24>
ST_94 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln490, i3 0" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 323 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i6 %shl_ln2" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 324 'zext' 'zext_ln490' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 325 [1/1] (2.94ns)   --->   "%shl_ln490 = shl i59 6, i59 %zext_ln490" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 325 'shl' 'shl_ln490' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln490_2 = zext i59 %shl_ln490" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 326 'zext' 'zext_ln490_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 327 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_1 = load i5 %s_addr_2" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 327 'load' 's_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_94 : Operation 328 [1/1] (0.99ns)   --->   "%xor_ln490 = xor i64 %s_load_1, i64 %zext_ln490_2" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 328 'xor' 'xor_ln490' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 85> <Delay = 3.25>
ST_95 : Operation 329 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln490 = store i64 %xor_ln490, i5 %s_addr_2" [fips202.c:490->fips202.c:757->sha3_256.c:10]   --->   Operation 329 'store' 'store_ln490' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 96 <SV = 86> <Delay = 3.25>
ST_96 : Operation 330 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i64 %s, i64 0, i64 16" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 330 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 331 [2/2] (3.25ns)   --->   "%s_load_2 = load i5 %s_addr_3" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 331 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 97 <SV = 87> <Delay = 3.25>
ST_97 : Operation 332 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_2 = load i5 %s_addr_3" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 332 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_97 : Operation 333 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_load_2, i64 63" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 333 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i64 %s_load_2" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 334 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>

State 98 <SV = 88> <Delay = 4.23>
ST_98 : Operation 335 [1/1] (0.97ns)   --->   "%xor_ln491 = xor i1 %bit_sel, i1 1" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 335 'xor' 'xor_ln491' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 336 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln491, i63 %trunc_ln491" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 336 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 337 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln491 = store i64 %xor_ln, i5 %s_addr_3" [fips202.c:491->fips202.c:757->sha3_256.c:10]   --->   Operation 337 'store' 'store_ln491' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 99 <SV = 89> <Delay = 0.00>
ST_99 : Operation 338 [2/2] (0.00ns)   --->   "%call_ln758 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:758->sha3_256.c:10]   --->   Operation 338 'call' 'call_ln758' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 100 <SV = 90> <Delay = 7.30>
ST_100 : Operation 339 [1/2] (0.00ns)   --->   "%call_ln758 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:758->sha3_256.c:10]   --->   Operation 339 'call' 'call_ln758' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_100 : Operation 340 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %out_r_read" [fips202.c:759->sha3_256.c:10]   --->   Operation 340 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 341 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_2, i64 32" [fips202.c:759->sha3_256.c:10]   --->   Operation 341 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 91> <Delay = 0.00>
ST_101 : Operation 342 [2/2] (0.00ns)   --->   "%call_ln4 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1, i8 %gmem, i64 %out_r_read, i64 %s" [sha3_256.c:4]   --->   Operation 342 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 102 <SV = 92> <Delay = 0.00>
ST_102 : Operation 343 [1/2] (0.00ns)   --->   "%call_ln4 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1, i8 %gmem, i64 %out_r_read, i64 %s" [sha3_256.c:4]   --->   Operation 343 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 103 <SV = 93> <Delay = 7.30>
ST_103 : Operation 344 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:761->sha3_256.c:10]   --->   Operation 344 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 94> <Delay = 7.30>
ST_104 : Operation 345 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:761->sha3_256.c:10]   --->   Operation 345 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 95> <Delay = 7.30>
ST_105 : Operation 346 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:761->sha3_256.c:10]   --->   Operation 346 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 96> <Delay = 7.30>
ST_106 : Operation 347 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:761->sha3_256.c:10]   --->   Operation 347 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 97> <Delay = 7.30>
ST_107 : Operation 348 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:761->sha3_256.c:10]   --->   Operation 348 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 349 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [sha3_256.c:12]   --->   Operation 349 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.588ns
The critical path consists of the following:
	s_axi read operation ('inlen_read', sha3_256.c:4) on port 'inlen' (sha3_256.c:4) [7]  (1.000 ns)
	'store' operation 0 bit ('store_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) of variable 'inlen_read', sha3_256.c:4 on local variable 'j', fips202.c:477->fips202.c:757->sha3_256.c:10 [49]  (1.588 ns)

 <State 2>: 6.687ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [25]  (2.552 ns)
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 3>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 4>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 5>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 6>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 7>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 8>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 9>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 10>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 11>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 12>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 13>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 14>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 15>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 16>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 17>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 18>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 19>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 20>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 21>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 22>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 23>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 24>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 25>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 26>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 27>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 28>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 29>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 30>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 31>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 32>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 33>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 34>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 35>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 36>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 37>: 4.135ns
The critical path consists of the following:
	'urem' operation 32 bit ('urem_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [26]  (4.135 ns)

 <State 38>: 5.069ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) [27]  (0.000 ns)
	'add' operation 32 bit ('add_ln477_1', fips202.c:477->fips202.c:757->sha3_256.c:10) [28]  (4.371 ns)
	'select' operation 32 bit ('empty', fips202.c:477->fips202.c:757->sha3_256.c:10) [30]  (0.698 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem_addr', fips202.c:477->fips202.c:757->sha3_256.c:10) [29]  (0.000 ns)
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:477->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:477->fips202.c:757->sha3_256.c:10) [32]  (7.300 ns)

 <State 47>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('j', fips202.c:477->fips202.c:757->sha3_256.c:10) on local variable 'j', fips202.c:477->fips202.c:757->sha3_256.c:10 [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln477_1', fips202.c:477->fips202.c:757->sha3_256.c:10) [53]  (2.552 ns)
	'store' operation 0 bit ('store_ln470', fips202.c:470->fips202.c:757->sha3_256.c:10) of constant 0 on local variable 'i', fips202.c:470->fips202.c:757->sha3_256.c:10 [112]  (1.588 ns)

 <State 48>: 1.915ns
The critical path consists of the following:
	'phi' operation 8 bit ('indvar_flatten', fips202.c:478->fips202.c:757->sha3_256.c:10) with incoming values : ('add_ln478', fips202.c:478->fips202.c:757->sha3_256.c:10) [60]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln478', fips202.c:478->fips202.c:757->sha3_256.c:10) [65]  (1.915 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10) [80]  (7.300 ns)

 <State 50>: 4.631ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln27', fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10) [85]  (3.150 ns)
	'or' operation 64 bit ('r', fips202.c:27->fips202.c:480->fips202.c:757->sha3_256.c:10) [86]  (1.481 ns)

 <State 51>: 4.244ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln480', fips202.c:480->fips202.c:757->sha3_256.c:10) [93]  (0.990 ns)
	'store' operation 0 bit ('store_ln480', fips202.c:480->fips202.c:757->sha3_256.c:10) of variable 'xor_ln480', fips202.c:480->fips202.c:757->sha3_256.c:10 on array 's', fips202.c:755->sha3_256.c:10 [94]  (3.254 ns)

 <State 52>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('j', fips202.c:477->fips202.c:757->sha3_256.c:10) [100]  (2.552 ns)
	'store' operation 0 bit ('store_ln477', fips202.c:477->fips202.c:757->sha3_256.c:10) of variable 'j', fips202.c:477->fips202.c:757->sha3_256.c:10 on local variable 'j', fips202.c:477->fips202.c:757->sha3_256.c:10 [101]  (1.588 ns)

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', fips202.c:486->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:486->fips202.c:757->sha3_256.c:10) [107]  (7.300 ns)

 <State 62>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 63>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 64>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 65>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 66>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 67>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 68>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 69>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 70>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 71>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 72>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 73>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 74>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 75>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 76>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 77>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 78>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 79>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 80>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 81>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 82>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 83>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 84>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 85>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 86>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 87>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 88>: 4.135ns
The critical path consists of the following:
	'urem' operation 8 bit ('urem_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [108]  (4.135 ns)

 <State 89>: 3.669ns
The critical path consists of the following:
	'sub' operation 8 bit ('sub_ln470', fips202.c:470->fips202.c:757->sha3_256.c:10) [110]  (0.000 ns)
	'add' operation 8 bit ('i', fips202.c:470->fips202.c:757->sha3_256.c:10) [111]  (3.669 ns)

 <State 90>: 4.222ns
The critical path consists of the following:
	'load' operation 32 bit ('i', fips202.c:488->fips202.c:757->sha3_256.c:10) on local variable 'i', fips202.c:470->fips202.c:757->sha3_256.c:10 [115]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln486', fips202.c:486->fips202.c:757->sha3_256.c:10) [117]  (2.634 ns)
	'store' operation 0 bit ('store_ln470', fips202.c:470->fips202.c:757->sha3_256.c:10) of variable 'i', fips202.c:486->fips202.c:757->sha3_256.c:10 on local variable 'i', fips202.c:470->fips202.c:757->sha3_256.c:10 [135]  (1.588 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', fips202.c:488->fips202.c:757->sha3_256.c:10) on port 'gmem' (fips202.c:488->fips202.c:757->sha3_256.c:10) [123]  (7.300 ns)

 <State 92>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load', fips202.c:488->fips202.c:757->sha3_256.c:10) on array 's', fips202.c:755->sha3_256.c:10 [132]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln488', fips202.c:488->fips202.c:757->sha3_256.c:10) [133]  (0.990 ns)

 <State 93>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln488', fips202.c:488->fips202.c:757->sha3_256.c:10) of variable 'xor_ln488', fips202.c:488->fips202.c:757->sha3_256.c:10 on array 's', fips202.c:755->sha3_256.c:10 [134]  (3.254 ns)

 <State 94>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_1', fips202.c:490->fips202.c:757->sha3_256.c:10) on array 's', fips202.c:755->sha3_256.c:10 [146]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln490', fips202.c:490->fips202.c:757->sha3_256.c:10) [147]  (0.990 ns)

 <State 95>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln490', fips202.c:490->fips202.c:757->sha3_256.c:10) of variable 'xor_ln490', fips202.c:490->fips202.c:757->sha3_256.c:10 on array 's', fips202.c:755->sha3_256.c:10 [148]  (3.254 ns)

 <State 96>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('s_addr_3', fips202.c:491->fips202.c:757->sha3_256.c:10) [149]  (0.000 ns)
	'load' operation 64 bit ('s_load_2', fips202.c:491->fips202.c:757->sha3_256.c:10) on array 's', fips202.c:755->sha3_256.c:10 [150]  (3.254 ns)

 <State 97>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_2', fips202.c:491->fips202.c:757->sha3_256.c:10) on array 's', fips202.c:755->sha3_256.c:10 [150]  (3.254 ns)

 <State 98>: 4.232ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln491', fips202.c:491->fips202.c:757->sha3_256.c:10) [152]  (0.978 ns)
	'store' operation 0 bit ('store_ln491', fips202.c:491->fips202.c:757->sha3_256.c:10) of variable 'xor_ln', fips202.c:491->fips202.c:757->sha3_256.c:10 on array 's', fips202.c:755->sha3_256.c:10 [155]  (3.254 ns)

 <State 99>: 0.000ns
The critical path consists of the following:

 <State 100>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem_addr_2', fips202.c:759->sha3_256.c:10) [157]  (0.000 ns)
	bus request operation ('empty_32', fips202.c:759->sha3_256.c:10) on port 'gmem' (fips202.c:759->sha3_256.c:10) [158]  (7.300 ns)

 <State 101>: 0.000ns
The critical path consists of the following:

 <State 102>: 0.000ns
The critical path consists of the following:

 <State 103>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', fips202.c:761->sha3_256.c:10) on port 'gmem' (fips202.c:761->sha3_256.c:10) [160]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', fips202.c:761->sha3_256.c:10) on port 'gmem' (fips202.c:761->sha3_256.c:10) [160]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', fips202.c:761->sha3_256.c:10) on port 'gmem' (fips202.c:761->sha3_256.c:10) [160]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', fips202.c:761->sha3_256.c:10) on port 'gmem' (fips202.c:761->sha3_256.c:10) [160]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', fips202.c:761->sha3_256.c:10) on port 'gmem' (fips202.c:761->sha3_256.c:10) [160]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
