

================================================================
== Vitis HLS Report for 'updateReplyHandler'
================================================================
* Date:           Tue Jul 19 06:13:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  0.988 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|     165|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     165|      59|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op15_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_26_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln232_fu_51_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          38|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done                               |   9|          2|    1|          2|
    |s_axis_session_upd_rsp_V_TDATA_blk_n  |   9|          2|    1|          2|
    |slc_sessionInsert_rsp_blk_n           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  27|          6|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |icmp_ln232_reg_66                     |    1|   0|    1|          0|
    |s_axis_session_upd_rsp_V_read_reg_61  |  160|   0|  160|          0|
    |tmp_i_reg_57                          |    1|   0|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  165|   0|  165|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|s_axis_session_upd_rsp_V_TVALID  |   in|    1|        axis|  s_axis_session_upd_rsp_V|       pointer|
|s_axis_session_upd_rsp_V_TDATA   |   in|  160|        axis|  s_axis_session_upd_rsp_V|       pointer|
|s_axis_session_upd_rsp_V_TREADY  |  out|    1|        axis|  s_axis_session_upd_rsp_V|       pointer|
|slc_sessionInsert_rsp_din        |  out|  160|     ap_fifo|     slc_sessionInsert_rsp|       pointer|
|slc_sessionInsert_rsp_full_n     |   in|    1|     ap_fifo|     slc_sessionInsert_rsp|       pointer|
|slc_sessionInsert_rsp_write      |  out|    1|     ap_fifo|     slc_sessionInsert_rsp|       pointer|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %s_axis_session_upd_rsp_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:220]   --->   Operation 8 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i160P128A, i160 %s_axis_session_upd_rsp_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 9 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_i, void %updateReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:229]   --->   Operation 10 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_axis_session_upd_rsp_V_read = read i160 @_ssdm_op_Read.axis.volatile.i160P128A, i160 %s_axis_session_upd_rsp_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'read' 's_axis_session_upd_rsp_V_read' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%upReply_op = trunc i160 %s_axis_session_upd_rsp_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'trunc' 'upReply_op' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln232 = icmp_eq  i32 %upReply_op, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:232]   --->   Operation 13 'icmp' 'icmp_ln232' <Predicate = (tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %updateReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:232]   --->   Operation 14 'br' 'br_ln232' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 15 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %slc_sessionInsert_rsp, i160 %s_axis_session_upd_rsp_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 15 'write' 'write_ln174' <Predicate = (tmp_i & icmp_ln232)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln235 = br void %updateReplyHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:235]   --->   Operation 16 'br' 'br_ln235' <Predicate = (tmp_i & icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_session_upd_rsp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slc_sessionInsert_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specpipeline_ln220            (specpipeline ) [ 000]
tmp_i                         (nbreadreq    ) [ 011]
br_ln229                      (br           ) [ 000]
s_axis_session_upd_rsp_V_read (read         ) [ 011]
upReply_op                    (trunc        ) [ 000]
icmp_ln232                    (icmp         ) [ 011]
br_ln232                      (br           ) [ 000]
write_ln174                   (write        ) [ 000]
br_ln235                      (br           ) [ 000]
ret_ln0                       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_session_upd_rsp_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_session_upd_rsp_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slc_sessionInsert_rsp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_sessionInsert_rsp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i160P128A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i160P128A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_i_nbreadreq_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="0" index="1" bw="160" slack="0"/>
<pin id="29" dir="0" index="2" bw="1" slack="0"/>
<pin id="30" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="s_axis_session_upd_rsp_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="160" slack="0"/>
<pin id="36" dir="0" index="1" bw="160" slack="0"/>
<pin id="37" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_session_upd_rsp_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln174_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="160" slack="0"/>
<pin id="43" dir="0" index="2" bw="160" slack="1"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="upReply_op_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="160" slack="0"/>
<pin id="49" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="upReply_op/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="icmp_ln232_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/1 "/>
</bind>
</comp>

<comp id="57" class="1005" name="tmp_i_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="1"/>
<pin id="59" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="61" class="1005" name="s_axis_session_upd_rsp_V_read_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="160" slack="1"/>
<pin id="63" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_session_upd_rsp_V_read "/>
</bind>
</comp>

<comp id="66" class="1005" name="icmp_ln232_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="20" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="38"><net_src comp="22" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="24" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="34" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="55"><net_src comp="47" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="60"><net_src comp="26" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="34" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="69"><net_src comp="51" pin="2"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_session_upd_rsp_V | {}
	Port: slc_sessionInsert_rsp | {2 }
 - Input state : 
	Port: updateReplyHandler : s_axis_session_upd_rsp_V | {1 }
	Port: updateReplyHandler : slc_sessionInsert_rsp | {}
  - Chain level:
	State 1
		icmp_ln232 : 1
		br_ln232 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln232_fu_51             |    0    |    20   |
|----------|------------------------------------------|---------|---------|
| nbreadreq|           tmp_i_nbreadreq_fu_26          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   read   | s_axis_session_upd_rsp_V_read_read_fu_34 |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_40         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |             upReply_op_fu_47             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    20   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          icmp_ln232_reg_66         |    1   |
|s_axis_session_upd_rsp_V_read_reg_61|   160  |
|            tmp_i_reg_57            |    1   |
+------------------------------------+--------+
|                Total               |   162  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   162  |    -   |
+-----------+--------+--------+
|   Total   |   162  |   20   |
+-----------+--------+--------+
