Command: /home1/B110/VamSI/VLSI_RN/UVM_LABS/Lab05/sim/./simv -a test.log +ntb_random_seed_automatic +UVM_TESTNAME=ram_single_addr_test
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP1_Full64; Runtime version T-2022.06-SP1_Full64;  Nov  5 13:22 2024
NOTE: automatic random seed used: 2430929377
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ram_single_addr_test...
UVM_INFO ../tb/ram_env.sv(64) @ 0: uvm_test_top.ram_envh [RAM_ram_env] THIS IS BUILD PHASE OF ram_env
UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(51) @ 0: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] THIS IS MONITOR IN RUN
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @660                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd85                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd1                                                          
  xtn_delay                    integral   65    'd4899099891500254669                                        
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @667                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd47                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd0                                                          
  xtn_delay                    integral   65    'd9880739859511969281                                        
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @671                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd48                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd0                                                          
  xtn_delay                    integral   65    'd9994801546857722405                                        
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @675                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd81                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd1                                                          
  xtn_delay                    integral   65    'd4682669211756174169                                        
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @681                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd37                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd1                                                          
  xtn_delay                    integral   65    'd12093712115057871934                                       
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @685                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd71                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd1                                                          
  xtn_delay                    integral   65    'd13026726983172643274                                       
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @689                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd53                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd1                                                          
  xtn_delay                    integral   65    'd13223563662597932740                                       
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @695                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd60                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd1                                                          
  xtn_delay                    integral   65    'd16827168845740562908                                       
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @699                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd72                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd0                                                          
  xtn_delay                    integral   65    'd31377383116077709                                          
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
-------------------------------------------------------------------------------------------------------------
Name                           Type       Size  Value                                                        
-------------------------------------------------------------------------------------------------------------
req                            write_xtn  -     @703                                                         
  begin_time                   time       64    0                                                            
  depth                        int        32    'd2                                                          
  parent sequence (name)       string     24    ram_single_addr_wr_xtnsh                                     
  parent sequence (full name)  string     61    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_single_addr_wr_xtnsh
  sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                         
  data                         integral   64    'd62                                                         
  address                      integral   12    'd55                                                         
  write                        integral   -1    'd0                                                          
  xtn_delay                    integral   65    'd5915630519767294802                                        
  xtn_type                     addr_t     1     GOOD_XTN                                                     
-------------------------------------------------------------------------------------------------------------
UVM_INFO /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_objection.svh(1274) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   14
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[DRIVER]    10
[RAM_WR_MONITOR]     1
[RAM_ram_env]     1
[RNTST]     1
[TEST_DONE]     1
$finish called from file "/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_root.svh", line 437.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ps
CPU Time:      0.290 seconds;       Data structure size:   0.5Mb
Tue Nov  5 13:22:18 2024
