---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_hl_divw]]
==== HL.DIVW

*Syntax:* hl.divw SrcL, SrcR, ->Dst0, Dst1

*Description:* Divide registers. Unsigned variant for DIVU.

*Encoding:*

image::../generated/encodings/enc_hl_divw.svg[HL.DIVW encoding,width=800]

*Group:* ALU_MULTI_CYCLE
