

================================================================
== Vitis HLS Report for 'vecTrans2'
================================================================
* Date:           Sun Jun 23 03:49:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.295 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23002|    23002|  0.115 ms|  0.115 ms|  23003|  23003|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    23000|    23000|        23|         23|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     385|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     200|    -|
|Register             |        -|     -|      376|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      541|     634|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |A_d0                 |         +|   0|  0|  39|          32|           7|
    |add_ln4_fu_116_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln5_1_fu_139_p2  |         +|   0|  0|  39|          32|           5|
    |add_ln5_2_fu_145_p2  |         +|   0|  0|  39|          32|           6|
    |add_ln5_3_fu_151_p2  |         +|   0|  0|  39|          32|           7|
    |add_ln5_4_fu_157_p2  |         +|   0|  0|  39|          32|           7|
    |add_ln5_5_fu_163_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln5_6_fu_169_p2  |         +|   0|  0|  39|          32|           5|
    |add_ln5_fu_133_p2    |         +|   0|  0|  39|          32|           7|
    |icmp_ln4_fu_110_p2   |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln6_fu_127_p2   |      icmp|   0|  0|  39|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 385|         308|          54|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |A_address0            |   14|          3|   10|         30|
    |ap_NS_fsm             |  116|         24|    1|         24|
    |ap_done_int           |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |    9|          2|   10|         20|
    |grp_fu_94_p1          |   43|          8|   32|        256|
    |i_fu_56               |    9|          2|   10|         20|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  200|         41|   64|        352|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln4_reg_201    |  10|   0|   10|          0|
    |add_ln5_1_reg_240  |  32|   0|   32|          0|
    |add_ln5_2_reg_245  |  32|   0|   32|          0|
    |add_ln5_3_reg_250  |  32|   0|   32|          0|
    |add_ln5_4_reg_255  |  32|   0|   32|          0|
    |add_ln5_5_reg_260  |  32|   0|   32|          0|
    |add_ln5_6_reg_265  |  32|   0|   32|          0|
    |add_ln5_reg_225    |  32|   0|   32|          0|
    |ap_CS_fsm          |  23|   0|   23|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |b_load_reg_235     |  32|   0|   32|          0|
    |d_reg_216          |  32|   0|   32|          0|
    |i_fu_56            |  10|   0|   10|          0|
    |icmp_ln4_reg_197   |   1|   0|    1|          0|
    |icmp_ln6_reg_221   |   1|   0|    1|          0|
    |reg_98             |  32|   0|   32|          0|
    |zext_ln4_reg_206   |  10|   0|   64|         54|
    +-------------------+----+----+-----+-----------+
    |Total              | 376|   0|  430|         54|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|b_address0  |  out|   10|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
+------------+-----+-----+------------+--------------+--------------+

