{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@193:203@HdlIdDef", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            tdd_rst;\n  wire            up_cntrl_xfer_done;\n\n  wire    [ 7:0]  up_tdd_status_s;\n\n"], "Clone Blocks": [["hdl/library/common/up_tdd_cntrl.v@195:205", "\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            tdd_rst;\n  wire            up_cntrl_xfer_done;\n\n  wire    [ 7:0]  up_tdd_status_s;\n\n  // decode block select\n\n"], ["hdl/library/common/up_tdd_cntrl.v@192:202", "  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            tdd_rst;\n  wire            up_cntrl_xfer_done;\n\n  wire    [ 7:0]  up_tdd_status_s;\n"]], "Diff Content": {"Delete": [[198, "  wire            up_preset_s;\n"]], "Add": []}}