// Seed: 3500694634
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wand id_5,
    input tri id_6,
    output wand id_7
);
  wire id_9, id_10;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    output logic id_2,
    output tri1  id_3
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3
  );
  assign id_2 = 1'b0;
  assign id_3 = 1;
  wire id_5;
  initial begin : LABEL_0
    id_3 = 1;
    id_2 <= 1;
  end
  wire id_6;
endmodule
