architecture:
  version: 0.2
  
  subtree:
  - name: ARA
    
    local:
    - name: OFFCHIP_MEM
      class: DRAM
      attributes:
        width: 64
        block-size: 8
        word-bits: 8

    subtree:
    - name: CHIP
      attributes:
        technology: $tech_node$

      local:
      - name: L1_CACHE
        class: SRAM
        attributes:
          depth: 8192
          width: 64
          block-size: 8
          word-bits: 8
        
      subtree:
      - name: LANE
        local:
        - name: BANK$num_lanes$
          class: regfile
          attributes:
            depth: 8
            width: 64
            block-size: 8
            word-bits: 8
        - name: MACC$num_lanes$
          class: intmac
          attributes:
            datawidth: 64
