<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Siva Nagi Reddy â€” DFT Engineer Portfolio</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>
<!-- ===== Background Video ===== -->
<!-- ===== Background Video (global, place before content) ===== -->
  <video autoplay muted loop playsinline id="bg-video">
    <source src="assets/311332.mp4" type="video/mp4">
    Your browser does not support the video tag.
  </video>

  <!-- Single global overlay to dim/dull the video.
       Use CSS .video-overlay to tweak darkness/blur. -->
  <div class="video-overlay"></div>


  <!-- ===== NAVBAR ===== -->
  <header class="navbar">
    <div class="logo">SNR</div>
    <nav>
      <a href="#home">Home</a>
      <a href="#about">About</a>
      <a href="#services">What I Do</a>
      <a href="#projects">Projects</a>
      <a href="#blog">DFT Posts</a>
      <a href="#contact">Contact</a>
    </nav>
  </header>

  <!-- ===== HERO SECTION ===== -->
  <section id="home" class="hero">
    <div class="overlay"></div>
    <div class="hero-content">
      <p class="intro-text">Hello, My Name Is</p>
      <h1 class="name">Siva Nagi Reddy</h1>
      <h2 class="title">Design for Testability (DFT) Engineer</h2>
      <p class="desc">
        A passionate DFT Engineer specializing in Scan Insertion, MBIST, ATPG, and Compression (EDT). 
        I build efficient test architectures ensuring silicon quality, reliability, and production-readiness.
      </p>
      <div class="hero-buttons">
        <a href="#contact" class="btn-primary">Contact Me</a>
        <a href="/assets/Siva_Nagi_Reddy.pdf" class="btn-secondary" download>Download CV</a>
      </div>
    </div>

    <div class="hero-image">
      <div class="image-frame">
        <img src="assets/1.png" alt="Siva Nagi Reddy" />
      </div>
    </div>
  </section>

  <!-- ===== ABOUT SECTION ===== -->
  <section id="about" class="about">
    <div class="about-image">
      <img src="assets/profile.jpg" alt="Siva Nagi Reddy" />
    </div>
    <div class="about-content">
      <h2>Who Am I</h2>
      <p>
        Iâ€™m a VLSI DFT Engineer trained at <strong>VLSI Guru Institute</strong> with practical experience in hierarchical test design flows. 
        Skilled in MBIST, Scan Stitching, ATPG, and Compression using Mentor Tessent tools, I ensure each design meets coverage and quality goals.
      </p>
      <p>
        My focus is on automation, coverage improvement, and fault-efficient test solutions for high-performance chips.
      </p>
      <div class="about-buttons">
        <a href="#projects" class="btn-primary small">See My Work</a>
        <a href="https://www.linkedin.com/in/a-sivanagireddy-729992244" target="_blank" class="btn-secondary small">LinkedIn</a>
      </div>
    </div>
  </section>

  <!-- ===== SERVICES ===== -->
  <section id="services" class="services">
    <h2>What Can I Do</h2>

    <div class="service-grid">
      <div class="service-card">
        <h3>Scan Insertion & Stitching</h3>
        <p>Integrating scan chains, fixing DRCs, and preparing designs for ATPG in multi-core hierarchies.</p>
      </div>
      <div class="service-card">
        <h3>Scan Compression (EDT)</h3>
        <p>Implementing EDT-based compression to reduce test data volume while improving coverage.</p>
      </div>
      <div class="service-card">
        <h3>MBIST & Coverage</h3>
        <p>Inserting memory BIST, running test coverage, and validating embedded RAM testing logic.</p>
      </div>
      <div class="service-card">
        <h3>ATPG & Pattern Simulation</h3>
        <p>Generating fault models, ATPG patterns, and performing serial/parallel scan simulations.</p>
      </div>
    </div>
  </section>
  <!-- ===== DFT WORKFLOW ===== -->
<section id="workflow" class="workflow">
  <h2> DFT Workflow</h2>
  <div class="workflow-steps">
    <div class="step"> RTL & Netlist Analysis</div>
    <div class="arrow">â†“</div>
    <div class="step"> Scan Insertion & Stitching</div>
    <div class="arrow">â†“</div>
    <div class="step"> MBIST Insertion</div>
    <div class="arrow">â†“</div>
    <div class="step"> OCC & Compression (EDT)</div>
    <div class="arrow">â†“</div>
    <div class="step"> ATPG Pattern Generation</div>
    <div class="arrow">â†“</div>
    <div class="step"> Coverage Analysis & Debug</div>
  </div>
</section>



  <!-- ===== TECHNICAL SKILLS SECTION ===== -->
<section id="technical-skills" class="technical-skills">
  <h2>Technical Skills</h2>
  <div class="skills-content">
    <ul>
      <li><strong>Design For Testability:</strong> Scan Insertion, Scan Compression (EDT), ATPG, On-Chip Clock Controller, JTAG and Boundary Scan, Coverage Analysis, MBIST Insertion.</li>
      <li><strong>Digital Design:</strong> Combinational Logic Design, Sequential Logic Design.</li>
      <li><strong>Operating Systems:</strong> Linux, Windows.</li>
      <li><strong>Text Editors:</strong> GVIM, Notepad.</li>
      <li><strong>Tools and Technologies:</strong> Mentor Graphics Tessent, Cygwin, QuestaSim, Design Compiler.</li>
      <li><strong>MS Office:</strong> Excel, Microsoft Word.</li>
      <li><strong>Other Skills:</strong> ASIC Flow, TCL, Communication Skills.</li>
    </ul>
  </div>
</section>


  <!-- ===== PROJECTS ===== -->
<section id="projects" class="projects">
  <h2>Projects</h2>
  <div class="project-list">

    <!-- ===== Project 1 ===== -->
    <div class="project-card">
      <h3>Communication Chip</h3>
      <p>
        Executed MBIST and Scan insertion for hierarchical communication modules (~4K flops/core).
        Integrated OCC, performed ATPG, compression insertion, and pattern validation.
      </p>
      <p class="meta">Tools: Mentor Tessent, QuestaSim</p>
    </div>

    <!-- ===== Project 2 (Navigation Chip) ===== -->
    <div class="project-card">
      <h3>Navigation Chip</h3>
      <p>
        Worked on a medium-sized navigation design (~42K flops). Performed MBIST insertion, Scan Stitching,
        and DRC cleanup. Implemented EDT and OCC insertion and conducted ATPG coverage analysis.
      </p>
      <p class="meta">Tools: Mentor Tessent, Synopsys DFT Compiler</p>
    </div>

    <!-- ===== Project 3 (Accident Detection â€” Clickable PDF) ===== -->
    <a href="assets/B.tech.pdf" target="_blank" class="project-card-link">
      <div class="project-card">
        <h3>Accident Detection & Notification System</h3>
        <p>
          Designed an IoT-based accident detection system using Arduino, sensors, and GPS modules with real-time alerting.
        </p>
        <p class="meta">Tools: Arduino, NodeMCU, ThingSpeak</p>
        <p class="open-pdf">ðŸ“„ Click to View Project </p>
      </div>
    </a>

  </div>
</section>

<!-- ===== DFT BLOG SECTION ===== -->
<section id="blog" class="blog">
  <h2>DFT Knowledge & LinkedIn Posts</h2>
  <p class="blog-intro">
    I regularly share insights, concepts, and problem-solving approaches in Design for Testability (DFT) 
    on LinkedIn. Here are some of my recent topics:
  </p>

  <div class="blog-grid">
    <!-- Blog Card 1 -->
    <a href="https://www.linkedin.com/in/a-sivanagireddy-729992244" target="_blank" class="blog-card">
      <h3>ðŸ”¹ Scan Insertion & DRC Fixes</h3>
      <p>
        Explained scan stitching flow, clock grouping, and handling scan chain DRCs in hierarchical DFT flow.
      </p>
      <span class="read-more">Read on LinkedIn â†’</span>
    </a>

    <!-- Blog Card 2 -->
    <a href="https://www.linkedin.com/in/a-sivanagireddy-729992244" target="_blank" class="blog-card">
      <h3>ðŸ”¹ ATPG & EDT Compression</h3>
      <p>
        Discussed fault models, test coverage strategies, and EDT architecture to optimize test data volume.
      </p>
      <span class="read-more">Read on LinkedIn â†’</span>
    </a>

    <!-- Blog Card 3 -->
    <a href="https://www.linkedin.com/in/a-sivanagireddy-729992244" target="_blank" class="blog-card">
      <h3>ðŸ”¹ MBIST & Memory Testing</h3>
      <p>
        Covered BIST controllers, algorithms (March C, Checkerboard), and validation methods for SRAM testing.
      </p>
      <span class="read-more">Read on LinkedIn â†’</span>
    </a>
  </div>
</section>



  <!-- ===== CONTACT ===== -->
  <section id="contact" class="contact">
    <h2>Get In Touch</h2>
    <p>Looking to collaborate on VLSI or DFT projects? Letâ€™s connect!</p>
    <div class="contact-info">
      <p>Email: <a href="mailto:sivanagireddy.vlsi.dft@gmail.com">sivanagireddy.vlsi.dft@gmail.com</a></p>
      <p>Phone: +91 77803 23890</p>
      <p>LinkedIn: <a href="https://www.linkedin.com/in/a-sivanagireddy-729992244" target="_blank">a-sivanagireddy-729992244</a></p>
    </div>
  </section>

  <!-- ===== FOOTER ===== -->
  <footer>
    <p>Â© <span id="year"></span> Siva Nagi Reddy â€” VLSI & DFT Engineer</p>
  </footer>

  <script>
    document.getElementById("year").textContent = new Date().getFullYear();
  </script>
  </script>
</body>
</html>
