// Seed: 3455081970
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    output wire  id_2
);
  assign id_2 = 1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input logic id_3,
    input logic id_4,
    input wor id_5,
    input wire id_6,
    output logic id_7,
    input supply1 id_8,
    output wire id_9
);
  logic id_11 = id_4;
  module_0(
      id_2, id_2, id_2
  );
  always @(1 or posedge id_3 < id_1) begin
    @(posedge id_5) id_7 <= id_3;
  end
  always id_11 <= #1 id_4;
endmodule
