{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [],
        "memories": [
            "system.far_mem_ctrl.dram",
            "system.loc_mem_ctrlrs0.dram",
            "system.loc_mem_ctrlrs1.dram",
            "system.loc_mem_ctrlrs2.dram",
            "system.loc_mem_ctrlrs3.dram",
            "system.loc_mem_ctrlrs4.dram",
            "system.loc_mem_ctrlrs5.dram",
            "system.loc_mem_ctrlrs6.dram",
            "system.loc_mem_ctrlrs7.dram",
            "system.mem_ctrl"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "StubWorkload",
            "cxx_class": "gem5::StubWorkload",
            "name": "workload",
            "path": "system.workload",
            "byte_order": "little",
            "entry": 0,
            "eventq_index": 0,
            "remote_gdb_port": 7000,
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                200
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "system.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "far_mem_ctrl": {
            "type": "MemCtrl",
            "cxx_class": "gem5::memory::MemCtrl",
            "name": "far_mem_ctrl",
            "path": "system.far_mem_ctrl",
            "clk_domain": "system.clk_domain",
            "command_window": 10000,
            "disable_sanity_check": false,
            "dram": {
                "type": "NVMInterface",
                "cxx_class": "gem5::memory::NVMInterface",
                "name": "dram",
                "path": "system.far_mem_ctrl.dram",
                "addr_mapping": "RoRaBaCoCh",
                "banks_per_rank": 16,
                "burst_length": 8,
                "clk_domain": "system.clk_domain",
                "conf_table_reported": true,
                "device_bus_width": 64,
                "device_rowbuffer_size": 256,
                "device_size": 549755813888,
                "devices_per_rank": 1,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": false,
                "kvm_map": true,
                "max_pending_reads": 64,
                "max_pending_writes": 128,
                "null": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.far_mem_ctrl.dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:3221225472",
                "ranks_per_channel": 1,
                "read_buffer_size": 128,
                "tBURST": 3332,
                "tCK": 833,
                "tCS": 1666,
                "tREAD": 150000,
                "tRTW": 1666,
                "tSEND": 14160,
                "tWRITE": 500000,
                "tWTR": 1666,
                "two_cycle_rdwr": true,
                "write_buffer_size": 128
            },
            "eventq_index": 0,
            "mem_sched_policy": "frfcfs",
            "min_reads_per_switch": 16,
            "min_writes_per_switch": 16,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.far_mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "qos_policy": null,
            "qos_priorities": 1,
            "qos_priority_escalation": false,
            "qos_q_policy": "fifo",
            "qos_requestors": [
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                ""
            ],
            "qos_syncro_scheduler": false,
            "qos_turnaround_policy": null,
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "system": "system",
            "write_high_thresh_perc": 85,
            "write_low_thresh_perc": 50,
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membusPolManFarMem.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "generators": [
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators00",
                "path": "system.generators00",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators00.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[0]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators01",
                "path": "system.generators01",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators01.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators02",
                "path": "system.generators02",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators02.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[2]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators03",
                "path": "system.generators03",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators03.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[3]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators04",
                "path": "system.generators04",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators04.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[4]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators05",
                "path": "system.generators05",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators05.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[5]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators06",
                "path": "system.generators06",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators06.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[6]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators07",
                "path": "system.generators07",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators07.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[7]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators08",
                "path": "system.generators08",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators08.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[8]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators09",
                "path": "system.generators09",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators09.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[9]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators10",
                "path": "system.generators10",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators10.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[10]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators11",
                "path": "system.generators11",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators11.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[11]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators12",
                "path": "system.generators12",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators12.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[12]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators13",
                "path": "system.generators13",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators13.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[13]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators14",
                "path": "system.generators14",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators14.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[14]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators15",
                "path": "system.generators15",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators15.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[15]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators16",
                "path": "system.generators16",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators16.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[16]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators17",
                "path": "system.generators17",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators17.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[17]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators18",
                "path": "system.generators18",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators18.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[18]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators19",
                "path": "system.generators19",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators19.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[19]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators20",
                "path": "system.generators20",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators20.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[20]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators21",
                "path": "system.generators21",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators21.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[21]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators22",
                "path": "system.generators22",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators22.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[22]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators23",
                "path": "system.generators23",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators23.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[23]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators24",
                "path": "system.generators24",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators24.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[24]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators25",
                "path": "system.generators25",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators25.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[25]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators26",
                "path": "system.generators26",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators26.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[26]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators27",
                "path": "system.generators27",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators27.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[27]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators28",
                "path": "system.generators28",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators28.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[28]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators29",
                "path": "system.generators29",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators29.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[29]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators30",
                "path": "system.generators30",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators30.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[30]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators31",
                "path": "system.generators31",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators31.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[31]",
                    "is_source": "True"
                }
            }
        ],
        "loc_mem_ctrlrs": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs0",
                "path": "system.loc_mem_ctrlrs0",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs0.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs0.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:0:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs1",
                "path": "system.loc_mem_ctrlrs1",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs1.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs1.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:1:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[1]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs2",
                "path": "system.loc_mem_ctrlrs2",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs2.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs2.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:2:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[2]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs3",
                "path": "system.loc_mem_ctrlrs3",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs3.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs3.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:3:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[3]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs4",
                "path": "system.loc_mem_ctrlrs4",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs4.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs4.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:4:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs4.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[4]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs5",
                "path": "system.loc_mem_ctrlrs5",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs5.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs5.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:5:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs5.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[5]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs6",
                "path": "system.loc_mem_ctrlrs6",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs6.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs6.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:6:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs6.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[6]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs7",
                "path": "system.loc_mem_ctrlrs7",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs7.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 128,
                    "device_rowbuffer_size": 2048,
                    "device_size": 134217728,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs7.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:7:64:128:256",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 4000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 4000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 2000,
                    "tCL": 15000,
                    "tCS": 0,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 33000,
                    "tRCD": 15000,
                    "tRCD_WR": 15000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 4000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 4000,
                    "tWR": 18000,
                    "tWTR": 10000,
                    "tWTR_L": 10000,
                    "tXAW": 30000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs7.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membusPolManLocMem.mem_side_ports[7]",
                    "is_source": "False"
                }
            }
        ],
        "mem_ctrl": {
            "type": "PolicyManager",
            "cxx_class": "gem5::memory::PolicyManager",
            "name": "mem_ctrl",
            "path": "system.mem_ctrl",
            "addr_size": 64,
            "always_dirty": false,
            "always_hit": false,
            "block_size": 64,
            "cache_warmup_ratio": 0.7,
            "clk_domain": "system.clk_domain",
            "conf_table_reported": true,
            "crb_max_size": 32,
            "dram_cache_size": 134217728,
            "eventq_index": 0,
            "far_burst_size": 64,
            "image_file": "",
            "in_addr_map": true,
            "kvm_map": true,
            "loc_burst_size": 64,
            "loc_mem_policy": "CascadeLakeNoPartWrs",
            "null": false,
            "orb_max_size": 256,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "range": "0:3221225472",
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "tRCD_RD": 14160,
            "tRL": 14160,
            "tRP": 14160,
            "far_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membusPolManFarMem.cpu_side_ports[0]",
                "is_source": "True"
            },
            "loc_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membusPolManLocMem.cpu_side_ports[0]",
                "is_source": "True"
            },
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.generators00.port",
                    "system.generators01.port",
                    "system.generators02.port",
                    "system.generators03.port",
                    "system.generators04.port",
                    "system.generators05.port",
                    "system.generators06.port",
                    "system.generators07.port",
                    "system.generators08.port",
                    "system.generators09.port",
                    "system.generators10.port",
                    "system.generators11.port",
                    "system.generators12.port",
                    "system.generators13.port",
                    "system.generators14.port",
                    "system.generators15.port",
                    "system.generators16.port",
                    "system.generators17.port",
                    "system.generators18.port",
                    "system.generators19.port",
                    "system.generators20.port",
                    "system.generators21.port",
                    "system.generators22.port",
                    "system.generators23.port",
                    "system.generators24.port",
                    "system.generators25.port",
                    "system.generators26.port",
                    "system.generators27.port",
                    "system.generators28.port",
                    "system.generators29.port",
                    "system.generators30.port",
                    "system.generators31.port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.mem_ctrl.port"
                ],
                "is_source": "True"
            }
        },
        "membusPolManFarMem": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membusPolManFarMem",
            "path": "system.membusPolManFarMem",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membusPolManFarMem.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membusPolManFarMem.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.mem_ctrl.far_req_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.far_mem_ctrl.port"
                ],
                "is_source": "True"
            }
        },
        "membusPolManLocMem": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membusPolManLocMem",
            "path": "system.membusPolManLocMem",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membusPolManLocMem.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membusPolManLocMem.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.mem_ctrl.loc_req_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.loc_mem_ctrlrs0.port",
                    "system.loc_mem_ctrlrs1.port",
                    "system.loc_mem_ctrlrs2.port",
                    "system.loc_mem_ctrlrs3.port",
                    "system.loc_mem_ctrlrs4.port",
                    "system.loc_mem_ctrlrs5.port",
                    "system.loc_mem_ctrlrs6.port",
                    "system.loc_mem_ctrlrs7.port"
                ],
                "is_source": "True"
            }
        }
    }
}