Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 13 13:32:10 2025
| Host         : wangjiakun-Inspiron-14-Plus-7430 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mmio_subsystem_timing_summary_routed.rpt -pb mmio_subsystem_timing_summary_routed.pb -rpx mmio_subsystem_timing_summary_routed.rpx -warn_on_violation
| Design       : mmio_subsystem
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     504         
TIMING-20  Warning           Non-clocked latch               46          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (853)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1453)
5. checking no_input_delay (112)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (853)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: S_AXI_rready (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: S_AXI_wvalid (HIGH)

 There are 504 register/latch pins with no clock driven by root clock pin: aclk (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: control/r_addr_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control/r_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control/r_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control/r_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: emperor_gpio/FSM_onehot_r_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: emperor_gpio/FSM_onehot_r_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: emperor_timer/FSM_onehot_r_state_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: emperor_timer/FSM_onehot_r_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: emperor_timer/FSM_onehot_r_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: emperor_uart/FSM_onehot_r_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: emperor_uart/FSM_onehot_r_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: emperor_uart/FSM_onehot_r_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1453)
---------------------------------------------------
 There are 1453 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (112)
--------------------------------
 There are 112 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1522          inf        0.000                      0                 1522           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1522 Endpoints
Min Delay          1522 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.146ns  (logic 3.035ns (23.085%)  route 10.111ns (76.915%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          1.061     5.508    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X55Y129        LUT5 (Prop_lut5_I0_O)        0.105     5.613 r  control/S_AXI_rdata_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           5.088    10.700    S_AXI_rdata_OBUF[9]
    A2                   OBUF (Prop_obuf_I_O)         2.446    13.146 r  S_AXI_rdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.146    S_AXI_rdata[9]
    A2                                                                r  S_AXI_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.093ns  (logic 3.024ns (23.100%)  route 10.069ns (76.900%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          1.221     5.667    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I0_O)        0.105     5.772 r  control/S_AXI_rdata_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.885    10.658    S_AXI_rdata_OBUF[8]
    C1                   OBUF (Prop_obuf_I_O)         2.435    13.093 r  S_AXI_rdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.093    S_AXI_rdata[8]
    C1                                                                r  S_AXI_rdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.019ns  (logic 3.009ns (23.111%)  route 10.010ns (76.889%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          1.199     5.646    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X56Y130        LUT5 (Prop_lut5_I0_O)        0.105     5.751 r  control/S_AXI_rdata_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.849    10.599    S_AXI_rdata_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         2.420    13.019 r  S_AXI_rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.019    S_AXI_rdata[5]
    E2                                                                r  S_AXI_rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.934ns  (logic 3.026ns (23.392%)  route 9.909ns (76.608%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          1.054     5.501    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X56Y129        LUT5 (Prop_lut5_I0_O)        0.105     5.606 r  control/S_AXI_rdata_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.892    10.498    S_AXI_rdata_OBUF[7]
    B1                   OBUF (Prop_obuf_I_O)         2.437    12.934 r  S_AXI_rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.934    S_AXI_rdata[7]
    B1                                                                r  S_AXI_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.885ns  (logic 3.009ns (23.349%)  route 9.876ns (76.651%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          1.190     5.637    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X56Y130        LUT5 (Prop_lut5_I0_O)        0.105     5.742 r  control/S_AXI_rdata_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.724    10.465    S_AXI_rdata_OBUF[6]
    F2                   OBUF (Prop_obuf_I_O)         2.420    12.885 r  S_AXI_rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.885    S_AXI_rdata[6]
    F2                                                                r  S_AXI_rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.580ns  (logic 2.979ns (23.680%)  route 9.601ns (76.320%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          0.932     5.379    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X55Y128        LUT6 (Prop_lut6_I0_O)        0.105     5.484 r  control/S_AXI_rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.706    10.190    S_AXI_rdata_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         2.390    12.580 r  S_AXI_rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.580    S_AXI_rdata[0]
    H3                                                                r  S_AXI_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 3.007ns (23.961%)  route 9.542ns (76.039%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          0.875     5.322    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X54Y129        LUT5 (Prop_lut5_I0_O)        0.105     5.427 r  control/S_AXI_rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.705    10.131    S_AXI_rdata_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         2.418    12.549 r  S_AXI_rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.549    S_AXI_rdata[1]
    G1                                                                r  S_AXI_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.487ns  (logic 3.016ns (24.155%)  route 9.471ns (75.845%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          0.810     5.257    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X56Y129        LUT5 (Prop_lut5_I0_O)        0.105     5.362 r  control/S_AXI_rdata_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.698    10.060    S_AXI_rdata_OBUF[3]
    D1                   OBUF (Prop_obuf_I_O)         2.427    12.487 r  S_AXI_rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.487    S_AXI_rdata[3]
    D1                                                                r  S_AXI_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.401ns  (logic 3.003ns (24.217%)  route 9.398ns (75.783%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          0.609     5.056    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X56Y129        LUT5 (Prop_lut5_I0_O)        0.105     5.161 r  control/S_AXI_rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.826     9.987    S_AXI_rdata_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         2.414    12.401 r  S_AXI_rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.401    S_AXI_rdata[2]
    G2                                                                r  S_AXI_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/r_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_AXI_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.369ns  (logic 3.016ns (24.384%)  route 9.353ns (75.616%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE                         0.000     0.000 r  control/r_state_reg[1]/C
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  control/r_state_reg[1]/Q
                         net (fo=61, routed)          3.963     4.342    control/r_state_reg[2]_0[1]
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.105     4.447 r  control/S_AXI_rdata_OBUF[9]_inst_i_2/O
                         net (fo=11, routed)          1.383     5.830    control/S_AXI_rdata_OBUF[9]_inst_i_2_n_0
    SLICE_X54Y129        LUT5 (Prop_lut5_I0_O)        0.105     5.935 r  control/S_AXI_rdata_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.008     9.942    S_AXI_rdata_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         2.427    12.369 r  S_AXI_rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.369    S_AXI_rdata[4]
    E1                                                                r  S_AXI_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 emperor_uart/core/rx_inst/r_sampling_ticks_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            emperor_uart/core/rx_inst/r_sampling_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.186ns (75.463%)  route 0.060ns (24.537%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  emperor_uart/core/rx_inst/r_sampling_ticks_reg[0]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  emperor_uart/core/rx_inst/r_sampling_ticks_reg[0]/Q
                         net (fo=8, routed)           0.060     0.201    emperor_uart/core/rx_inst/r_sampling_ticks[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I4_O)        0.045     0.246 r  emperor_uart/core/rx_inst/r_sampling_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     0.246    emperor_uart/core/rx_inst/w_next_sampling_ticks[3]
    SLICE_X55Y120        FDCE                                         r  emperor_uart/core/rx_inst/r_sampling_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_timer/w_rd_data_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            emperor_timer/rd_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.158ns (61.783%)  route 0.098ns (38.217%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        LDCE                         0.000     0.000 r  emperor_timer/w_rd_data_reg[13]/G
    SLICE_X55Y132        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  emperor_timer/w_rd_data_reg[13]/Q
                         net (fo=1, routed)           0.098     0.256    emperor_timer/w_rd_data[13]
    SLICE_X56Y133        FDCE                                         r  emperor_timer/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_timer/w_rd_data_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            emperor_timer/rd_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.158ns (61.374%)  route 0.099ns (38.626%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        LDCE                         0.000     0.000 r  emperor_timer/w_rd_data_reg[26]/G
    SLICE_X51Y138        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  emperor_timer/w_rd_data_reg[26]/Q
                         net (fo=1, routed)           0.099     0.257    emperor_timer/w_rd_data[26]
    SLICE_X52Y138        FDCE                                         r  emperor_timer/rd_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_timer/w_rd_data_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            emperor_timer/rd_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.158ns (60.724%)  route 0.102ns (39.276%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        LDCE                         0.000     0.000 r  emperor_timer/w_rd_data_reg[15]/G
    SLICE_X54Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  emperor_timer/w_rd_data_reg[15]/Q
                         net (fo=1, routed)           0.102     0.260    emperor_timer/w_rd_data[15]
    SLICE_X56Y133        FDCE                                         r  emperor_timer/rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_gpio/r_input_data_sync_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            emperor_gpio/r_input_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y109       FDCE                         0.000     0.000 r  emperor_gpio/r_input_data_sync_reg[3]/C
    SLICE_X162Y109       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  emperor_gpio/r_input_data_sync_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    emperor_gpio/r_input_data_sync[3]
    SLICE_X162Y109       FDCE                                         r  emperor_gpio/r_input_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_gpio/r_input_data_sync_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            emperor_gpio/r_input_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y108       FDCE                         0.000     0.000 r  emperor_gpio/r_input_data_sync_reg[7]/C
    SLICE_X162Y108       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  emperor_gpio/r_input_data_sync_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    emperor_gpio/r_input_data_sync[7]
    SLICE_X162Y108       FDCE                                         r  emperor_gpio/r_input_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_timer/w_rd_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            emperor_timer/rd_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.158ns (57.210%)  route 0.118ns (42.790%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        LDCE                         0.000     0.000 r  emperor_timer/w_rd_data_reg[10]/G
    SLICE_X54Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  emperor_timer/w_rd_data_reg[10]/Q
                         net (fo=1, routed)           0.118     0.276    emperor_timer/w_rd_data[10]
    SLICE_X55Y135        FDCE                                         r  emperor_timer/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_timer/FSM_onehot_w_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            emperor_timer/FSM_onehot_r_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.178ns (64.391%)  route 0.098ns (35.609%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        LDCE                         0.000     0.000 r  emperor_timer/FSM_onehot_w_next_state_reg[1]/G
    SLICE_X52Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  emperor_timer/FSM_onehot_w_next_state_reg[1]/Q
                         net (fo=1, routed)           0.098     0.276    emperor_timer/FSM_onehot_w_next_state_reg_n_0_[1]
    SLICE_X51Y124        FDCE                                         r  emperor_timer/FSM_onehot_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_timer/FSM_onehot_w_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            emperor_timer/FSM_onehot_r_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.178ns (64.391%)  route 0.098ns (35.609%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        LDCE                         0.000     0.000 r  emperor_timer/FSM_onehot_w_next_state_reg[2]/G
    SLICE_X52Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  emperor_timer/FSM_onehot_w_next_state_reg[2]/Q
                         net (fo=1, routed)           0.098     0.276    emperor_timer/FSM_onehot_w_next_state_reg_n_0_[2]
    SLICE_X51Y124        FDCE                                         r  emperor_timer/FSM_onehot_r_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emperor_timer/w_slave_error_reg/G
                            (positive level-sensitive latch)
  Destination:            emperor_timer/slave_error_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (57.034%)  route 0.119ns (42.966%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        LDCE                         0.000     0.000 r  emperor_timer/w_slave_error_reg/G
    SLICE_X51Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  emperor_timer/w_slave_error_reg/Q
                         net (fo=1, routed)           0.119     0.277    emperor_timer/w_slave_error
    SLICE_X50Y125        FDPE                                         r  emperor_timer/slave_error_reg/D
  -------------------------------------------------------------------    -------------------





