# Lab 2 

## implement a single clock-cycle CPU 

![Architecture Diagram](./lab2_architecture.png)


[The Notes for implementation](https://hackmd.io/JwNgTARsEIYwtAFgMYA4BmTQJgZhAmGACaIQQAMxAjLgKYRA)

+ these instructions are MIPS-like


## implemented instruction 
+ R-type instrucitons
    * add
    * sub
    * and
    * or
    * slt  ( Set on Less Than )
    * sltu ( slt Unsigned )

+ I-tpye instructions 
    * addi ( Add Immeidate )
    * beq  (Branch on Equal)
    * bne  (Branch on not Equal)
    * ori  (Or Immeidate )
    * lui  (Load upper Immeidate )
    ---


