
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059132    0.127073    0.225963    0.225963 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.127073    0.000000    0.225963 v sign (out)
                                              0.225963   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.225963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.025963   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.051227    0.110859    0.214249    0.214249 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.110859    0.000000    0.214249 v _192_/A (sg13g2_xnor2_1)
     1    0.001523    0.018778    0.059572    0.273821 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018778    0.000000    0.273821 v _294_/D (sg13g2_dfrbpq_1)
                                              0.273821   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.009102    0.190898   library hold time
                                              0.190898   data required time
---------------------------------------------------------------------------------------------
                                              0.190898   data required time
                                             -0.273821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.082923   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059132    0.127073    0.225963    0.225963 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.127073    0.000000    0.225963 v _214_/A (sg13g2_xnor2_1)
     1    0.001523    0.020146    0.062271    0.288234 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.020146    0.000000    0.288234 v _300_/D (sg13g2_dfrbpq_1)
                                              0.288234   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.009421    0.190579   library hold time
                                              0.190579   data required time
---------------------------------------------------------------------------------------------
                                              0.190579   data required time
                                             -0.288234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.097655   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003101    0.030554    0.080354    0.299263 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030554    0.000000    0.299263 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.011423    0.017864    0.317127 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011423    0.000000    0.317127 v _301_/D (sg13g2_dfrbpq_1)
                                              0.317127   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.007389    0.192611   library hold time
                                              0.192611   data required time
---------------------------------------------------------------------------------------------
                                              0.192611   data required time
                                             -0.317127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.124516   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _199_/A (sg13g2_xnor2_1)
     2    0.008760    0.046847    0.079422    0.277705 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.046847    0.000000    0.277705 v _200_/B (sg13g2_xor2_1)
     1    0.001523    0.015718    0.038929    0.316634 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.015718    0.000000    0.316634 v _296_/D (sg13g2_dfrbpq_1)
                                              0.316634   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.008389    0.191611   library hold time
                                              0.191611   data required time
---------------------------------------------------------------------------------------------
                                              0.191611   data required time
                                             -0.316634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.125023   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _293_/D (sg13g2_dfrbpq_1)
                                              0.309707   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.018932    0.181068   library hold time
                                              0.181068   data required time
---------------------------------------------------------------------------------------------
                                              0.181068   data required time
                                             -0.309707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.128639   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _198_/A (sg13g2_nand2_1)
     1    0.003500    0.030284    0.035388    0.233671 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.030284    0.000000    0.233671 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008688    0.045070    0.048359    0.282030 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.045070    0.000000    0.282030 v _204_/B (sg13g2_xor2_1)
     1    0.001523    0.015883    0.038418    0.320448 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.015883    0.000000    0.320448 v _297_/D (sg13g2_dfrbpq_1)
                                              0.320448   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.008428    0.191572   library hold time
                                              0.191572   data required time
---------------------------------------------------------------------------------------------
                                              0.191572   data required time
                                             -0.320448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.128876   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _210_/A (sg13g2_xnor2_1)
     1    0.005424    0.035176    0.074487    0.293396 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.035176    0.000000    0.293396 v _211_/B (sg13g2_xnor2_1)
     1    0.001523    0.017904    0.035299    0.328695 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.017904    0.000000    0.328695 v _299_/D (sg13g2_dfrbpq_1)
                                              0.328695   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.008899    0.191101   library hold time
                                              0.191101   data required time
---------------------------------------------------------------------------------------------
                                              0.191101   data required time
                                             -0.328695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.137594   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.215708    0.215708 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.215708 v _195_/A (sg13g2_xor2_1)
     2    0.008688    0.031625    0.082825    0.298532 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031625    0.000000    0.298532 v _196_/B (sg13g2_xor2_1)
     1    0.001523    0.016011    0.034553    0.333085 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016011    0.000000    0.333085 v _295_/D (sg13g2_dfrbpq_1)
                                              0.333085   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.008458    0.191542   library hold time
                                              0.191542   data required time
---------------------------------------------------------------------------------------------
                                              0.191542   data required time
                                             -0.333085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.141543   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _206_/B (sg13g2_xnor2_1)
     2    0.009798    0.052324    0.082314    0.301223 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.052324    0.000000    0.301223 v _208_/A (sg13g2_xor2_1)
     1    0.001523    0.015786    0.043227    0.344450 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.015786    0.000000    0.344450 v _298_/D (sg13g2_dfrbpq_1)
                                              0.344450   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                              0.200000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.008405    0.191595   library hold time
                                              0.191595   data required time
---------------------------------------------------------------------------------------------
                                              0.191595   data required time
                                             -0.344450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.152855   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059132    0.127073    0.225963    0.225963 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.127073    0.000000    0.225963 v _127_/A (sg13g2_inv_1)
     1    0.050000    0.148882    0.158785    0.384748 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.148882    0.000000    0.384748 ^ signB (out)
                                              0.384748   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.384748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.184748   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _173_/B1 (sg13g2_o21ai_1)
     2    0.006678    0.042482    0.052110    0.250393 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.042482    0.000000    0.250393 ^ _174_/B (sg13g2_nand2_1)
     1    0.003054    0.024269    0.036893    0.287287 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024269    0.000000    0.287287 v _175_/B (sg13g2_nand2_1)
     1    0.050000    0.138348    0.110886    0.398173 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.138348    0.000000    0.398173 ^ sine_out[26] (out)
                                              0.398173   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.398173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198173   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _215_/B (sg13g2_nand3_1)
     2    0.006025    0.041817    0.051329    0.249612 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041817    0.000000    0.249612 ^ _284_/B (sg13g2_and2_1)
     1    0.050000    0.136394    0.149154    0.398766 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.136394    0.000000    0.398766 ^ sine_out[12] (out)
                                              0.398766   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.398766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198766   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.210194    0.210194 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.210194 ^ _158_/A (sg13g2_nor2_1)
     3    0.010106    0.047551    0.064145    0.274339 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.047551    0.000000    0.274339 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003191    0.033196    0.053156    0.327495 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.033196    0.000000    0.327495 ^ _160_/B (sg13g2_nor2_1)
     1    0.050000    0.109432    0.100405    0.427900 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.109432    0.000000    0.427900 v sine_out[19] (out)
                                              0.427900   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.427900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227900   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _170_/A (sg13g2_nand2_1)
     1    0.050000    0.138490    0.177543    0.432241 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.138490    0.000000    0.432241 ^ sine_out[24] (out)
                                              0.432241   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.432241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232241   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _172_/A (sg13g2_nand2_1)
     1    0.050000    0.138490    0.177543    0.432241 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.138490    0.000000    0.432241 ^ sine_out[25] (out)
                                              0.432241   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.432241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232241   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _180_/A (sg13g2_nand2_1)
     1    0.050000    0.139541    0.177543    0.432241 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.139541    0.000000    0.432241 ^ sine_out[28] (out)
                                              0.432241   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.432241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232241   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.003054    0.042398    0.069838    0.308160 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.042398    0.000000    0.308160 v _179_/B (sg13g2_nand2_1)
     2    0.006529    0.029941    0.036518    0.344678 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.029941    0.000000    0.344678 ^ _281_/B (sg13g2_nor2_1)
     1    0.050000    0.108971    0.098558    0.443236 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.108971    0.000000    0.443236 v sine_out[8] (out)
                                              0.443236   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.443236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243236   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145461    0.232755    0.232755 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145461    0.000000    0.232755 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.050000    0.203171    0.221508    0.454263 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.203171    0.000000    0.454263 v sine_out[31] (out)
                                              0.454263   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.454263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254263   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145461    0.232755    0.232755 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145461    0.000000    0.232755 ^ _140_/B (sg13g2_nor2_1)
     5    0.015444    0.062771    0.082012    0.314767 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.062771    0.000000    0.314767 v _144_/A (sg13g2_nand2_1)
     2    0.006529    0.028695    0.037702    0.352469 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028695    0.000000    0.352469 ^ _212_/B (sg13g2_nor2_1)
     2    0.053050    0.115009    0.102400    0.454870 v _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.115009    0.000000    0.454870 v sine_out[2] (out)
                                              0.454870   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.454870   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254870   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _176_/B1 (sg13g2_o21ai_1)
     1    0.050000    0.185071    0.204524    0.459222 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.185071    0.000000    0.459222 ^ sine_out[27] (out)
                                              0.459222   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.459222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.259222   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.147594    0.000000    0.463579 v sine_out[16] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.147594    0.000000    0.463579 v sine_out[18] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.147594    0.000000    0.463579 v sine_out[20] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.147594    0.000000    0.463579 v sine_out[21] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.147594    0.000000    0.463579 v sine_out[22] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263579   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _146_/A2 (sg13g2_o21ai_1)
     4    0.012389    0.071276    0.091953    0.322677 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.071276    0.000000    0.322677 v _147_/B (sg13g2_nand2_1)
     2    0.006529    0.026266    0.044689    0.367366 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.026266    0.000000    0.367366 ^ _275_/B (sg13g2_nor2_1)
     1    0.050000    0.108450    0.096473    0.463838 v _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.108450    0.000000    0.463838 v sine_out[3] (out)
                                              0.463838   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263838   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.215708    0.215708 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.215708 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012957    0.065706    0.079184    0.294892 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.065706    0.000000    0.294892 ^ _147_/B (sg13g2_nand2_1)
     2    0.006067    0.038271    0.051895    0.346787 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038271    0.000000    0.346787 v _149_/B (sg13g2_nand2_1)
     1    0.050000    0.138082    0.118353    0.465140 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.138082    0.000000    0.465140 ^ sine_out[15] (out)
                                              0.465140   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.465140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265140   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.050000    0.149344    0.187646    0.465742 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.149344    0.000000    0.465742 v sine_out[17] (out)
                                              0.465742   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.465742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265742   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _167_/A (sg13g2_nor2_1)
     1    0.050000    0.110619    0.188226    0.466322 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.110619    0.000000    0.466322 v sine_out[23] (out)
                                              0.466322   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.466322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266322   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _257_/B2 (sg13g2_a22oi_1)
     1    0.002448    0.035653    0.049462    0.247745 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.035653    0.000000    0.247745 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.003242    0.017931    0.046957    0.294702 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.017931    0.000000    0.294702 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.050000    0.202679    0.173370    0.468073 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.202679    0.000000    0.468073 v sine_out[1] (out)
                                              0.468073   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.468073   data arrival time
---------------------------------------------------------------------------------------------
                                              0.268073   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _138_/A (sg13g2_nor2_1)
     2    0.006528    0.051103    0.058830    0.368537 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.051103    0.000000    0.368537 ^ _279_/B (sg13g2_nor2_1)
     1    0.050000    0.111969    0.110568    0.479105 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.111969    0.000000    0.479105 v sine_out[7] (out)
                                              0.479105   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.479105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279105   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _181_/A (sg13g2_and2_1)
     4    0.012640    0.037111    0.098741    0.355989 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.037111    0.000000    0.355989 v _189_/B1 (sg13g2_o21ai_1)
     1    0.050000    0.166221    0.139079    0.495068 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.166221    0.000000    0.495068 ^ sine_out[32] (out)
                                              0.495068   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.495068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295068   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _222_/B1 (sg13g2_a21oi_1)
     2    0.008641    0.055705    0.061603    0.259886 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.055705    0.000000    0.259886 ^ _241_/A (sg13g2_nand2_1)
     1    0.003050    0.023531    0.037140    0.297026 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.023531    0.000000    0.297026 v _242_/C (sg13g2_nand3_1)
     1    0.003427    0.022965    0.028963    0.325988 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.022965    0.000000    0.325988 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.050000    0.202429    0.169326    0.495315 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.202429    0.000000    0.495315 v sine_out[0] (out)
                                              0.495315   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.495315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295315   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _143_/A (sg13g2_nor2_1)
     2    0.006429    0.052656    0.076073    0.330772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.052656    0.000000    0.330772 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.036727    0.048669    0.379441 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.036727    0.000000    0.379441 v _145_/B (sg13g2_nand2_1)
     1    0.050000    0.138082    0.117530    0.496971 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.138082    0.000000    0.496971 ^ sine_out[14] (out)
                                              0.496971   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.496971   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296971   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _276_/A (sg13g2_nor2_1)
     1    0.050000    0.113386    0.110221    0.499985 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.113386    0.000000    0.499985 v sine_out[4] (out)
                                              0.499985   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.499985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299985   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _277_/A (sg13g2_nor2_1)
     1    0.050000    0.114203    0.110221    0.499985 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.114203    0.000000    0.499985 v sine_out[5] (out)
                                              0.499985   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.499985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299985   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _278_/A (sg13g2_nor2_1)
     1    0.050000    0.114203    0.110221    0.499985 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.114203    0.000000    0.499985 v sine_out[6] (out)
                                              0.499985   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.499985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299985   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _181_/B (sg13g2_and2_1)
     4    0.013287    0.046848    0.118102    0.396198 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.046848    0.000000    0.396198 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.112116    0.108599    0.504797 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.112116    0.000000    0.504797 v sine_out[29] (out)
                                              0.504797   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.504797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304797   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _181_/B (sg13g2_and2_1)
     4    0.013287    0.046848    0.118102    0.396198 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.046848    0.000000    0.396198 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.112116    0.108599    0.504797 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.112116    0.000000    0.504797 v sine_out[30] (out)
                                              0.504797   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.504797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304797   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.113684    0.000000    0.511510 v sine_out[10] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311510   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.113684    0.000000    0.511510 v sine_out[11] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311510   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.113684    0.000000    0.511510 v sine_out[13] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311510   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.113684    0.000000    0.511510 v sine_out[9] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311510   slack (MET)



