[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/YosysOldSsPcm/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:76:1: Compile module "work@pcm_slv_top".
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:81:38: Implicit port type (wire) for "pcm_dout_o",
there are 1 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                19
assignment                                            26
bit_select                                             4
constant                                              45
cont_assign                                            7
delay_control                                         25
design                                                 1
event_control                                         19
if_else                                                7
if_stmt                                               12
include_file_info                                      1
logic_net                                             35
logic_typespec                                        35
module_inst                                            1
operation                                             44
part_select                                            5
port                                                  11
range                                                 11
ref_obj                                              114
ref_typespec                                          35
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldSsPcm/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/YosysOldSsPcm/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldSsPcm/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:65:10, endln:65:23
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/timescale.v
|uhdmallModules:
\_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@pcm_slv_top
  |vpiDefName:work@pcm_slv_top
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pclk_t), line:100:6, endln:100:12
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pclk_t)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pclk_t), line:100:6, endln:100:12
      |vpiFullName:work@pcm_slv_top.pclk_t
      |vpiActual:
      \_logic_typespec: , line:100:1, endln:100:4
    |vpiName:pclk_t
    |vpiFullName:work@pcm_slv_top.pclk_t
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pclk_s), line:100:14, endln:100:20
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pclk_s)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pclk_s), line:100:14, endln:100:20
      |vpiFullName:work@pcm_slv_top.pclk_s
      |vpiActual:
      \_logic_typespec: , line:100:1, endln:100:4
    |vpiName:pclk_s
    |vpiFullName:work@pcm_slv_top.pclk_s
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pclk_r), line:100:22, endln:100:28
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pclk_r)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pclk_r), line:100:22, endln:100:28
      |vpiFullName:work@pcm_slv_top.pclk_r
      |vpiActual:
      \_logic_typespec: , line:100:1, endln:100:4
    |vpiName:pclk_r
    |vpiFullName:work@pcm_slv_top.pclk_r
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pclk_ris)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
      |vpiFullName:work@pcm_slv_top.pclk_ris
      |vpiActual:
      \_logic_typespec: , line:101:1, endln:101:5
    |vpiName:pclk_ris
    |vpiFullName:work@pcm_slv_top.pclk_ris
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pclk_fal), line:101:17, endln:101:25
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pclk_fal)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pclk_fal), line:101:17, endln:101:25
      |vpiFullName:work@pcm_slv_top.pclk_fal
      |vpiActual:
      \_logic_typespec: , line:101:1, endln:101:5
    |vpiName:pclk_fal
    |vpiFullName:work@pcm_slv_top.pclk_fal
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.psync), line:102:6, endln:102:11
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.psync)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.psync), line:102:6, endln:102:11
      |vpiFullName:work@pcm_slv_top.psync
      |vpiActual:
      \_logic_typespec: , line:102:1, endln:102:4
    |vpiName:psync
    |vpiFullName:work@pcm_slv_top.psync
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pcm_sync_r1), line:103:6, endln:103:17
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pcm_sync_r1)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pcm_sync_r1), line:103:6, endln:103:17
      |vpiFullName:work@pcm_slv_top.pcm_sync_r1
      |vpiActual:
      \_logic_typespec: , line:103:1, endln:103:4
    |vpiName:pcm_sync_r1
    |vpiFullName:work@pcm_slv_top.pcm_sync_r1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pcm_sync_r2), line:103:19, endln:103:30
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pcm_sync_r2)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pcm_sync_r2), line:103:19, endln:103:30
      |vpiFullName:work@pcm_slv_top.pcm_sync_r2
      |vpiActual:
      \_logic_typespec: , line:103:1, endln:103:4
    |vpiName:pcm_sync_r2
    |vpiFullName:work@pcm_slv_top.pcm_sync_r2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pcm_sync_r3), line:103:32, endln:103:43
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.pcm_sync_r3)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.pcm_sync_r3), line:103:32, endln:103:43
      |vpiFullName:work@pcm_slv_top.pcm_sync_r3
      |vpiActual:
      \_logic_typespec: , line:103:1, endln:103:4
    |vpiName:pcm_sync_r3
    |vpiFullName:work@pcm_slv_top.pcm_sync_r3
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_go)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
      |vpiFullName:work@pcm_slv_top.tx_go
      |vpiActual:
      \_logic_typespec: , line:104:1, endln:104:4
    |vpiName:tx_go
    |vpiFullName:work@pcm_slv_top.tx_go
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_data_le), line:105:7, endln:105:17
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_data_le)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_data_le), line:105:7, endln:105:17
      |vpiFullName:work@pcm_slv_top.tx_data_le
      |vpiActual:
      \_logic_typespec: , line:105:1, endln:105:5
    |vpiName:tx_data_le
    |vpiFullName:work@pcm_slv_top.tx_data_le
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_hold_reg), line:106:12, endln:106:23
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_hold_reg)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_hold_reg), line:106:12, endln:106:23
      |vpiFullName:work@pcm_slv_top.tx_hold_reg
      |vpiActual:
      \_logic_typespec: , line:106:1, endln:106:11
    |vpiName:tx_hold_reg
    |vpiFullName:work@pcm_slv_top.tx_hold_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_hold_byte_h), line:107:11, endln:107:25
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_hold_byte_h)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_hold_byte_h), line:107:11, endln:107:25
      |vpiFullName:work@pcm_slv_top.tx_hold_byte_h
      |vpiActual:
      \_logic_typespec: , line:107:1, endln:107:10
    |vpiName:tx_hold_byte_h
    |vpiFullName:work@pcm_slv_top.tx_hold_byte_h
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_hold_byte_l), line:107:27, endln:107:41
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_hold_byte_l)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_hold_byte_l), line:107:27, endln:107:41
      |vpiFullName:work@pcm_slv_top.tx_hold_byte_l
      |vpiActual:
      \_logic_typespec: , line:107:1, endln:107:10
    |vpiName:tx_hold_byte_l
    |vpiFullName:work@pcm_slv_top.tx_hold_byte_l
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_cnt), line:108:11, endln:108:17
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_cnt)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_cnt), line:108:11, endln:108:17
      |vpiFullName:work@pcm_slv_top.tx_cnt
      |vpiActual:
      \_logic_typespec: , line:108:1, endln:108:10
    |vpiName:tx_cnt
    |vpiFullName:work@pcm_slv_top.tx_cnt
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_done), line:109:7, endln:109:14
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_done)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_done), line:109:7, endln:109:14
      |vpiFullName:work@pcm_slv_top.tx_done
      |vpiActual:
      \_logic_typespec: , line:109:1, endln:109:5
    |vpiName:tx_done
    |vpiFullName:work@pcm_slv_top.tx_done
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.rx_hold_reg), line:110:12, endln:110:23
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.rx_hold_reg)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.rx_hold_reg), line:110:12, endln:110:23
      |vpiFullName:work@pcm_slv_top.rx_hold_reg
      |vpiActual:
      \_logic_typespec: , line:110:1, endln:110:11
    |vpiName:rx_hold_reg
    |vpiFullName:work@pcm_slv_top.rx_hold_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.rx_reg), line:110:25, endln:110:31
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.rx_reg)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.rx_reg), line:110:25, endln:110:31
      |vpiFullName:work@pcm_slv_top.rx_reg
      |vpiActual:
      \_logic_typespec: , line:110:1, endln:110:11
    |vpiName:rx_reg
    |vpiFullName:work@pcm_slv_top.rx_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.rx_data_le), line:111:7, endln:111:17
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.rx_data_le)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.rx_data_le), line:111:7, endln:111:17
      |vpiFullName:work@pcm_slv_top.rx_data_le
      |vpiActual:
      \_logic_typespec: , line:111:1, endln:111:5
    |vpiName:rx_data_le
    |vpiFullName:work@pcm_slv_top.rx_data_le
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.rxd_t), line:112:6, endln:112:11
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.rxd_t)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.rxd_t), line:112:6, endln:112:11
      |vpiFullName:work@pcm_slv_top.rxd_t
      |vpiActual:
      \_logic_typespec: , line:112:1, endln:112:4
    |vpiName:rxd_t
    |vpiFullName:work@pcm_slv_top.rxd_t
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.rxd), line:112:13, endln:112:16
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.rxd)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.rxd), line:112:13, endln:112:16
      |vpiFullName:work@pcm_slv_top.rxd
      |vpiActual:
      \_logic_typespec: , line:112:1, endln:112:4
    |vpiName:rxd
    |vpiFullName:work@pcm_slv_top.rxd
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_go_r1), line:113:6, endln:113:14
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_go_r1)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_go_r1), line:113:6, endln:113:14
      |vpiFullName:work@pcm_slv_top.tx_go_r1
      |vpiActual:
      \_logic_typespec: , line:113:1, endln:113:4
    |vpiName:tx_go_r1
    |vpiFullName:work@pcm_slv_top.tx_go_r1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.tx_go_r2), line:113:16, endln:113:24
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.tx_go_r2)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.tx_go_r2), line:113:16, endln:113:24
      |vpiFullName:work@pcm_slv_top.tx_go_r2
      |vpiActual:
      \_logic_typespec: , line:113:1, endln:113:4
    |vpiName:tx_go_r2
    |vpiFullName:work@pcm_slv_top.tx_go_r2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.psa), line:114:11, endln:114:14
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiTypespec:
    \_ref_typespec: (work@pcm_slv_top.psa)
      |vpiParent:
      \_logic_net: (work@pcm_slv_top.psa), line:114:11, endln:114:14
      |vpiFullName:work@pcm_slv_top.psa
      |vpiActual:
      \_logic_typespec: , line:114:1, endln:114:10
    |vpiName:psa
    |vpiFullName:work@pcm_slv_top.psa
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:clk
    |vpiFullName:work@pcm_slv_top.clk
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.rst), line:76:26, endln:76:29
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:rst
    |vpiFullName:work@pcm_slv_top.rst
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.ssel), line:78:4, endln:78:8
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:ssel
    |vpiFullName:work@pcm_slv_top.ssel
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pcm_clk_i), line:81:4, endln:81:13
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_clk_i
    |vpiFullName:work@pcm_slv_top.pcm_clk_i
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pcm_sync_i), line:81:15, endln:81:25
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_sync_i
    |vpiFullName:work@pcm_slv_top.pcm_sync_i
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pcm_din_i), line:81:27, endln:81:36
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_din_i
    |vpiFullName:work@pcm_slv_top.pcm_din_i
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.pcm_dout_o), line:81:38, endln:81:48
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_dout_o
    |vpiFullName:work@pcm_slv_top.pcm_dout_o
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.din_i), line:84:4, endln:84:9
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:din_i
    |vpiFullName:work@pcm_slv_top.din_i
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.dout_o), line:84:11, endln:84:17
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:dout_o
    |vpiFullName:work@pcm_slv_top.dout_o
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.re_i), line:84:19, endln:84:23
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:re_i
    |vpiFullName:work@pcm_slv_top.re_i
  |vpiNet:
  \_logic_net: (work@pcm_slv_top.we_i), line:84:25, endln:84:29
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:we_i
    |vpiFullName:work@pcm_slv_top.we_i
  |vpiPort:
  \_port: (clk), line:76:21, endln:76:24
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.clk.clk), line:76:21, endln:76:24
      |vpiParent:
      \_port: (clk), line:76:21, endln:76:24
      |vpiName:clk
      |vpiFullName:work@pcm_slv_top.clk.clk
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.clk)
      |vpiParent:
      \_port: (clk), line:76:21, endln:76:24
      |vpiFullName:work@pcm_slv_top.clk
      |vpiActual:
      \_logic_typespec: , line:86:8, endln:86:8
  |vpiPort:
  \_port: (rst), line:76:26, endln:76:29
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.rst.rst), line:76:26, endln:76:29
      |vpiParent:
      \_port: (rst), line:76:26, endln:76:29
      |vpiName:rst
      |vpiFullName:work@pcm_slv_top.rst.rst
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.rst), line:76:26, endln:76:29
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.rst)
      |vpiParent:
      \_port: (rst), line:76:26, endln:76:29
      |vpiFullName:work@pcm_slv_top.rst
      |vpiActual:
      \_logic_typespec: , line:86:8, endln:86:8
  |vpiPort:
  \_port: (ssel), line:78:4, endln:78:8
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:ssel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.ssel.ssel), line:78:4, endln:78:8
      |vpiParent:
      \_port: (ssel), line:78:4, endln:78:8
      |vpiName:ssel
      |vpiFullName:work@pcm_slv_top.ssel.ssel
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.ssel), line:78:4, endln:78:8
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.ssel)
      |vpiParent:
      \_port: (ssel), line:78:4, endln:78:8
      |vpiFullName:work@pcm_slv_top.ssel
      |vpiActual:
      \_logic_typespec: , line:87:7, endln:87:12
  |vpiPort:
  \_port: (pcm_clk_i), line:81:4, endln:81:13
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.pcm_clk_i.pcm_clk_i), line:81:4, endln:81:13
      |vpiParent:
      \_port: (pcm_clk_i), line:81:4, endln:81:13
      |vpiName:pcm_clk_i
      |vpiFullName:work@pcm_slv_top.pcm_clk_i.pcm_clk_i
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.pcm_clk_i), line:81:4, endln:81:13
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.pcm_clk_i)
      |vpiParent:
      \_port: (pcm_clk_i), line:81:4, endln:81:13
      |vpiFullName:work@pcm_slv_top.pcm_clk_i
      |vpiActual:
      \_logic_typespec: , line:88:8, endln:88:8
  |vpiPort:
  \_port: (pcm_sync_i), line:81:15, endln:81:25
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_sync_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.pcm_sync_i.pcm_sync_i), line:81:15, endln:81:25
      |vpiParent:
      \_port: (pcm_sync_i), line:81:15, endln:81:25
      |vpiName:pcm_sync_i
      |vpiFullName:work@pcm_slv_top.pcm_sync_i.pcm_sync_i
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.pcm_sync_i), line:81:15, endln:81:25
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.pcm_sync_i)
      |vpiParent:
      \_port: (pcm_sync_i), line:81:15, endln:81:25
      |vpiFullName:work@pcm_slv_top.pcm_sync_i
      |vpiActual:
      \_logic_typespec: , line:88:8, endln:88:8
  |vpiPort:
  \_port: (pcm_din_i), line:81:27, endln:81:36
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_din_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.pcm_din_i.pcm_din_i), line:81:27, endln:81:36
      |vpiParent:
      \_port: (pcm_din_i), line:81:27, endln:81:36
      |vpiName:pcm_din_i
      |vpiFullName:work@pcm_slv_top.pcm_din_i.pcm_din_i
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.pcm_din_i), line:81:27, endln:81:36
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.pcm_din_i)
      |vpiParent:
      \_port: (pcm_din_i), line:81:27, endln:81:36
      |vpiFullName:work@pcm_slv_top.pcm_din_i
      |vpiActual:
      \_logic_typespec: , line:88:8, endln:88:8
  |vpiPort:
  \_port: (pcm_dout_o), line:81:38, endln:81:48
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:pcm_dout_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.pcm_dout_o.pcm_dout_o), line:81:38, endln:81:48
      |vpiParent:
      \_port: (pcm_dout_o), line:81:38, endln:81:48
      |vpiName:pcm_dout_o
      |vpiFullName:work@pcm_slv_top.pcm_dout_o.pcm_dout_o
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.pcm_dout_o), line:81:38, endln:81:48
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.pcm_dout_o)
      |vpiParent:
      \_port: (pcm_dout_o), line:81:38, endln:81:48
      |vpiFullName:work@pcm_slv_top.pcm_dout_o
      |vpiActual:
      \_logic_typespec: , line:89:9, endln:89:9
  |vpiPort:
  \_port: (din_i), line:84:4, endln:84:9
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:din_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.din_i.din_i), line:84:4, endln:84:9
      |vpiParent:
      \_port: (din_i), line:84:4, endln:84:9
      |vpiName:din_i
      |vpiFullName:work@pcm_slv_top.din_i.din_i
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.din_i), line:84:4, endln:84:9
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.din_i)
      |vpiParent:
      \_port: (din_i), line:84:4, endln:84:9
      |vpiFullName:work@pcm_slv_top.din_i
      |vpiActual:
      \_logic_typespec: , line:90:7, endln:90:12
  |vpiPort:
  \_port: (dout_o), line:84:11, endln:84:17
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:dout_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.dout_o.dout_o), line:84:11, endln:84:17
      |vpiParent:
      \_port: (dout_o), line:84:11, endln:84:17
      |vpiName:dout_o
      |vpiFullName:work@pcm_slv_top.dout_o.dout_o
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.dout_o), line:84:11, endln:84:17
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.dout_o)
      |vpiParent:
      \_port: (dout_o), line:84:11, endln:84:17
      |vpiFullName:work@pcm_slv_top.dout_o
      |vpiActual:
      \_logic_typespec: , line:91:8, endln:91:13
  |vpiPort:
  \_port: (re_i), line:84:19, endln:84:23
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:re_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.re_i.re_i), line:84:19, endln:84:23
      |vpiParent:
      \_port: (re_i), line:84:19, endln:84:23
      |vpiName:re_i
      |vpiFullName:work@pcm_slv_top.re_i.re_i
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.re_i), line:84:19, endln:84:23
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.re_i)
      |vpiParent:
      \_port: (re_i), line:84:19, endln:84:23
      |vpiFullName:work@pcm_slv_top.re_i
      |vpiActual:
      \_logic_typespec: , line:92:8, endln:92:8
  |vpiPort:
  \_port: (we_i), line:84:25, endln:84:29
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiName:we_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@pcm_slv_top.we_i.we_i), line:84:25, endln:84:29
      |vpiParent:
      \_port: (we_i), line:84:25, endln:84:29
      |vpiName:we_i
      |vpiFullName:work@pcm_slv_top.we_i.we_i
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.we_i), line:84:25, endln:84:29
    |vpiTypedef:
    \_ref_typespec: (work@pcm_slv_top.we_i)
      |vpiParent:
      \_port: (we_i), line:84:25, endln:84:29
      |vpiFullName:work@pcm_slv_top.we_i
      |vpiActual:
      \_logic_typespec: , line:93:7, endln:93:12
  |vpiProcess:
  \_always: , line:121:1, endln:122:25
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:121:8, endln:121:22
      |vpiParent:
      \_always: , line:121:1, endln:122:25
      |vpiCondition:
      \_operation: , line:121:10, endln:121:21
        |vpiParent:
        \_event_control: , line:121:8, endln:121:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:121:18, endln:121:21
          |vpiParent:
          \_operation: , line:121:10, endln:121:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_assignment: , line:122:2, endln:122:24
        |vpiParent:
        \_event_control: , line:121:8, endln:121:22
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@pcm_slv_top.pcm_clk_i), line:122:15, endln:122:24
          |vpiParent:
          \_assignment: , line:122:2, endln:122:24
          |vpiName:pcm_clk_i
          |vpiFullName:work@pcm_slv_top.pcm_clk_i
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pcm_clk_i), line:81:4, endln:81:13
        |vpiLhs:
        \_ref_obj: (work@pcm_slv_top.pclk_t), line:122:2, endln:122:8
          |vpiParent:
          \_assignment: , line:122:2, endln:122:24
          |vpiName:pclk_t
          |vpiFullName:work@pcm_slv_top.pclk_t
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_t), line:100:6, endln:100:12
        |vpiDelayControl:
        \_delay_control: , line:122:12, endln:122:14
          |vpiParent:
          \_assignment: , line:122:2, endln:122:24
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:124:1, endln:125:22
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:124:8, endln:124:22
      |vpiParent:
      \_always: , line:124:1, endln:125:22
      |vpiCondition:
      \_operation: , line:124:10, endln:124:21
        |vpiParent:
        \_event_control: , line:124:8, endln:124:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:124:18, endln:124:21
          |vpiParent:
          \_operation: , line:124:10, endln:124:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_assignment: , line:125:2, endln:125:21
        |vpiParent:
        \_event_control: , line:124:8, endln:124:22
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@pcm_slv_top.pclk_t), line:125:15, endln:125:21
          |vpiParent:
          \_assignment: , line:125:2, endln:125:21
          |vpiName:pclk_t
          |vpiFullName:work@pcm_slv_top.pclk_t
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_t), line:100:6, endln:100:12
        |vpiLhs:
        \_ref_obj: (work@pcm_slv_top.pclk_s), line:125:2, endln:125:8
          |vpiParent:
          \_assignment: , line:125:2, endln:125:21
          |vpiName:pclk_s
          |vpiFullName:work@pcm_slv_top.pclk_s
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_s), line:100:14, endln:100:20
        |vpiDelayControl:
        \_delay_control: , line:125:12, endln:125:14
          |vpiParent:
          \_assignment: , line:125:2, endln:125:21
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:127:1, endln:128:22
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:127:8, endln:127:22
      |vpiParent:
      \_always: , line:127:1, endln:128:22
      |vpiCondition:
      \_operation: , line:127:10, endln:127:21
        |vpiParent:
        \_event_control: , line:127:8, endln:127:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:127:18, endln:127:21
          |vpiParent:
          \_operation: , line:127:10, endln:127:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_assignment: , line:128:2, endln:128:21
        |vpiParent:
        \_event_control: , line:127:8, endln:127:22
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@pcm_slv_top.pclk_s), line:128:15, endln:128:21
          |vpiParent:
          \_assignment: , line:128:2, endln:128:21
          |vpiName:pclk_s
          |vpiFullName:work@pcm_slv_top.pclk_s
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_s), line:100:14, endln:100:20
        |vpiLhs:
        \_ref_obj: (work@pcm_slv_top.pclk_r), line:128:2, endln:128:8
          |vpiParent:
          \_assignment: , line:128:2, endln:128:21
          |vpiName:pclk_r
          |vpiFullName:work@pcm_slv_top.pclk_r
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_r), line:100:22, endln:100:28
        |vpiDelayControl:
        \_delay_control: , line:128:12, endln:128:14
          |vpiParent:
          \_assignment: , line:128:2, endln:128:21
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:138:1, endln:139:44
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:138:8, endln:138:22
      |vpiParent:
      \_always: , line:138:1, endln:139:44
      |vpiCondition:
      \_operation: , line:138:10, endln:138:21
        |vpiParent:
        \_event_control: , line:138:8, endln:138:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:138:18, endln:138:21
          |vpiParent:
          \_operation: , line:138:10, endln:138:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_stmt: , line:139:2, endln:139:44
        |vpiParent:
        \_event_control: , line:138:8, endln:138:22
        |vpiCondition:
        \_ref_obj: (work@pcm_slv_top.pclk_fal), line:139:5, endln:139:13
          |vpiParent:
          \_event_control: , line:138:8, endln:138:22
          |vpiName:pclk_fal
          |vpiFullName:work@pcm_slv_top.pclk_fal
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_fal), line:101:17, endln:101:25
        |vpiStmt:
        \_assignment: , line:139:15, endln:139:43
          |vpiParent:
          \_if_stmt: , line:139:2, endln:139:44
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@pcm_slv_top.pcm_sync_i), line:139:33, endln:139:43
            |vpiParent:
            \_assignment: , line:139:15, endln:139:43
            |vpiName:pcm_sync_i
            |vpiFullName:work@pcm_slv_top.pcm_sync_i
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.pcm_sync_i), line:81:15, endln:81:25
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.pcm_sync_r1), line:139:15, endln:139:26
            |vpiParent:
            \_assignment: , line:139:15, endln:139:43
            |vpiName:pcm_sync_r1
            |vpiFullName:work@pcm_slv_top.pcm_sync_r1
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.pcm_sync_r1), line:103:6, endln:103:17
          |vpiDelayControl:
          \_delay_control: , line:139:30, endln:139:32
            |vpiParent:
            \_assignment: , line:139:15, endln:139:43
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:141:1, endln:142:49
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:141:8, endln:141:22
      |vpiParent:
      \_always: , line:141:1, endln:142:49
      |vpiCondition:
      \_operation: , line:141:10, endln:141:21
        |vpiParent:
        \_event_control: , line:141:8, endln:141:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:141:18, endln:141:21
          |vpiParent:
          \_operation: , line:141:10, endln:141:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_stmt: , line:142:2, endln:142:49
        |vpiParent:
        \_event_control: , line:141:8, endln:141:22
        |vpiCondition:
        \_ref_obj: (work@pcm_slv_top.pclk_ris), line:142:5, endln:142:13
          |vpiParent:
          \_event_control: , line:141:8, endln:141:22
          |vpiName:pclk_ris
          |vpiFullName:work@pcm_slv_top.pclk_ris
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
        |vpiStmt:
        \_assignment: , line:142:15, endln:142:48
          |vpiParent:
          \_if_stmt: , line:142:2, endln:142:49
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:142:25, endln:142:48
            |vpiParent:
            \_assignment: , line:142:15, endln:142:48
            |vpiOpType:33
            |vpiOperand:
            \_part_select: psa (work@pcm_slv_top.psa), line:142:26, endln:142:34
              |vpiParent:
              \_operation: , line:142:25, endln:142:48
              |vpiName:psa
              |vpiFullName:work@pcm_slv_top.psa
              |vpiDefName:psa
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:142:30, endln:142:31
                |vpiDecompile:6
                |vpiSize:64
                |UINT:6
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:142:32, endln:142:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_ref_obj: (work@pcm_slv_top.pcm_sync_r1), line:142:36, endln:142:47
              |vpiParent:
              \_operation: , line:142:25, endln:142:48
              |vpiName:pcm_sync_r1
              |vpiFullName:work@pcm_slv_top.pcm_sync_r1
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.pcm_sync_r1), line:103:6, endln:103:17
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.psa), line:142:15, endln:142:18
            |vpiParent:
            \_assignment: , line:142:15, endln:142:48
            |vpiName:psa
            |vpiFullName:work@pcm_slv_top.psa
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.psa), line:114:11, endln:114:14
          |vpiDelayControl:
          \_delay_control: , line:142:22, endln:142:24
            |vpiParent:
            \_assignment: , line:142:15, endln:142:48
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:144:1, endln:145:30
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:144:8, endln:144:22
      |vpiParent:
      \_always: , line:144:1, endln:145:30
      |vpiCondition:
      \_operation: , line:144:10, endln:144:21
        |vpiParent:
        \_event_control: , line:144:8, endln:144:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:144:18, endln:144:21
          |vpiParent:
          \_operation: , line:144:10, endln:144:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_assignment: , line:145:2, endln:145:29
        |vpiParent:
        \_event_control: , line:144:8, endln:144:22
        |vpiOpType:82
        |vpiRhs:
        \_bit_select: (work@pcm_slv_top.psa), line:145:24, endln:145:28
          |vpiParent:
          \_assignment: , line:145:2, endln:145:29
          |vpiName:psa
          |vpiFullName:work@pcm_slv_top.psa
          |vpiIndex:
          \_ref_obj: (work@pcm_slv_top.ssel), line:145:24, endln:145:28
            |vpiParent:
            \_bit_select: (work@pcm_slv_top.psa), line:145:24, endln:145:28
            |vpiName:ssel
            |vpiFullName:work@pcm_slv_top.ssel
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.ssel), line:78:4, endln:78:8
        |vpiLhs:
        \_ref_obj: (work@pcm_slv_top.pcm_sync_r2), line:145:2, endln:145:13
          |vpiParent:
          \_assignment: , line:145:2, endln:145:29
          |vpiName:pcm_sync_r2
          |vpiFullName:work@pcm_slv_top.pcm_sync_r2
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pcm_sync_r2), line:103:19, endln:103:30
        |vpiDelayControl:
        \_delay_control: , line:145:17, endln:145:19
          |vpiParent:
          \_assignment: , line:145:2, endln:145:29
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:147:1, endln:148:32
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:147:8, endln:147:22
      |vpiParent:
      \_always: , line:147:1, endln:148:32
      |vpiCondition:
      \_operation: , line:147:10, endln:147:21
        |vpiParent:
        \_event_control: , line:147:8, endln:147:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:147:18, endln:147:21
          |vpiParent:
          \_operation: , line:147:10, endln:147:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_assignment: , line:148:2, endln:148:31
        |vpiParent:
        \_event_control: , line:147:8, endln:147:22
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@pcm_slv_top.pcm_sync_r2), line:148:20, endln:148:31
          |vpiParent:
          \_assignment: , line:148:2, endln:148:31
          |vpiName:pcm_sync_r2
          |vpiFullName:work@pcm_slv_top.pcm_sync_r2
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pcm_sync_r2), line:103:19, endln:103:30
        |vpiLhs:
        \_ref_obj: (work@pcm_slv_top.pcm_sync_r3), line:148:2, endln:148:13
          |vpiParent:
          \_assignment: , line:148:2, endln:148:31
          |vpiName:pcm_sync_r3
          |vpiFullName:work@pcm_slv_top.pcm_sync_r3
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pcm_sync_r3), line:103:32, endln:103:43
        |vpiDelayControl:
        \_delay_control: , line:148:17, endln:148:19
          |vpiParent:
          \_assignment: , line:148:2, endln:148:31
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:150:1, endln:151:41
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:150:8, endln:150:22
      |vpiParent:
      \_always: , line:150:1, endln:151:41
      |vpiCondition:
      \_operation: , line:150:10, endln:150:21
        |vpiParent:
        \_event_control: , line:150:8, endln:150:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:150:18, endln:150:21
          |vpiParent:
          \_operation: , line:150:10, endln:150:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_assignment: , line:151:2, endln:151:40
        |vpiParent:
        \_event_control: , line:150:8, endln:150:22
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:151:14, endln:151:40
          |vpiParent:
          \_assignment: , line:151:2, endln:151:40
          |vpiOpType:28
          |vpiOperand:
          \_operation: , line:151:14, endln:151:26
            |vpiParent:
            \_operation: , line:151:14, endln:151:40
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@pcm_slv_top.pcm_sync_r3), line:151:15, endln:151:26
              |vpiParent:
              \_operation: , line:151:14, endln:151:26
              |vpiName:pcm_sync_r3
              |vpiFullName:work@pcm_slv_top.pcm_sync_r3
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.pcm_sync_r3), line:103:32, endln:103:43
          |vpiOperand:
          \_ref_obj: (work@pcm_slv_top.pcm_sync_r2), line:151:29, endln:151:40
            |vpiParent:
            \_operation: , line:151:14, endln:151:40
            |vpiName:pcm_sync_r2
            |vpiFullName:work@pcm_slv_top.pcm_sync_r2
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.pcm_sync_r2), line:103:19, endln:103:30
        |vpiLhs:
        \_ref_obj: (work@pcm_slv_top.psync), line:151:2, endln:151:7
          |vpiParent:
          \_assignment: , line:151:2, endln:151:40
          |vpiName:psync
          |vpiFullName:work@pcm_slv_top.psync
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.psync), line:102:6, endln:102:11
        |vpiDelayControl:
        \_delay_control: , line:151:11, endln:151:13
          |vpiParent:
          \_assignment: , line:151:2, endln:151:40
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:160:1, endln:161:41
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:160:8, endln:160:22
      |vpiParent:
      \_always: , line:160:1, endln:161:41
      |vpiCondition:
      \_operation: , line:160:10, endln:160:21
        |vpiParent:
        \_event_control: , line:160:8, endln:160:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:160:18, endln:160:21
          |vpiParent:
          \_operation: , line:160:10, endln:160:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_stmt: , line:161:2, endln:161:41
        |vpiParent:
        \_event_control: , line:160:8, endln:160:22
        |vpiCondition:
        \_bit_select: (work@pcm_slv_top.we_i), line:161:10, endln:161:11
          |vpiParent:
          \_event_control: , line:160:8, endln:160:22
          |vpiName:we_i
          |vpiFullName:work@pcm_slv_top.we_i
          |vpiIndex:
          \_constant: , line:161:10, endln:161:11
            |vpiParent:
            \_bit_select: (work@pcm_slv_top.we_i), line:161:10, endln:161:11
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:161:14, endln:161:40
          |vpiParent:
          \_if_stmt: , line:161:2, endln:161:41
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@pcm_slv_top.din_i), line:161:35, endln:161:40
            |vpiParent:
            \_assignment: , line:161:14, endln:161:40
            |vpiName:din_i
            |vpiFullName:work@pcm_slv_top.din_i
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.din_i), line:84:4, endln:84:9
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.tx_hold_byte_h), line:161:14, endln:161:28
            |vpiParent:
            \_assignment: , line:161:14, endln:161:40
            |vpiName:tx_hold_byte_h
            |vpiFullName:work@pcm_slv_top.tx_hold_byte_h
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_hold_byte_h), line:107:11, endln:107:25
          |vpiDelayControl:
          \_delay_control: , line:161:32, endln:161:34
            |vpiParent:
            \_assignment: , line:161:14, endln:161:40
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:163:1, endln:164:41
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:163:8, endln:163:22
      |vpiParent:
      \_always: , line:163:1, endln:164:41
      |vpiCondition:
      \_operation: , line:163:10, endln:163:21
        |vpiParent:
        \_event_control: , line:163:8, endln:163:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:163:18, endln:163:21
          |vpiParent:
          \_operation: , line:163:10, endln:163:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_stmt: , line:164:2, endln:164:41
        |vpiParent:
        \_event_control: , line:163:8, endln:163:22
        |vpiCondition:
        \_bit_select: (work@pcm_slv_top.we_i), line:164:10, endln:164:11
          |vpiParent:
          \_event_control: , line:163:8, endln:163:22
          |vpiName:we_i
          |vpiFullName:work@pcm_slv_top.we_i
          |vpiIndex:
          \_constant: , line:164:10, endln:164:11
            |vpiParent:
            \_bit_select: (work@pcm_slv_top.we_i), line:164:10, endln:164:11
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:164:14, endln:164:40
          |vpiParent:
          \_if_stmt: , line:164:2, endln:164:41
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@pcm_slv_top.din_i), line:164:35, endln:164:40
            |vpiParent:
            \_assignment: , line:164:14, endln:164:40
            |vpiName:din_i
            |vpiFullName:work@pcm_slv_top.din_i
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.din_i), line:84:4, endln:84:9
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.tx_hold_byte_l), line:164:14, endln:164:28
            |vpiParent:
            \_assignment: , line:164:14, endln:164:40
            |vpiName:tx_hold_byte_l
            |vpiFullName:work@pcm_slv_top.tx_hold_byte_l
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_hold_byte_l), line:107:27, endln:107:41
          |vpiDelayControl:
          \_delay_control: , line:164:32, endln:164:34
            |vpiParent:
            \_assignment: , line:164:14, endln:164:40
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:166:1, endln:171:31
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:166:8, endln:166:22
      |vpiParent:
      \_always: , line:166:1, endln:171:31
      |vpiCondition:
      \_operation: , line:166:10, endln:166:21
        |vpiParent:
        \_event_control: , line:166:8, endln:166:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:166:18, endln:166:21
          |vpiParent:
          \_operation: , line:166:10, endln:166:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_else: , line:167:2, endln:171:31
        |vpiParent:
        \_event_control: , line:166:8, endln:166:22
        |vpiCondition:
        \_operation: , line:167:5, endln:167:9
          |vpiParent:
          \_event_control: , line:166:8, endln:166:22
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@pcm_slv_top.rst), line:167:6, endln:167:9
            |vpiParent:
            \_operation: , line:167:5, endln:167:9
            |vpiName:rst
            |vpiFullName:work@pcm_slv_top.rst
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rst), line:76:26, endln:76:29
        |vpiStmt:
        \_assignment: , line:167:11, endln:167:27
          |vpiParent:
          \_if_else: , line:167:2, endln:171:31
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:167:23, endln:167:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.tx_go), line:167:11, endln:167:16
            |vpiParent:
            \_assignment: , line:167:11, endln:167:27
            |vpiName:tx_go
            |vpiFullName:work@pcm_slv_top.tx_go
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
          |vpiDelayControl:
          \_delay_control: , line:167:20, endln:167:22
            |vpiParent:
            \_assignment: , line:167:11, endln:167:27
            |#1
        |vpiElseStmt:
        \_if_else: , line:169:2, endln:171:31
          |vpiParent:
          \_if_else: , line:167:2, endln:171:31
          |vpiCondition:
          \_ref_obj: (work@pcm_slv_top.psync), line:169:5, endln:169:10
            |vpiParent:
            \_if_else: , line:167:2, endln:171:31
            |vpiName:psync
            |vpiFullName:work@pcm_slv_top.psync
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.psync), line:102:6, endln:102:11
          |vpiStmt:
          \_assignment: , line:169:12, endln:169:28
            |vpiParent:
            \_if_else: , line:169:2, endln:171:31
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:169:24, endln:169:28
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@pcm_slv_top.tx_go), line:169:12, endln:169:17
              |vpiParent:
              \_assignment: , line:169:12, endln:169:28
              |vpiName:tx_go
              |vpiFullName:work@pcm_slv_top.tx_go
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
            |vpiDelayControl:
            \_delay_control: , line:169:21, endln:169:23
              |vpiParent:
              \_assignment: , line:169:12, endln:169:28
              |#1
          |vpiElseStmt:
          \_if_stmt: , line:171:2, endln:171:31
            |vpiParent:
            \_if_else: , line:169:2, endln:171:31
            |vpiCondition:
            \_ref_obj: (work@pcm_slv_top.tx_done), line:171:5, endln:171:12
              |vpiParent:
              \_if_else: , line:169:2, endln:171:31
              |vpiName:tx_done
              |vpiFullName:work@pcm_slv_top.tx_done
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.tx_done), line:109:7, endln:109:14
            |vpiStmt:
            \_assignment: , line:171:14, endln:171:30
              |vpiParent:
              \_if_stmt: , line:171:2, endln:171:31
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:171:26, endln:171:30
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@pcm_slv_top.tx_go), line:171:14, endln:171:19
                |vpiParent:
                \_assignment: , line:171:14, endln:171:30
                |vpiName:tx_go
                |vpiFullName:work@pcm_slv_top.tx_go
                |vpiActual:
                \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
              |vpiDelayControl:
              \_delay_control: , line:171:23, endln:171:25
                |vpiParent:
                \_assignment: , line:171:14, endln:171:30
                |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:173:1, endln:178:60
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:173:8, endln:173:22
      |vpiParent:
      \_always: , line:173:1, endln:178:60
      |vpiCondition:
      \_operation: , line:173:10, endln:173:21
        |vpiParent:
        \_event_control: , line:173:8, endln:173:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:173:18, endln:173:21
          |vpiParent:
          \_operation: , line:173:10, endln:173:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_else: , line:174:2, endln:178:60
        |vpiParent:
        \_event_control: , line:173:8, endln:173:22
        |vpiCondition:
        \_operation: , line:174:5, endln:174:9
          |vpiParent:
          \_event_control: , line:173:8, endln:173:22
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@pcm_slv_top.rst), line:174:6, endln:174:9
            |vpiParent:
            \_operation: , line:174:5, endln:174:9
            |vpiName:rst
            |vpiFullName:work@pcm_slv_top.rst
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rst), line:76:26, endln:76:29
        |vpiStmt:
        \_assignment: , line:174:11, endln:174:34
          |vpiParent:
          \_if_else: , line:174:2, endln:178:60
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:174:29, endln:174:34
            |vpiDecompile:16'h0
            |vpiSize:16
            |HEX:0
            |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.tx_hold_reg), line:174:11, endln:174:22
            |vpiParent:
            \_assignment: , line:174:11, endln:174:34
            |vpiName:tx_hold_reg
            |vpiFullName:work@pcm_slv_top.tx_hold_reg
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_hold_reg), line:106:12, endln:106:23
          |vpiDelayControl:
          \_delay_control: , line:174:26, endln:174:28
            |vpiParent:
            \_assignment: , line:174:11, endln:174:34
            |#1
        |vpiElseStmt:
        \_if_else: , line:176:2, endln:178:60
          |vpiParent:
          \_if_else: , line:174:2, endln:178:60
          |vpiCondition:
          \_ref_obj: (work@pcm_slv_top.psync), line:176:5, endln:176:10
            |vpiParent:
            \_if_else: , line:174:2, endln:178:60
            |vpiName:psync
            |vpiFullName:work@pcm_slv_top.psync
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.psync), line:102:6, endln:102:11
          |vpiStmt:
          \_assignment: , line:176:12, endln:176:62
            |vpiParent:
            \_if_else: , line:176:2, endln:178:60
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:176:30, endln:176:62
              |vpiParent:
              \_assignment: , line:176:12, endln:176:62
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@pcm_slv_top.tx_hold_byte_h), line:176:31, endln:176:45
                |vpiParent:
                \_operation: , line:176:30, endln:176:62
                |vpiName:tx_hold_byte_h
                |vpiFullName:work@pcm_slv_top.tx_hold_byte_h
                |vpiActual:
                \_logic_net: (work@pcm_slv_top.tx_hold_byte_h), line:107:11, endln:107:25
              |vpiOperand:
              \_ref_obj: (work@pcm_slv_top.tx_hold_byte_l), line:176:47, endln:176:61
                |vpiParent:
                \_operation: , line:176:30, endln:176:62
                |vpiName:tx_hold_byte_l
                |vpiFullName:work@pcm_slv_top.tx_hold_byte_l
                |vpiActual:
                \_logic_net: (work@pcm_slv_top.tx_hold_byte_l), line:107:27, endln:107:41
            |vpiLhs:
            \_ref_obj: (work@pcm_slv_top.tx_hold_reg), line:176:12, endln:176:23
              |vpiParent:
              \_assignment: , line:176:12, endln:176:62
              |vpiName:tx_hold_reg
              |vpiFullName:work@pcm_slv_top.tx_hold_reg
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.tx_hold_reg), line:106:12, endln:106:23
            |vpiDelayControl:
            \_delay_control: , line:176:27, endln:176:29
              |vpiParent:
              \_assignment: , line:176:12, endln:176:62
              |#1
          |vpiElseStmt:
          \_if_stmt: , line:178:2, endln:178:60
            |vpiParent:
            \_if_else: , line:176:2, endln:178:60
            |vpiCondition:
            \_ref_obj: (work@pcm_slv_top.tx_data_le), line:178:5, endln:178:15
              |vpiParent:
              \_if_else: , line:176:2, endln:178:60
              |vpiName:tx_data_le
              |vpiFullName:work@pcm_slv_top.tx_data_le
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.tx_data_le), line:105:7, endln:105:17
            |vpiStmt:
            \_assignment: , line:178:17, endln:178:59
              |vpiParent:
              \_if_stmt: , line:178:2, endln:178:60
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:178:35, endln:178:59
                |vpiParent:
                \_assignment: , line:178:17, endln:178:59
                |vpiOpType:33
                |vpiOperand:
                \_part_select: tx_hold_reg (work@pcm_slv_top.tx_hold_reg), line:178:36, endln:178:53
                  |vpiParent:
                  \_operation: , line:178:35, endln:178:59
                  |vpiName:tx_hold_reg
                  |vpiFullName:work@pcm_slv_top.tx_hold_reg
                  |vpiDefName:tx_hold_reg
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:178:48, endln:178:50
                    |vpiDecompile:14
                    |vpiSize:64
                    |UINT:14
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:178:51, endln:178:52
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_constant: , line:178:54, endln:178:58
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@pcm_slv_top.tx_hold_reg), line:178:17, endln:178:28
                |vpiParent:
                \_assignment: , line:178:17, endln:178:59
                |vpiName:tx_hold_reg
                |vpiFullName:work@pcm_slv_top.tx_hold_reg
                |vpiActual:
                \_logic_net: (work@pcm_slv_top.tx_hold_reg), line:106:12, endln:106:23
              |vpiDelayControl:
              \_delay_control: , line:178:32, endln:178:34
                |vpiParent:
                \_assignment: , line:178:17, endln:178:59
                |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:182:1, endln:185:41
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:182:8, endln:182:22
      |vpiParent:
      \_always: , line:182:1, endln:185:41
      |vpiCondition:
      \_operation: , line:182:10, endln:182:21
        |vpiParent:
        \_event_control: , line:182:8, endln:182:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:182:18, endln:182:21
          |vpiParent:
          \_operation: , line:182:10, endln:182:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_else: , line:183:2, endln:185:41
        |vpiParent:
        \_event_control: , line:182:8, endln:182:22
        |vpiCondition:
        \_operation: , line:183:5, endln:183:9
          |vpiParent:
          \_event_control: , line:182:8, endln:182:22
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@pcm_slv_top.rst), line:183:6, endln:183:9
            |vpiParent:
            \_operation: , line:183:5, endln:183:9
            |vpiName:rst
            |vpiFullName:work@pcm_slv_top.rst
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rst), line:76:26, endln:76:29
        |vpiStmt:
        \_assignment: , line:183:11, endln:183:28
          |vpiParent:
          \_if_else: , line:183:2, endln:185:41
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:183:24, endln:183:28
            |vpiDecompile:4'h0
            |vpiSize:4
            |HEX:0
            |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.tx_cnt), line:183:11, endln:183:17
            |vpiParent:
            \_assignment: , line:183:11, endln:183:28
            |vpiName:tx_cnt
            |vpiFullName:work@pcm_slv_top.tx_cnt
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_cnt), line:108:11, endln:108:17
          |vpiDelayControl:
          \_delay_control: , line:183:21, endln:183:23
            |vpiParent:
            \_assignment: , line:183:11, endln:183:28
            |#1
        |vpiElseStmt:
        \_if_stmt: , line:185:2, endln:185:41
          |vpiParent:
          \_if_else: , line:183:2, endln:185:41
          |vpiCondition:
          \_ref_obj: (work@pcm_slv_top.tx_data_le), line:185:5, endln:185:15
            |vpiParent:
            \_if_else: , line:183:2, endln:185:41
            |vpiName:tx_data_le
            |vpiFullName:work@pcm_slv_top.tx_data_le
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_data_le), line:105:7, endln:105:17
          |vpiStmt:
          \_assignment: , line:185:17, endln:185:40
            |vpiParent:
            \_if_stmt: , line:185:2, endln:185:41
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:185:27, endln:185:40
              |vpiParent:
              \_assignment: , line:185:17, endln:185:40
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@pcm_slv_top.tx_cnt), line:185:27, endln:185:33
                |vpiParent:
                \_operation: , line:185:27, endln:185:40
                |vpiName:tx_cnt
                |vpiFullName:work@pcm_slv_top.tx_cnt
                |vpiActual:
                \_logic_net: (work@pcm_slv_top.tx_cnt), line:108:11, endln:108:17
              |vpiOperand:
              \_constant: , line:185:36, endln:185:40
                |vpiParent:
                \_operation: , line:185:27, endln:185:40
                |vpiDecompile:4'h1
                |vpiSize:4
                |HEX:1
                |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@pcm_slv_top.tx_cnt), line:185:17, endln:185:23
              |vpiParent:
              \_assignment: , line:185:17, endln:185:40
              |vpiName:tx_cnt
              |vpiFullName:work@pcm_slv_top.tx_cnt
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.tx_cnt), line:108:11, endln:108:17
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:194:1, endln:195:36
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:194:8, endln:194:22
      |vpiParent:
      \_always: , line:194:1, endln:195:36
      |vpiCondition:
      \_operation: , line:194:10, endln:194:21
        |vpiParent:
        \_event_control: , line:194:8, endln:194:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:194:18, endln:194:21
          |vpiParent:
          \_operation: , line:194:10, endln:194:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_stmt: , line:195:2, endln:195:36
        |vpiParent:
        \_event_control: , line:194:8, endln:194:22
        |vpiCondition:
        \_ref_obj: (work@pcm_slv_top.pclk_ris), line:195:5, endln:195:13
          |vpiParent:
          \_event_control: , line:194:8, endln:194:22
          |vpiName:pclk_ris
          |vpiFullName:work@pcm_slv_top.pclk_ris
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
        |vpiStmt:
        \_assignment: , line:195:15, endln:195:35
          |vpiParent:
          \_if_stmt: , line:195:2, endln:195:36
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@pcm_slv_top.tx_go), line:195:30, endln:195:35
            |vpiParent:
            \_assignment: , line:195:15, endln:195:35
            |vpiName:tx_go
            |vpiFullName:work@pcm_slv_top.tx_go
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.tx_go_r1), line:195:15, endln:195:23
            |vpiParent:
            \_assignment: , line:195:15, endln:195:35
            |vpiName:tx_go_r1
            |vpiFullName:work@pcm_slv_top.tx_go_r1
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_go_r1), line:113:6, endln:113:14
          |vpiDelayControl:
          \_delay_control: , line:195:27, endln:195:29
            |vpiParent:
            \_assignment: , line:195:15, endln:195:35
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:197:1, endln:198:39
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:197:8, endln:197:22
      |vpiParent:
      \_always: , line:197:1, endln:198:39
      |vpiCondition:
      \_operation: , line:197:10, endln:197:21
        |vpiParent:
        \_event_control: , line:197:8, endln:197:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:197:18, endln:197:21
          |vpiParent:
          \_operation: , line:197:10, endln:197:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_stmt: , line:198:2, endln:198:39
        |vpiParent:
        \_event_control: , line:197:8, endln:197:22
        |vpiCondition:
        \_ref_obj: (work@pcm_slv_top.pclk_ris), line:198:5, endln:198:13
          |vpiParent:
          \_event_control: , line:197:8, endln:197:22
          |vpiName:pclk_ris
          |vpiFullName:work@pcm_slv_top.pclk_ris
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
        |vpiStmt:
        \_assignment: , line:198:15, endln:198:38
          |vpiParent:
          \_if_stmt: , line:198:2, endln:198:39
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@pcm_slv_top.tx_go_r1), line:198:30, endln:198:38
            |vpiParent:
            \_assignment: , line:198:15, endln:198:38
            |vpiName:tx_go_r1
            |vpiFullName:work@pcm_slv_top.tx_go_r1
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_go_r1), line:113:6, endln:113:14
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.tx_go_r2), line:198:15, endln:198:23
            |vpiParent:
            \_assignment: , line:198:15, endln:198:38
            |vpiName:tx_go_r2
            |vpiFullName:work@pcm_slv_top.tx_go_r2
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.tx_go_r2), line:113:16, endln:113:24
          |vpiDelayControl:
          \_delay_control: , line:198:27, endln:198:29
            |vpiParent:
            \_assignment: , line:198:15, endln:198:38
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:201:1, endln:202:37
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:201:8, endln:201:22
      |vpiParent:
      \_always: , line:201:1, endln:202:37
      |vpiCondition:
      \_operation: , line:201:10, endln:201:21
        |vpiParent:
        \_event_control: , line:201:8, endln:201:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:201:18, endln:201:21
          |vpiParent:
          \_operation: , line:201:10, endln:201:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_stmt: , line:202:2, endln:202:37
        |vpiParent:
        \_event_control: , line:201:8, endln:201:22
        |vpiCondition:
        \_ref_obj: (work@pcm_slv_top.pclk_fal), line:202:5, endln:202:13
          |vpiParent:
          \_event_control: , line:201:8, endln:201:22
          |vpiName:pclk_fal
          |vpiFullName:work@pcm_slv_top.pclk_fal
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_fal), line:101:17, endln:101:25
        |vpiStmt:
        \_assignment: , line:202:15, endln:202:36
          |vpiParent:
          \_if_stmt: , line:202:2, endln:202:37
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@pcm_slv_top.pcm_din_i), line:202:27, endln:202:36
            |vpiParent:
            \_assignment: , line:202:15, endln:202:36
            |vpiName:pcm_din_i
            |vpiFullName:work@pcm_slv_top.pcm_din_i
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.pcm_din_i), line:81:27, endln:81:36
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.rxd_t), line:202:15, endln:202:20
            |vpiParent:
            \_assignment: , line:202:15, endln:202:36
            |vpiName:rxd_t
            |vpiFullName:work@pcm_slv_top.rxd_t
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rxd_t), line:112:6, endln:112:11
          |vpiDelayControl:
          \_delay_control: , line:202:24, endln:202:26
            |vpiParent:
            \_assignment: , line:202:15, endln:202:36
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:204:1, endln:205:18
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:204:8, endln:204:22
      |vpiParent:
      \_always: , line:204:1, endln:205:18
      |vpiCondition:
      \_operation: , line:204:10, endln:204:21
        |vpiParent:
        \_event_control: , line:204:8, endln:204:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:204:18, endln:204:21
          |vpiParent:
          \_operation: , line:204:10, endln:204:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_assignment: , line:205:2, endln:205:17
        |vpiParent:
        \_event_control: , line:204:8, endln:204:22
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@pcm_slv_top.rxd_t), line:205:12, endln:205:17
          |vpiParent:
          \_assignment: , line:205:2, endln:205:17
          |vpiName:rxd_t
          |vpiFullName:work@pcm_slv_top.rxd_t
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.rxd_t), line:112:6, endln:112:11
        |vpiLhs:
        \_ref_obj: (work@pcm_slv_top.rxd), line:205:2, endln:205:5
          |vpiParent:
          \_assignment: , line:205:2, endln:205:17
          |vpiName:rxd
          |vpiFullName:work@pcm_slv_top.rxd
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.rxd), line:112:13, endln:112:16
        |vpiDelayControl:
        \_delay_control: , line:205:9, endln:205:11
          |vpiParent:
          \_assignment: , line:205:2, endln:205:17
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:209:1, endln:212:60
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:209:8, endln:209:22
      |vpiParent:
      \_always: , line:209:1, endln:212:60
      |vpiCondition:
      \_operation: , line:209:10, endln:209:21
        |vpiParent:
        \_event_control: , line:209:8, endln:209:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:209:18, endln:209:21
          |vpiParent:
          \_operation: , line:209:10, endln:209:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_else: , line:210:2, endln:212:60
        |vpiParent:
        \_event_control: , line:209:8, endln:209:22
        |vpiCondition:
        \_operation: , line:210:5, endln:210:9
          |vpiParent:
          \_event_control: , line:209:8, endln:209:22
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@pcm_slv_top.rst), line:210:6, endln:210:9
            |vpiParent:
            \_operation: , line:210:5, endln:210:9
            |vpiName:rst
            |vpiFullName:work@pcm_slv_top.rst
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rst), line:76:26, endln:76:29
        |vpiStmt:
        \_assignment: , line:210:11, endln:210:34
          |vpiParent:
          \_if_else: , line:210:2, endln:212:60
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:210:29, endln:210:34
            |vpiDecompile:16'h0
            |vpiSize:16
            |HEX:0
            |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.rx_hold_reg), line:210:11, endln:210:22
            |vpiParent:
            \_assignment: , line:210:11, endln:210:34
            |vpiName:rx_hold_reg
            |vpiFullName:work@pcm_slv_top.rx_hold_reg
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rx_hold_reg), line:110:12, endln:110:23
          |vpiDelayControl:
          \_delay_control: , line:210:26, endln:210:28
            |vpiParent:
            \_assignment: , line:210:11, endln:210:34
            |#1
        |vpiElseStmt:
        \_if_stmt: , line:212:2, endln:212:60
          |vpiParent:
          \_if_else: , line:210:2, endln:212:60
          |vpiCondition:
          \_ref_obj: (work@pcm_slv_top.rx_data_le), line:212:5, endln:212:15
            |vpiParent:
            \_if_else: , line:210:2, endln:212:60
            |vpiName:rx_data_le
            |vpiFullName:work@pcm_slv_top.rx_data_le
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rx_data_le), line:111:7, endln:111:17
          |vpiStmt:
          \_assignment: , line:212:17, endln:212:59
            |vpiParent:
            \_if_stmt: , line:212:2, endln:212:60
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:212:35, endln:212:59
              |vpiParent:
              \_assignment: , line:212:17, endln:212:59
              |vpiOpType:33
              |vpiOperand:
              \_part_select: rx_hold_reg (work@pcm_slv_top.rx_hold_reg), line:212:36, endln:212:53
                |vpiParent:
                \_operation: , line:212:35, endln:212:59
                |vpiName:rx_hold_reg
                |vpiFullName:work@pcm_slv_top.rx_hold_reg
                |vpiDefName:rx_hold_reg
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_constant: , line:212:48, endln:212:50
                  |vpiDecompile:14
                  |vpiSize:64
                  |UINT:14
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:212:51, endln:212:52
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_ref_obj: (work@pcm_slv_top.rxd), line:212:55, endln:212:58
                |vpiParent:
                \_operation: , line:212:35, endln:212:59
                |vpiName:rxd
                |vpiFullName:work@pcm_slv_top.rxd
                |vpiActual:
                \_logic_net: (work@pcm_slv_top.rxd), line:112:13, endln:112:16
            |vpiLhs:
            \_ref_obj: (work@pcm_slv_top.rx_hold_reg), line:212:17, endln:212:28
              |vpiParent:
              \_assignment: , line:212:17, endln:212:59
              |vpiName:rx_hold_reg
              |vpiFullName:work@pcm_slv_top.rx_hold_reg
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.rx_hold_reg), line:110:12, endln:110:23
            |vpiDelayControl:
            \_delay_control: , line:212:32, endln:212:34
              |vpiParent:
              \_assignment: , line:212:17, endln:212:59
              |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:214:1, endln:217:60
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiStmt:
    \_event_control: , line:214:8, endln:214:22
      |vpiParent:
      \_always: , line:214:1, endln:217:60
      |vpiCondition:
      \_operation: , line:214:10, endln:214:21
        |vpiParent:
        \_event_control: , line:214:8, endln:214:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.clk), line:214:18, endln:214:21
          |vpiParent:
          \_operation: , line:214:10, endln:214:21
          |vpiName:clk
          |vpiFullName:work@pcm_slv_top.clk
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.clk), line:76:21, endln:76:24
      |vpiStmt:
      \_if_else: , line:215:2, endln:217:60
        |vpiParent:
        \_event_control: , line:214:8, endln:214:22
        |vpiCondition:
        \_operation: , line:215:5, endln:215:9
          |vpiParent:
          \_event_control: , line:214:8, endln:214:22
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@pcm_slv_top.rst), line:215:6, endln:215:9
            |vpiParent:
            \_operation: , line:215:5, endln:215:9
            |vpiName:rst
            |vpiFullName:work@pcm_slv_top.rst
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rst), line:76:26, endln:76:29
        |vpiStmt:
        \_assignment: , line:215:14, endln:215:32
          |vpiParent:
          \_if_else: , line:215:2, endln:217:60
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:215:27, endln:215:32
            |vpiDecompile:16'h0
            |vpiSize:16
            |HEX:0
            |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@pcm_slv_top.rx_reg), line:215:14, endln:215:20
            |vpiParent:
            \_assignment: , line:215:14, endln:215:32
            |vpiName:rx_reg
            |vpiFullName:work@pcm_slv_top.rx_reg
            |vpiActual:
            \_logic_net: (work@pcm_slv_top.rx_reg), line:110:25, endln:110:31
          |vpiDelayControl:
          \_delay_control: , line:215:24, endln:215:26
            |vpiParent:
            \_assignment: , line:215:14, endln:215:32
            |#1
        |vpiElseStmt:
        \_if_stmt: , line:217:2, endln:217:60
          |vpiParent:
          \_if_else: , line:215:2, endln:217:60
          |vpiCondition:
          \_operation: , line:217:5, endln:217:33
            |vpiParent:
            \_if_else: , line:215:2, endln:217:60
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:217:5, endln:217:22
              |vpiParent:
              \_operation: , line:217:5, endln:217:33
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@pcm_slv_top.tx_go_r1), line:217:5, endln:217:13
                |vpiParent:
                \_operation: , line:217:5, endln:217:22
                |vpiName:tx_go_r1
                |vpiFullName:work@pcm_slv_top.tx_go_r1
                |vpiActual:
                \_logic_net: (work@pcm_slv_top.tx_go_r1), line:113:6, endln:113:14
              |vpiOperand:
              \_operation: , line:217:16, endln:217:22
                |vpiParent:
                \_operation: , line:217:5, endln:217:22
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@pcm_slv_top.tx_go), line:217:17, endln:217:22
                  |vpiParent:
                  \_operation: , line:217:16, endln:217:22
                  |vpiName:tx_go
                  |vpiFullName:work@pcm_slv_top.tx_go
                  |vpiActual:
                  \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
            |vpiOperand:
            \_ref_obj: (work@pcm_slv_top.pclk_ris), line:217:25, endln:217:33
              |vpiParent:
              \_operation: , line:217:5, endln:217:33
              |vpiName:pclk_ris
              |vpiFullName:work@pcm_slv_top.pclk_ris
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
          |vpiStmt:
          \_assignment: , line:217:35, endln:217:59
            |vpiParent:
            \_if_stmt: , line:217:2, endln:217:60
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@pcm_slv_top.rx_hold_reg), line:217:48, endln:217:59
              |vpiParent:
              \_assignment: , line:217:35, endln:217:59
              |vpiName:rx_hold_reg
              |vpiFullName:work@pcm_slv_top.rx_hold_reg
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.rx_hold_reg), line:110:12, endln:110:23
            |vpiLhs:
            \_ref_obj: (work@pcm_slv_top.rx_reg), line:217:35, endln:217:41
              |vpiParent:
              \_assignment: , line:217:35, endln:217:59
              |vpiName:rx_reg
              |vpiFullName:work@pcm_slv_top.rx_reg
              |vpiActual:
              \_logic_net: (work@pcm_slv_top.rx_reg), line:110:25, endln:110:31
            |vpiDelayControl:
            \_delay_control: , line:217:45, endln:217:47
              |vpiParent:
              \_assignment: , line:217:35, endln:217:59
              |#1
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:130:8, endln:130:36
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiRhs:
    \_operation: , line:130:19, endln:130:36
      |vpiParent:
      \_cont_assign: , line:130:8, endln:130:36
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:130:19, endln:130:26
        |vpiParent:
        \_operation: , line:130:19, endln:130:36
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.pclk_r), line:130:20, endln:130:26
          |vpiParent:
          \_operation: , line:130:19, endln:130:26
          |vpiName:pclk_r
          |vpiFullName:work@pcm_slv_top.pclk_r
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_r), line:100:22, endln:100:28
      |vpiOperand:
      \_ref_obj: (work@pcm_slv_top.pclk_s), line:130:30, endln:130:36
        |vpiParent:
        \_operation: , line:130:19, endln:130:36
        |vpiName:pclk_s
        |vpiFullName:work@pcm_slv_top.pclk_s
        |vpiActual:
        \_logic_net: (work@pcm_slv_top.pclk_s), line:100:14, endln:100:20
    |vpiLhs:
    \_ref_obj: (work@pcm_slv_top.pclk_ris), line:130:8, endln:130:16
      |vpiParent:
      \_cont_assign: , line:130:8, endln:130:36
      |vpiName:pclk_ris
      |vpiFullName:work@pcm_slv_top.pclk_ris
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
  |vpiContAssign:
  \_cont_assign: , line:131:8, endln:131:36
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiRhs:
    \_operation: , line:131:20, endln:131:36
      |vpiParent:
      \_cont_assign: , line:131:8, endln:131:36
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@pcm_slv_top.pclk_r), line:131:20, endln:131:26
        |vpiParent:
        \_operation: , line:131:20, endln:131:36
        |vpiName:pclk_r
        |vpiFullName:work@pcm_slv_top.pclk_r
        |vpiActual:
        \_logic_net: (work@pcm_slv_top.pclk_r), line:100:22, endln:100:28
      |vpiOperand:
      \_operation: , line:131:29, endln:131:36
        |vpiParent:
        \_operation: , line:131:20, endln:131:36
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.pclk_s), line:131:30, endln:131:36
          |vpiParent:
          \_operation: , line:131:29, endln:131:36
          |vpiName:pclk_s
          |vpiFullName:work@pcm_slv_top.pclk_s
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.pclk_s), line:100:14, endln:100:20
    |vpiLhs:
    \_ref_obj: (work@pcm_slv_top.pclk_fal), line:131:8, endln:131:16
      |vpiParent:
      \_cont_assign: , line:131:8, endln:131:36
      |vpiName:pclk_fal
      |vpiFullName:work@pcm_slv_top.pclk_fal
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.pclk_fal), line:101:17, endln:101:25
  |vpiContAssign:
  \_cont_assign: , line:158:8, endln:158:37
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiRhs:
    \_operation: , line:158:21, endln:158:37
      |vpiParent:
      \_cont_assign: , line:158:8, endln:158:37
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@pcm_slv_top.tx_go), line:158:21, endln:158:26
        |vpiParent:
        \_operation: , line:158:21, endln:158:37
        |vpiName:tx_go
        |vpiFullName:work@pcm_slv_top.tx_go
        |vpiActual:
        \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
      |vpiOperand:
      \_ref_obj: (work@pcm_slv_top.pclk_ris), line:158:29, endln:158:37
        |vpiParent:
        \_operation: , line:158:21, endln:158:37
        |vpiName:pclk_ris
        |vpiFullName:work@pcm_slv_top.pclk_ris
        |vpiActual:
        \_logic_net: (work@pcm_slv_top.pclk_ris), line:101:7, endln:101:15
    |vpiLhs:
    \_ref_obj: (work@pcm_slv_top.tx_data_le), line:158:8, endln:158:18
      |vpiParent:
      \_cont_assign: , line:158:8, endln:158:37
      |vpiName:tx_data_le
      |vpiFullName:work@pcm_slv_top.tx_data_le
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.tx_data_le), line:105:7, endln:105:17
  |vpiContAssign:
  \_cont_assign: , line:180:8, endln:180:36
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiRhs:
    \_bit_select: (work@pcm_slv_top.tx_hold_reg), line:180:33, endln:180:35
      |vpiParent:
      \_cont_assign: , line:180:8, endln:180:36
      |vpiName:tx_hold_reg
      |vpiFullName:work@pcm_slv_top.tx_hold_reg
      |vpiIndex:
      \_constant: , line:180:33, endln:180:35
        |vpiParent:
        \_bit_select: (work@pcm_slv_top.tx_hold_reg), line:180:33, endln:180:35
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@pcm_slv_top.pcm_dout_o), line:180:8, endln:180:18
      |vpiParent:
      \_cont_assign: , line:180:8, endln:180:36
      |vpiName:pcm_dout_o
      |vpiFullName:work@pcm_slv_top.pcm_dout_o
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.pcm_dout_o), line:81:38, endln:81:48
  |vpiContAssign:
  \_cont_assign: , line:187:8, endln:187:47
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiRhs:
    \_operation: , line:187:18, endln:187:47
      |vpiParent:
      \_cont_assign: , line:187:8, endln:187:47
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:187:19, endln:187:33
        |vpiParent:
        \_operation: , line:187:18, endln:187:47
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.tx_cnt), line:187:19, endln:187:25
          |vpiParent:
          \_operation: , line:187:19, endln:187:33
          |vpiName:tx_cnt
          |vpiFullName:work@pcm_slv_top.tx_cnt
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.tx_cnt), line:108:11, endln:108:17
        |vpiOperand:
        \_constant: , line:187:29, endln:187:33
          |vpiParent:
          \_operation: , line:187:19, endln:187:33
          |vpiDecompile:4'hf
          |vpiSize:4
          |HEX:f
          |vpiConstType:5
      |vpiOperand:
      \_ref_obj: (work@pcm_slv_top.tx_data_le), line:187:37, endln:187:47
        |vpiParent:
        \_operation: , line:187:18, endln:187:47
        |vpiName:tx_data_le
        |vpiFullName:work@pcm_slv_top.tx_data_le
        |vpiActual:
        \_logic_net: (work@pcm_slv_top.tx_data_le), line:105:7, endln:105:17
    |vpiLhs:
    \_ref_obj: (work@pcm_slv_top.tx_done), line:187:8, endln:187:15
      |vpiParent:
      \_cont_assign: , line:187:8, endln:187:47
      |vpiName:tx_done
      |vpiFullName:work@pcm_slv_top.tx_done
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.tx_done), line:109:7, endln:109:14
  |vpiContAssign:
  \_cont_assign: , line:207:8, endln:207:50
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiRhs:
    \_operation: , line:207:21, endln:207:50
      |vpiParent:
      \_cont_assign: , line:207:8, endln:207:50
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:207:22, endln:207:38
        |vpiParent:
        \_operation: , line:207:21, endln:207:50
        |vpiOpType:29
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.tx_go_r1), line:207:22, endln:207:30
          |vpiParent:
          \_operation: , line:207:22, endln:207:38
          |vpiName:tx_go_r1
          |vpiFullName:work@pcm_slv_top.tx_go_r1
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.tx_go_r1), line:113:6, endln:113:14
        |vpiOperand:
        \_ref_obj: (work@pcm_slv_top.tx_go), line:207:33, endln:207:38
          |vpiParent:
          \_operation: , line:207:22, endln:207:38
          |vpiName:tx_go
          |vpiFullName:work@pcm_slv_top.tx_go
          |vpiActual:
          \_logic_net: (work@pcm_slv_top.tx_go), line:104:6, endln:104:11
      |vpiOperand:
      \_ref_obj: (work@pcm_slv_top.pclk_fal), line:207:42, endln:207:50
        |vpiParent:
        \_operation: , line:207:21, endln:207:50
        |vpiName:pclk_fal
        |vpiFullName:work@pcm_slv_top.pclk_fal
        |vpiActual:
        \_logic_net: (work@pcm_slv_top.pclk_fal), line:101:17, endln:101:25
    |vpiLhs:
    \_ref_obj: (work@pcm_slv_top.rx_data_le), line:207:8, endln:207:18
      |vpiParent:
      \_cont_assign: , line:207:8, endln:207:50
      |vpiName:rx_data_le
      |vpiFullName:work@pcm_slv_top.rx_data_le
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.rx_data_le), line:111:7, endln:111:17
  |vpiContAssign:
  \_cont_assign: , line:219:8, endln:219:50
    |vpiParent:
    \_module_inst: work@pcm_slv_top (work@pcm_slv_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v, line:76:1, endln:221:10
    |vpiRhs:
    \_operation: , line:219:17, endln:219:50
      |vpiParent:
      \_cont_assign: , line:219:8, endln:219:50
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@pcm_slv_top.re_i), line:219:17, endln:219:21
        |vpiParent:
        \_operation: , line:219:17, endln:219:50
        |vpiName:re_i
        |vpiFullName:work@pcm_slv_top.re_i
        |vpiActual:
        \_logic_net: (work@pcm_slv_top.re_i), line:84:19, endln:84:23
      |vpiOperand:
      \_part_select: rx_reg (work@pcm_slv_top.rx_reg), line:219:24, endln:219:36
        |vpiParent:
        \_operation: , line:219:17, endln:219:50
        |vpiName:rx_reg
        |vpiFullName:work@pcm_slv_top.rx_reg
        |vpiDefName:rx_reg
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:219:31, endln:219:33
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:219:34, endln:219:35
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
      |vpiOperand:
      \_part_select: rx_reg (work@pcm_slv_top.rx_reg), line:219:39, endln:219:50
        |vpiParent:
        \_operation: , line:219:17, endln:219:50
        |vpiName:rx_reg
        |vpiFullName:work@pcm_slv_top.rx_reg
        |vpiDefName:rx_reg
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:219:46, endln:219:47
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:219:48, endln:219:49
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@pcm_slv_top.dout_o), line:219:8, endln:219:14
      |vpiParent:
      \_cont_assign: , line:219:8, endln:219:50
      |vpiName:dout_o
      |vpiFullName:work@pcm_slv_top.dout_o
      |vpiActual:
      \_logic_net: (work@pcm_slv_top.dout_o), line:84:11, endln:84:17
\_weaklyReferenced:
\_logic_typespec: , line:86:8, endln:86:8
\_logic_typespec: , line:86:8, endln:86:8
\_logic_typespec: , line:87:7, endln:87:12
  |vpiRange:
  \_range: , line:87:7, endln:87:12
    |vpiParent:
    \_logic_typespec: , line:87:7, endln:87:12
    |vpiLeftRange:
    \_constant: , line:87:8, endln:87:9
      |vpiParent:
      \_range: , line:87:7, endln:87:12
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:10, endln:87:11
      |vpiParent:
      \_range: , line:87:7, endln:87:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:88:8, endln:88:8
\_logic_typespec: , line:88:8, endln:88:8
\_logic_typespec: , line:88:8, endln:88:8
\_logic_typespec: , line:89:9, endln:89:9
\_logic_typespec: , line:90:7, endln:90:12
  |vpiRange:
  \_range: , line:90:7, endln:90:12
    |vpiParent:
    \_logic_typespec: , line:90:7, endln:90:12
    |vpiLeftRange:
    \_constant: , line:90:8, endln:90:9
      |vpiParent:
      \_range: , line:90:7, endln:90:12
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:10, endln:90:11
      |vpiParent:
      \_range: , line:90:7, endln:90:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:8, endln:91:13
  |vpiRange:
  \_range: , line:91:8, endln:91:13
    |vpiParent:
    \_logic_typespec: , line:91:8, endln:91:13
    |vpiLeftRange:
    \_constant: , line:91:9, endln:91:10
      |vpiParent:
      \_range: , line:91:8, endln:91:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:11, endln:91:12
      |vpiParent:
      \_range: , line:91:8, endln:91:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:92:8, endln:92:8
\_logic_typespec: , line:93:7, endln:93:12
  |vpiRange:
  \_range: , line:93:7, endln:93:12
    |vpiParent:
    \_logic_typespec: , line:93:7, endln:93:12
    |vpiLeftRange:
    \_constant: , line:93:8, endln:93:9
      |vpiParent:
      \_range: , line:93:7, endln:93:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:10, endln:93:11
      |vpiParent:
      \_range: , line:93:7, endln:93:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:100:1, endln:100:4
\_logic_typespec: , line:100:1, endln:100:4
\_logic_typespec: , line:100:1, endln:100:4
\_logic_typespec: , line:101:1, endln:101:5
\_logic_typespec: , line:101:1, endln:101:5
\_logic_typespec: , line:102:1, endln:102:4
\_logic_typespec: , line:103:1, endln:103:4
\_logic_typespec: , line:103:1, endln:103:4
\_logic_typespec: , line:103:1, endln:103:4
\_logic_typespec: , line:104:1, endln:104:4
\_logic_typespec: , line:105:1, endln:105:5
\_logic_typespec: , line:106:1, endln:106:11
  |vpiRange:
  \_range: , line:106:5, endln:106:11
    |vpiParent:
    \_logic_typespec: , line:106:1, endln:106:11
    |vpiLeftRange:
    \_constant: , line:106:6, endln:106:8
      |vpiParent:
      \_range: , line:106:5, endln:106:11
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:9, endln:106:10
      |vpiParent:
      \_range: , line:106:5, endln:106:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:1, endln:107:10
  |vpiRange:
  \_range: , line:107:5, endln:107:10
    |vpiParent:
    \_logic_typespec: , line:107:1, endln:107:10
    |vpiLeftRange:
    \_constant: , line:107:6, endln:107:7
      |vpiParent:
      \_range: , line:107:5, endln:107:10
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:8, endln:107:9
      |vpiParent:
      \_range: , line:107:5, endln:107:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:1, endln:107:10
  |vpiRange:
  \_range: , line:107:5, endln:107:10
    |vpiParent:
    \_logic_typespec: , line:107:1, endln:107:10
    |vpiLeftRange:
    \_constant: , line:107:6, endln:107:7
      |vpiParent:
      \_range: , line:107:5, endln:107:10
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:8, endln:107:9
      |vpiParent:
      \_range: , line:107:5, endln:107:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:1, endln:108:10
  |vpiRange:
  \_range: , line:108:5, endln:108:10
    |vpiParent:
    \_logic_typespec: , line:108:1, endln:108:10
    |vpiLeftRange:
    \_constant: , line:108:6, endln:108:7
      |vpiParent:
      \_range: , line:108:5, endln:108:10
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:8, endln:108:9
      |vpiParent:
      \_range: , line:108:5, endln:108:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:1, endln:109:5
\_logic_typespec: , line:110:1, endln:110:11
  |vpiRange:
  \_range: , line:110:5, endln:110:11
    |vpiParent:
    \_logic_typespec: , line:110:1, endln:110:11
    |vpiLeftRange:
    \_constant: , line:110:6, endln:110:8
      |vpiParent:
      \_range: , line:110:5, endln:110:11
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:9, endln:110:10
      |vpiParent:
      \_range: , line:110:5, endln:110:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:1, endln:110:11
  |vpiRange:
  \_range: , line:110:5, endln:110:11
    |vpiParent:
    \_logic_typespec: , line:110:1, endln:110:11
    |vpiLeftRange:
    \_constant: , line:110:6, endln:110:8
      |vpiParent:
      \_range: , line:110:5, endln:110:11
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:9, endln:110:10
      |vpiParent:
      \_range: , line:110:5, endln:110:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:111:1, endln:111:5
\_logic_typespec: , line:112:1, endln:112:4
\_logic_typespec: , line:112:1, endln:112:4
\_logic_typespec: , line:113:1, endln:113:4
\_logic_typespec: , line:113:1, endln:113:4
\_logic_typespec: , line:114:1, endln:114:10
  |vpiRange:
  \_range: , line:114:5, endln:114:10
    |vpiParent:
    \_logic_typespec: , line:114:1, endln:114:10
    |vpiLeftRange:
    \_constant: , line:114:6, endln:114:7
      |vpiParent:
      \_range: , line:114:5, endln:114:10
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:114:8, endln:114:9
      |vpiParent:
      \_range: , line:114:5, endln:114:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 1

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:122:12: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:125:12: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:128:12: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:139:30: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:142:22: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:145:17: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:148:17: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:151:11: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:161:32: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:164:32: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:167:20: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:169:21: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:171:23: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:174:26: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:176:27: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:178:32: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:183:21: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:195:27: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:198:27: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:202:24: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:205:9: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:210:26: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:212:32: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:215:24: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/ss_pcm/rtl/pcm_slv_top.v:217:45: Non synthesizable construct,
============================== End Linting Results ==============================
