#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug 16 20:48:29 2020
# Process ID: 27250
# Current directory: /home/y/fpga/vio_test/vio_test.runs/design_1_myip_v1_0_S00_AXI_0_0_synth_1
# Command line: vivado -log design_1_myip_v1_0_S00_AXI_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_v1_0_S00_AXI_0_0.tcl
# Log file: /home/y/fpga/vio_test/vio_test.runs/design_1_myip_v1_0_S00_AXI_0_0_synth_1/design_1_myip_v1_0_S00_AXI_0_0.vds
# Journal file: /home/y/fpga/vio_test/vio_test.runs/design_1_myip_v1_0_S00_AXI_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myip_v1_0_S00_AXI_0_0.tcl -notrace
Command: synth_design -top design_1_myip_v1_0_S00_AXI_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_myip_v1_0_S00_AXI_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27435
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.305 ; gain = 5.934 ; free physical = 810 ; free virtual = 5569
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_v1_0_S00_AXI_0_0' [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_S00_AXI_0_0/synth/design_1_myip_v1_0_S00_AXI_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [/home/y/fpga/vio_test/vio_test.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/y/fpga/vio_test/vio_test.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/vio_test/vio_test.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (1#1) [/home/y/fpga/vio_test/vio_test.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_v1_0_S00_AXI_0_0' (2#1) [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_S00_AXI_0_0/synth/design_1_myip_v1_0_S00_AXI_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.211 ; gain = 50.840 ; free physical = 849 ; free virtual = 5626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2616.055 ; gain = 67.684 ; free physical = 840 ; free virtual = 5621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2616.055 ; gain = 67.684 ; free physical = 840 ; free virtual = 5621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.055 ; gain = 0.000 ; free physical = 835 ; free virtual = 5616
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.961 ; gain = 0.000 ; free physical = 778 ; free virtual = 5554
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.773 ; gain = 23.812 ; free physical = 777 ; free virtual = 5553
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2775.773 ; gain = 227.402 ; free physical = 717 ; free virtual = 5562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2775.773 ; gain = 227.402 ; free physical = 717 ; free virtual = 5562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2775.773 ; gain = 227.402 ; free physical = 720 ; free virtual = 5565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2775.773 ; gain = 227.402 ; free physical = 714 ; free virtual = 5558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2775.773 ; gain = 227.402 ; free physical = 667 ; free virtual = 5531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 3231.500 ; gain = 683.129 ; free physical = 176 ; free virtual = 4529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 3231.500 ; gain = 683.129 ; free physical = 175 ; free virtual = 4529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3251.539 ; gain = 703.168 ; free physical = 173 ; free virtual = 4527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.477 ; gain = 709.105 ; free physical = 168 ; free virtual = 4485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.477 ; gain = 709.105 ; free physical = 168 ; free virtual = 4485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.477 ; gain = 709.105 ; free physical = 168 ; free virtual = 4485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.477 ; gain = 709.105 ; free physical = 168 ; free virtual = 4485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.477 ; gain = 709.105 ; free physical = 168 ; free virtual = 4485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.477 ; gain = 709.105 ; free physical = 168 ; free virtual = 4485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |    20|
|5     |LUT5 |     1|
|6     |LUT6 |    34|
|7     |FDRE |   170|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.477 ; gain = 709.105 ; free physical = 168 ; free virtual = 4485
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3257.477 ; gain = 549.387 ; free physical = 208 ; free virtual = 4526
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3257.484 ; gain = 709.105 ; free physical = 208 ; free virtual = 4526
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.414 ; gain = 0.000 ; free physical = 277 ; free virtual = 4596
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.305 ; gain = 0.000 ; free physical = 236 ; free virtual = 4551
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 3311.305 ; gain = 1133.336 ; free physical = 375 ; free virtual = 4690
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/vio_test/vio_test.runs/design_1_myip_v1_0_S00_AXI_0_0_synth_1/design_1_myip_v1_0_S00_AXI_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/vio_test/vio_test.runs/design_1_myip_v1_0_S00_AXI_0_0_synth_1/design_1_myip_v1_0_S00_AXI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_v1_0_S00_AXI_0_0_utilization_synth.rpt -pb design_1_myip_v1_0_S00_AXI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 16 20:50:02 2020...
