{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 14:20:32 2011 " "Info: Processing started: Tue May 24 14:20:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exemplo8_mult41_2 -c exemplo8_mult41_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exemplo8_mult41_2 -c exemplo8_mult41_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[3\] s 10.966 ns Longest " "Info: Longest tpd from source pin \"a\[3\]\" to destination pin \"s\" is 10.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns a\[3\] 1 PIN PIN_AD16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD16; Fanout = 1; PIN Node = 'a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "exemplo8_mult41_2.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo8_mult41_2/exemplo8_mult41_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.752 ns) + CELL(0.271 ns) 6.863 ns s~0 2 COMB LCCOMB_X42_Y29_N0 1 " "Info: 2: + IC(5.752 ns) + CELL(0.271 ns) = 6.863 ns; Loc. = LCCOMB_X42_Y29_N0; Fanout = 1; COMB Node = 's~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { a[3] s~0 } "NODE_NAME" } } { "exemplo8_mult41_2.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo8_mult41_2/exemplo8_mult41_2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.150 ns) 7.249 ns s~1 3 COMB LCCOMB_X42_Y29_N2 1 " "Info: 3: + IC(0.236 ns) + CELL(0.150 ns) = 7.249 ns; Loc. = LCCOMB_X42_Y29_N2; Fanout = 1; COMB Node = 's~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { s~0 s~1 } "NODE_NAME" } } { "exemplo8_mult41_2.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo8_mult41_2/exemplo8_mult41_2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(2.778 ns) 10.966 ns s 4 PIN PIN_E15 0 " "Info: 4: + IC(0.939 ns) + CELL(2.778 ns) = 10.966 ns; Loc. = PIN_E15; Fanout = 0; PIN Node = 's'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { s~1 s } "NODE_NAME" } } { "exemplo8_mult41_2.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo8_mult41_2/exemplo8_mult41_2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.039 ns ( 36.83 % ) " "Info: Total cell delay = 4.039 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.927 ns ( 63.17 % ) " "Info: Total interconnect delay = 6.927 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.966 ns" { a[3] s~0 s~1 s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.966 ns" { a[3] {} a[3]~combout {} s~0 {} s~1 {} s {} } { 0.000ns 0.000ns 5.752ns 0.236ns 0.939ns } { 0.000ns 0.840ns 0.271ns 0.150ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 14:20:33 2011 " "Info: Processing ended: Tue May 24 14:20:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
