// Seed: 2171434209
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    output tri0 id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    output wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wand id_16,
    output tri1 id_17,
    output uwire id_18,
    output supply0 id_19,
    input tri id_20,
    input tri id_21,
    input wor id_22,
    input uwire id_23,
    output wor id_24,
    input uwire id_25,
    output uwire id_26,
    output tri id_27,
    input supply1 id_28,
    input tri id_29,
    output tri1 id_30
);
  assign id_16 = 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1
    , id_6,
    output wor  id_2,
    input  tri1 id_3,
    output wire id_4
);
  struct {
    id_7  id_8;
    logic id_9;
  } id_10;
  ;
  assign id_10.id_7 = id_6;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_1,
      id_0,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_0,
      id_1,
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_30 = 0;
endmodule
