#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 31 17:11:23 2018
# Process ID: 13728
# Current directory: C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1
# Command line: vivado.exe -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/top_wrapper.vds
# Journal file: C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
Command: synth_design -top top_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 432.449 ; gain = 93.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/new/top_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/.Xil/Vivado-13728-poseidon/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/.Xil/Vivado-13728-poseidon/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dvi2rgb_0' [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/.Xil/Vivado-13728-poseidon/realtime/dvi2rgb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dvi2rgb_0' (2#1) [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/.Xil/Vivado-13728-poseidon/realtime/dvi2rgb_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'img_proc' [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/new/img_proc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'img_proc' (3#1) [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/new/img_proc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2vga_0' [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/.Xil/Vivado-13728-poseidon/realtime/rgb2vga_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2vga_0' (4#1) [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/.Xil/Vivado-13728-poseidon/realtime/rgb2vga_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (5#1) [C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/new/top_wrapper.v:23]
WARNING: [Synth 8-3917] design top_wrapper has port HDMI_HPD driven by constant 1
WARNING: [Synth 8-3917] design top_wrapper has port HDMI_OUT_EN driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.027 ; gain = 147.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.027 ; gain = 147.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.027 ; gain = 147.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_i'
Finished Parsing XDC File [c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_i'
Parsing XDC File [c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0/rgb2vga_0_in_context.xdc] for cell 'rgb2vga_0_i'
Finished Parsing XDC File [c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0/rgb2vga_0_in_context.xdc] for cell 'rgb2vga_0_i'
Parsing XDC File [C:/Users/jawah/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/jawah/Desktop/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jawah/Desktop/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 775.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 775.609 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 775.609 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  c:/Users/jawah/hdmi_2_vga/hdmi_2_vga.srcs/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for clk_wiz_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dvi2rgb_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2vga_0_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 775.609 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 775.609 ; gain = 436.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
Module img_proc 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_wrapper has port HDMI_HPD driven by constant 1
WARNING: [Synth 8-3917] design top_wrapper has port HDMI_OUT_EN driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 775.609 ; gain = 436.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_out1' to pin 'clk_wiz_0_i/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dvi2rgb_0_i/PixelClk' to pin 'dvi2rgb_0_i/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dvi2rgb_0_i/RefClk' to pin 'clk_wiz_0_i/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 811.191 ; gain = 472.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 811.266 ; gain = 472.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |dvi2rgb_0     |         1|
|3     |rgb2vga_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |dvi2rgb_0 |     1|
|3     |rgb2vga_0 |     1|
|4     |CARRY4    |     6|
|5     |LUT2      |    24|
|6     |FDRE      |    27|
|7     |IBUF      |     4|
|8     |IOBUF     |     2|
|9     |OBUF      |    24|
+------+----------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   140|
|2     |  img_proc_i |img_proc |    57|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 820.801 ; gain = 193.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 820.801 ; gain = 481.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 830.676 ; gain = 493.230
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jawah/hdmi_2_vga/hdmi_2_vga.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 830.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 17:12:01 2018...
