#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55b96f60b4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b96f6db230 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f2924255018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b96f6dbfb0_0 .net "clk", 0 0, o0x7f2924255018;  0 drivers
o0x7f2924255048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b96f6e1270_0 .net "data_address", 31 0, o0x7f2924255048;  0 drivers
o0x7f2924255078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b96f6e15a0_0 .net "data_read", 0 0, o0x7f2924255078;  0 drivers
v0x55b96f6e2300_0 .var "data_readdata", 31 0;
o0x7f29242550d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b96f6e4930_0 .net "data_write", 0 0, o0x7f29242550d8;  0 drivers
o0x7f2924255108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b96f6e5650_0 .net "data_writedata", 31 0, o0x7f2924255108;  0 drivers
S_0x55b96f6b59f0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f2924255258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b96f6fc050_0 .net "instr_address", 31 0, o0x7f2924255258;  0 drivers
v0x55b96f6fc150_0 .var "instr_readdata", 31 0;
S_0x55b96f6c82e0 .scope module, "mult_tb" "mult_tb" 5 1;
 .timescale 0 0;
v0x55b96f70a500_0 .net "active", 0 0, L_0x55b96f724860;  1 drivers
v0x55b96f70a5c0_0 .var "clk", 0 0;
v0x55b96f70a660_0 .var "clk_enable", 0 0;
v0x55b96f70a750_0 .net "data_address", 31 0, L_0x55b96f722430;  1 drivers
v0x55b96f70a7f0_0 .net "data_read", 0 0, L_0x55b96f71ffb0;  1 drivers
v0x55b96f70a8e0_0 .var "data_readdata", 31 0;
v0x55b96f70a9b0_0 .net "data_write", 0 0, L_0x55b96f71fdd0;  1 drivers
v0x55b96f70aa80_0 .net "data_writedata", 31 0, L_0x55b96f722120;  1 drivers
v0x55b96f70ab50_0 .net "instr_address", 31 0, L_0x55b96f723790;  1 drivers
v0x55b96f70acb0_0 .var "instr_readdata", 31 0;
v0x55b96f70ad50_0 .net "register_v0", 31 0, L_0x55b96f7220b0;  1 drivers
v0x55b96f70ae40_0 .var "reset", 0 0;
S_0x55b96f6c86b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55b96f6c82e0;
 .timescale 0 0;
v0x55b96f6fc320_0 .var "expected", 63 0;
v0x55b96f6fc420_0 .var "funct", 5 0;
v0x55b96f6fc500_0 .var "i", 4 0;
v0x55b96f6fc5c0_0 .var "imm", 15 0;
v0x55b96f6fc6a0_0 .var "imm_instr", 31 0;
v0x55b96f6fc7d0_0 .var "opcode", 5 0;
v0x55b96f6fc8b0_0 .var "r_instr", 31 0;
v0x55b96f6fc990_0 .var "rd", 4 0;
v0x55b96f6fca70_0 .var "rs", 4 0;
v0x55b96f6fcb50_0 .var "rt", 4 0;
v0x55b96f6fcc30_0 .var "shamt", 4 0;
v0x55b96f6fcd10_0 .var "test", 31 0;
E_0x55b96f654e60 .event posedge, v0x55b96f6febb0_0;
S_0x55b96f6c8ae0 .scope module, "dut" "mips_cpu_harvard" 5 135, 6 1 0, S_0x55b96f6c82e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55b96f6dbe90 .functor OR 1, L_0x55b96f71b7b0, L_0x55b96f71ba30, C4<0>, C4<0>;
L_0x55b96f6e1480 .functor BUFZ 1, L_0x55b96f71b210, C4<0>, C4<0>, C4<0>;
L_0x55b96f6e21e0 .functor BUFZ 1, L_0x55b96f71b3b0, C4<0>, C4<0>, C4<0>;
L_0x55b96f6e4790 .functor BUFZ 1, L_0x55b96f71b3b0, C4<0>, C4<0>, C4<0>;
L_0x55b96f71bf70 .functor AND 1, L_0x55b96f71b210, L_0x55b96f71c270, C4<1>, C4<1>;
L_0x55b96f6e5530 .functor OR 1, L_0x55b96f71bf70, L_0x55b96f71be50, C4<0>, C4<0>;
L_0x55b96f685fa0 .functor OR 1, L_0x55b96f6e5530, L_0x55b96f71c080, C4<0>, C4<0>;
L_0x55b96f71c510 .functor OR 1, L_0x55b96f685fa0, L_0x55b96f71db70, C4<0>, C4<0>;
L_0x55b96f71c620 .functor OR 1, L_0x55b96f71c510, L_0x55b96f71d2d0, C4<0>, C4<0>;
L_0x55b96f71c6e0 .functor BUFZ 1, L_0x55b96f71b4d0, C4<0>, C4<0>, C4<0>;
L_0x55b96f71d1c0 .functor AND 1, L_0x55b96f71cc30, L_0x55b96f71cf90, C4<1>, C4<1>;
L_0x55b96f71d2d0 .functor OR 1, L_0x55b96f71c930, L_0x55b96f71d1c0, C4<0>, C4<0>;
L_0x55b96f71db70 .functor AND 1, L_0x55b96f71d6a0, L_0x55b96f71d950, C4<1>, C4<1>;
L_0x55b96f71e320 .functor OR 1, L_0x55b96f71ddc0, L_0x55b96f71e0e0, C4<0>, C4<0>;
L_0x55b96f71d430 .functor OR 1, L_0x55b96f71e890, L_0x55b96f71eb90, C4<0>, C4<0>;
L_0x55b96f71ea70 .functor AND 1, L_0x55b96f71e5a0, L_0x55b96f71d430, C4<1>, C4<1>;
L_0x55b96f71f390 .functor OR 1, L_0x55b96f71f020, L_0x55b96f71f2a0, C4<0>, C4<0>;
L_0x55b96f71f690 .functor OR 1, L_0x55b96f71f390, L_0x55b96f71f4a0, C4<0>, C4<0>;
L_0x55b96f71f840 .functor AND 1, L_0x55b96f71b210, L_0x55b96f71f690, C4<1>, C4<1>;
L_0x55b96f71f9f0 .functor AND 1, L_0x55b96f71b210, L_0x55b96f71f900, C4<1>, C4<1>;
L_0x55b96f71fd10 .functor AND 1, L_0x55b96f71b210, L_0x55b96f71f7a0, C4<1>, C4<1>;
L_0x55b96f71ffb0 .functor BUFZ 1, L_0x55b96f6e21e0, C4<0>, C4<0>, C4<0>;
L_0x55b96f720c40 .functor AND 1, L_0x55b96f724860, L_0x55b96f71c620, C4<1>, C4<1>;
L_0x55b96f720d50 .functor OR 1, L_0x55b96f71d2d0, L_0x55b96f71db70, C4<0>, C4<0>;
L_0x55b96f722120 .functor BUFZ 32, L_0x55b96f721fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b96f7221e0 .functor BUFZ 32, L_0x55b96f720f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b96f722330 .functor BUFZ 32, L_0x55b96f721fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b96f722430 .functor BUFZ 32, v0x55b96f6fdc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b96f723430 .functor AND 1, v0x55b96f70a660_0, L_0x55b96f71f840, C4<1>, C4<1>;
L_0x55b96f7234a0 .functor AND 1, L_0x55b96f723430, v0x55b96f707690_0, C4<1>, C4<1>;
L_0x55b96f723790 .functor BUFZ 32, v0x55b96f6fec70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b96f724860 .functor BUFZ 1, v0x55b96f707690_0, C4<0>, C4<0>, C4<0>;
L_0x55b96f7249e0 .functor AND 1, v0x55b96f70a660_0, v0x55b96f707690_0, C4<1>, C4<1>;
v0x55b96f701990_0 .net *"_ivl_100", 31 0, L_0x55b96f71d4a0;  1 drivers
L_0x7f292420c498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f701a90_0 .net *"_ivl_103", 25 0, L_0x7f292420c498;  1 drivers
L_0x7f292420c4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f701b70_0 .net/2u *"_ivl_104", 31 0, L_0x7f292420c4e0;  1 drivers
v0x55b96f701c30_0 .net *"_ivl_106", 0 0, L_0x55b96f71d6a0;  1 drivers
v0x55b96f701cf0_0 .net *"_ivl_109", 5 0, L_0x55b96f71d8b0;  1 drivers
L_0x7f292420c528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b96f701dd0_0 .net/2u *"_ivl_110", 5 0, L_0x7f292420c528;  1 drivers
v0x55b96f701eb0_0 .net *"_ivl_112", 0 0, L_0x55b96f71d950;  1 drivers
v0x55b96f701f70_0 .net *"_ivl_116", 31 0, L_0x55b96f71dcd0;  1 drivers
L_0x7f292420c570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f702050_0 .net *"_ivl_119", 25 0, L_0x7f292420c570;  1 drivers
L_0x7f292420c0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55b96f702130_0 .net/2u *"_ivl_12", 5 0, L_0x7f292420c0a8;  1 drivers
L_0x7f292420c5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55b96f702210_0 .net/2u *"_ivl_120", 31 0, L_0x7f292420c5b8;  1 drivers
v0x55b96f7022f0_0 .net *"_ivl_122", 0 0, L_0x55b96f71ddc0;  1 drivers
v0x55b96f7023b0_0 .net *"_ivl_124", 31 0, L_0x55b96f71dff0;  1 drivers
L_0x7f292420c600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f702490_0 .net *"_ivl_127", 25 0, L_0x7f292420c600;  1 drivers
L_0x7f292420c648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b96f702570_0 .net/2u *"_ivl_128", 31 0, L_0x7f292420c648;  1 drivers
v0x55b96f702650_0 .net *"_ivl_130", 0 0, L_0x55b96f71e0e0;  1 drivers
v0x55b96f702710_0 .net *"_ivl_134", 31 0, L_0x55b96f71e4b0;  1 drivers
L_0x7f292420c690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f702900_0 .net *"_ivl_137", 25 0, L_0x7f292420c690;  1 drivers
L_0x7f292420c6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f7029e0_0 .net/2u *"_ivl_138", 31 0, L_0x7f292420c6d8;  1 drivers
v0x55b96f702ac0_0 .net *"_ivl_140", 0 0, L_0x55b96f71e5a0;  1 drivers
v0x55b96f702b80_0 .net *"_ivl_143", 5 0, L_0x55b96f71e7f0;  1 drivers
L_0x7f292420c720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b96f702c60_0 .net/2u *"_ivl_144", 5 0, L_0x7f292420c720;  1 drivers
v0x55b96f702d40_0 .net *"_ivl_146", 0 0, L_0x55b96f71e890;  1 drivers
v0x55b96f702e00_0 .net *"_ivl_149", 5 0, L_0x55b96f71eaf0;  1 drivers
L_0x7f292420c768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55b96f702ee0_0 .net/2u *"_ivl_150", 5 0, L_0x7f292420c768;  1 drivers
v0x55b96f702fc0_0 .net *"_ivl_152", 0 0, L_0x55b96f71eb90;  1 drivers
v0x55b96f703080_0 .net *"_ivl_155", 0 0, L_0x55b96f71d430;  1 drivers
v0x55b96f703140_0 .net *"_ivl_159", 1 0, L_0x55b96f71ef30;  1 drivers
L_0x7f292420c0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55b96f703220_0 .net/2u *"_ivl_16", 5 0, L_0x7f292420c0f0;  1 drivers
L_0x7f292420c7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55b96f703300_0 .net/2u *"_ivl_160", 1 0, L_0x7f292420c7b0;  1 drivers
v0x55b96f7033e0_0 .net *"_ivl_162", 0 0, L_0x55b96f71f020;  1 drivers
L_0x7f292420c7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55b96f7034a0_0 .net/2u *"_ivl_164", 5 0, L_0x7f292420c7f8;  1 drivers
v0x55b96f703580_0 .net *"_ivl_166", 0 0, L_0x55b96f71f2a0;  1 drivers
v0x55b96f703640_0 .net *"_ivl_169", 0 0, L_0x55b96f71f390;  1 drivers
L_0x7f292420c840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55b96f703700_0 .net/2u *"_ivl_170", 5 0, L_0x7f292420c840;  1 drivers
v0x55b96f7037e0_0 .net *"_ivl_172", 0 0, L_0x55b96f71f4a0;  1 drivers
v0x55b96f7038a0_0 .net *"_ivl_175", 0 0, L_0x55b96f71f690;  1 drivers
L_0x7f292420c888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55b96f703960_0 .net/2u *"_ivl_178", 5 0, L_0x7f292420c888;  1 drivers
v0x55b96f703a40_0 .net *"_ivl_180", 0 0, L_0x55b96f71f900;  1 drivers
L_0x7f292420c8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55b96f703b00_0 .net/2u *"_ivl_184", 5 0, L_0x7f292420c8d0;  1 drivers
v0x55b96f703be0_0 .net *"_ivl_186", 0 0, L_0x55b96f71f7a0;  1 drivers
L_0x7f292420c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b96f703ca0_0 .net/2u *"_ivl_190", 0 0, L_0x7f292420c918;  1 drivers
v0x55b96f703d80_0 .net *"_ivl_20", 31 0, L_0x55b96f71b670;  1 drivers
L_0x7f292420c960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55b96f703e60_0 .net/2u *"_ivl_200", 4 0, L_0x7f292420c960;  1 drivers
v0x55b96f703f40_0 .net *"_ivl_203", 4 0, L_0x55b96f7204d0;  1 drivers
v0x55b96f704020_0 .net *"_ivl_205", 4 0, L_0x55b96f7206f0;  1 drivers
v0x55b96f704100_0 .net *"_ivl_206", 4 0, L_0x55b96f720790;  1 drivers
v0x55b96f7041e0_0 .net *"_ivl_213", 0 0, L_0x55b96f720d50;  1 drivers
L_0x7f292420c9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b96f7042a0_0 .net/2u *"_ivl_214", 31 0, L_0x7f292420c9a8;  1 drivers
v0x55b96f704380_0 .net *"_ivl_216", 31 0, L_0x55b96f720e90;  1 drivers
v0x55b96f704460_0 .net *"_ivl_218", 31 0, L_0x55b96f721140;  1 drivers
v0x55b96f704540_0 .net *"_ivl_220", 31 0, L_0x55b96f7212d0;  1 drivers
v0x55b96f704620_0 .net *"_ivl_222", 31 0, L_0x55b96f721610;  1 drivers
L_0x7f292420c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f704700_0 .net *"_ivl_23", 25 0, L_0x7f292420c138;  1 drivers
v0x55b96f7047e0_0 .net *"_ivl_235", 0 0, L_0x55b96f723430;  1 drivers
L_0x7f292420cac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b96f7048a0_0 .net/2u *"_ivl_238", 31 0, L_0x7f292420cac8;  1 drivers
L_0x7f292420c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b96f704980_0 .net/2u *"_ivl_24", 31 0, L_0x7f292420c180;  1 drivers
v0x55b96f704a60_0 .net *"_ivl_243", 15 0, L_0x55b96f7238f0;  1 drivers
v0x55b96f704b40_0 .net *"_ivl_244", 17 0, L_0x55b96f723b60;  1 drivers
L_0x7f292420cb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b96f704c20_0 .net *"_ivl_247", 1 0, L_0x7f292420cb10;  1 drivers
v0x55b96f704d00_0 .net *"_ivl_250", 15 0, L_0x55b96f723ca0;  1 drivers
L_0x7f292420cb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b96f704de0_0 .net *"_ivl_252", 1 0, L_0x7f292420cb58;  1 drivers
v0x55b96f704ec0_0 .net *"_ivl_255", 0 0, L_0x55b96f7240b0;  1 drivers
L_0x7f292420cba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55b96f704fa0_0 .net/2u *"_ivl_256", 13 0, L_0x7f292420cba0;  1 drivers
L_0x7f292420cbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f705080_0 .net/2u *"_ivl_258", 13 0, L_0x7f292420cbe8;  1 drivers
v0x55b96f705570_0 .net *"_ivl_26", 0 0, L_0x55b96f71b7b0;  1 drivers
v0x55b96f705630_0 .net *"_ivl_260", 13 0, L_0x55b96f724390;  1 drivers
v0x55b96f705710_0 .net *"_ivl_28", 31 0, L_0x55b96f71b940;  1 drivers
L_0x7f292420c1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f7057f0_0 .net *"_ivl_31", 25 0, L_0x7f292420c1c8;  1 drivers
L_0x7f292420c210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b96f7058d0_0 .net/2u *"_ivl_32", 31 0, L_0x7f292420c210;  1 drivers
v0x55b96f7059b0_0 .net *"_ivl_34", 0 0, L_0x55b96f71ba30;  1 drivers
v0x55b96f705a70_0 .net *"_ivl_4", 31 0, L_0x55b96f70b0b0;  1 drivers
v0x55b96f705b50_0 .net *"_ivl_45", 2 0, L_0x55b96f71bd20;  1 drivers
L_0x7f292420c258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55b96f705c30_0 .net/2u *"_ivl_46", 2 0, L_0x7f292420c258;  1 drivers
v0x55b96f705d10_0 .net *"_ivl_51", 2 0, L_0x55b96f71bfe0;  1 drivers
L_0x7f292420c2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55b96f705df0_0 .net/2u *"_ivl_52", 2 0, L_0x7f292420c2a0;  1 drivers
v0x55b96f705ed0_0 .net *"_ivl_57", 0 0, L_0x55b96f71c270;  1 drivers
v0x55b96f705f90_0 .net *"_ivl_59", 0 0, L_0x55b96f71bf70;  1 drivers
v0x55b96f706050_0 .net *"_ivl_61", 0 0, L_0x55b96f6e5530;  1 drivers
v0x55b96f706110_0 .net *"_ivl_63", 0 0, L_0x55b96f685fa0;  1 drivers
v0x55b96f7061d0_0 .net *"_ivl_65", 0 0, L_0x55b96f71c510;  1 drivers
L_0x7f292420c018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f706290_0 .net *"_ivl_7", 25 0, L_0x7f292420c018;  1 drivers
v0x55b96f706370_0 .net *"_ivl_70", 31 0, L_0x55b96f71c800;  1 drivers
L_0x7f292420c2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f706450_0 .net *"_ivl_73", 25 0, L_0x7f292420c2e8;  1 drivers
L_0x7f292420c330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b96f706530_0 .net/2u *"_ivl_74", 31 0, L_0x7f292420c330;  1 drivers
v0x55b96f706610_0 .net *"_ivl_76", 0 0, L_0x55b96f71c930;  1 drivers
v0x55b96f7066d0_0 .net *"_ivl_78", 31 0, L_0x55b96f71caa0;  1 drivers
L_0x7f292420c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f7067b0_0 .net/2u *"_ivl_8", 31 0, L_0x7f292420c060;  1 drivers
L_0x7f292420c378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f706890_0 .net *"_ivl_81", 25 0, L_0x7f292420c378;  1 drivers
L_0x7f292420c3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b96f706970_0 .net/2u *"_ivl_82", 31 0, L_0x7f292420c3c0;  1 drivers
v0x55b96f706a50_0 .net *"_ivl_84", 0 0, L_0x55b96f71cc30;  1 drivers
v0x55b96f706b10_0 .net *"_ivl_87", 0 0, L_0x55b96f71cda0;  1 drivers
v0x55b96f706bf0_0 .net *"_ivl_88", 31 0, L_0x55b96f71cb40;  1 drivers
L_0x7f292420c408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f706cd0_0 .net *"_ivl_91", 30 0, L_0x7f292420c408;  1 drivers
L_0x7f292420c450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b96f706db0_0 .net/2u *"_ivl_92", 31 0, L_0x7f292420c450;  1 drivers
v0x55b96f706e90_0 .net *"_ivl_94", 0 0, L_0x55b96f71cf90;  1 drivers
v0x55b96f706f50_0 .net *"_ivl_97", 0 0, L_0x55b96f71d1c0;  1 drivers
v0x55b96f707010_0 .net "active", 0 0, L_0x55b96f724860;  alias, 1 drivers
v0x55b96f7070d0_0 .net "alu_op1", 31 0, L_0x55b96f7221e0;  1 drivers
v0x55b96f707190_0 .net "alu_op2", 31 0, L_0x55b96f722330;  1 drivers
v0x55b96f707250_0 .net "alui_instr", 0 0, L_0x55b96f71be50;  1 drivers
v0x55b96f707310_0 .net "b_flag", 0 0, v0x55b96f6fd800_0;  1 drivers
v0x55b96f7073b0_0 .net "b_imm", 17 0, L_0x55b96f723f70;  1 drivers
v0x55b96f707470_0 .net "b_offset", 31 0, L_0x55b96f724520;  1 drivers
v0x55b96f707550_0 .net "clk", 0 0, v0x55b96f70a5c0_0;  1 drivers
v0x55b96f7075f0_0 .net "clk_enable", 0 0, v0x55b96f70a660_0;  1 drivers
v0x55b96f707690_0 .var "cpu_active", 0 0;
v0x55b96f707730_0 .net "curr_addr", 31 0, v0x55b96f6fec70_0;  1 drivers
v0x55b96f707820_0 .net "curr_addr_p4", 31 0, L_0x55b96f7236f0;  1 drivers
v0x55b96f7078e0_0 .net "data_address", 31 0, L_0x55b96f722430;  alias, 1 drivers
v0x55b96f7079c0_0 .net "data_read", 0 0, L_0x55b96f71ffb0;  alias, 1 drivers
v0x55b96f707a80_0 .net "data_readdata", 31 0, v0x55b96f70a8e0_0;  1 drivers
v0x55b96f707b60_0 .net "data_write", 0 0, L_0x55b96f71fdd0;  alias, 1 drivers
v0x55b96f707c20_0 .net "data_writedata", 31 0, L_0x55b96f722120;  alias, 1 drivers
v0x55b96f707d00_0 .net "funct_code", 5 0, L_0x55b96f70af80;  1 drivers
v0x55b96f707de0_0 .net "hi_out", 31 0, v0x55b96f6ff330_0;  1 drivers
v0x55b96f707ed0_0 .net "hl_reg_enable", 0 0, L_0x55b96f7234a0;  1 drivers
v0x55b96f707f70_0 .net "instr_address", 31 0, L_0x55b96f723790;  alias, 1 drivers
v0x55b96f708030_0 .net "instr_opcode", 5 0, L_0x55b96f70aee0;  1 drivers
v0x55b96f708110_0 .net "instr_readdata", 31 0, v0x55b96f70acb0_0;  1 drivers
v0x55b96f7081d0_0 .net "j_imm", 0 0, L_0x55b96f71e320;  1 drivers
v0x55b96f708270_0 .net "j_reg", 0 0, L_0x55b96f71ea70;  1 drivers
v0x55b96f708330_0 .net "l_type", 0 0, L_0x55b96f71c080;  1 drivers
v0x55b96f7083f0_0 .net "link_const", 0 0, L_0x55b96f71d2d0;  1 drivers
v0x55b96f7084b0_0 .net "link_reg", 0 0, L_0x55b96f71db70;  1 drivers
v0x55b96f708570_0 .net "lo_out", 31 0, v0x55b96f6ffb80_0;  1 drivers
v0x55b96f708660_0 .net "lw", 0 0, L_0x55b96f71b3b0;  1 drivers
v0x55b96f708700_0 .net "mem_read", 0 0, L_0x55b96f6e21e0;  1 drivers
v0x55b96f7087c0_0 .net "mem_to_reg", 0 0, L_0x55b96f6e4790;  1 drivers
v0x55b96f709090_0 .net "mem_write", 0 0, L_0x55b96f71c6e0;  1 drivers
v0x55b96f709150_0 .net "memaddroffset", 31 0, v0x55b96f6fdc40_0;  1 drivers
v0x55b96f709240_0 .net "mfhi", 0 0, L_0x55b96f71f9f0;  1 drivers
v0x55b96f7092e0_0 .net "mflo", 0 0, L_0x55b96f71fd10;  1 drivers
v0x55b96f7093a0_0 .net "movefrom", 0 0, L_0x55b96f6dbe90;  1 drivers
v0x55b96f709460_0 .net "muldiv", 0 0, L_0x55b96f71f840;  1 drivers
v0x55b96f709520_0 .var "next_instr_addr", 31 0;
v0x55b96f709610_0 .net "pc_enable", 0 0, L_0x55b96f7249e0;  1 drivers
v0x55b96f7096e0_0 .net "r_format", 0 0, L_0x55b96f71b210;  1 drivers
v0x55b96f709780_0 .net "reg_a_read_data", 31 0, L_0x55b96f720f30;  1 drivers
v0x55b96f709850_0 .net "reg_a_read_index", 4 0, L_0x55b96f720180;  1 drivers
v0x55b96f709920_0 .net "reg_b_read_data", 31 0, L_0x55b96f721fa0;  1 drivers
v0x55b96f7099f0_0 .net "reg_b_read_index", 4 0, L_0x55b96f7203e0;  1 drivers
v0x55b96f709ac0_0 .net "reg_dst", 0 0, L_0x55b96f6e1480;  1 drivers
v0x55b96f709b60_0 .net "reg_write", 0 0, L_0x55b96f71c620;  1 drivers
v0x55b96f709c20_0 .net "reg_write_data", 31 0, L_0x55b96f7217a0;  1 drivers
v0x55b96f709d10_0 .net "reg_write_enable", 0 0, L_0x55b96f720c40;  1 drivers
v0x55b96f709de0_0 .net "reg_write_index", 4 0, L_0x55b96f720ab0;  1 drivers
v0x55b96f709eb0_0 .net "register_v0", 31 0, L_0x55b96f7220b0;  alias, 1 drivers
v0x55b96f709f80_0 .net "reset", 0 0, v0x55b96f70ae40_0;  1 drivers
v0x55b96f70a0b0_0 .net "result", 31 0, v0x55b96f6fe0a0_0;  1 drivers
v0x55b96f70a180_0 .net "result_hi", 31 0, v0x55b96f6fd9a0_0;  1 drivers
v0x55b96f70a220_0 .net "result_lo", 31 0, v0x55b96f6fdb60_0;  1 drivers
v0x55b96f70a2c0_0 .net "sw", 0 0, L_0x55b96f71b4d0;  1 drivers
E_0x55b96f656920/0 .event anyedge, v0x55b96f6fd800_0, v0x55b96f707820_0, v0x55b96f707470_0, v0x55b96f7081d0_0;
E_0x55b96f656920/1 .event anyedge, v0x55b96f6fda80_0, v0x55b96f708270_0, v0x55b96f700970_0;
E_0x55b96f656920 .event/or E_0x55b96f656920/0, E_0x55b96f656920/1;
L_0x55b96f70aee0 .part v0x55b96f70acb0_0, 26, 6;
L_0x55b96f70af80 .part v0x55b96f70acb0_0, 0, 6;
L_0x55b96f70b0b0 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c018;
L_0x55b96f71b210 .cmp/eq 32, L_0x55b96f70b0b0, L_0x7f292420c060;
L_0x55b96f71b3b0 .cmp/eq 6, L_0x55b96f70aee0, L_0x7f292420c0a8;
L_0x55b96f71b4d0 .cmp/eq 6, L_0x55b96f70aee0, L_0x7f292420c0f0;
L_0x55b96f71b670 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c138;
L_0x55b96f71b7b0 .cmp/eq 32, L_0x55b96f71b670, L_0x7f292420c180;
L_0x55b96f71b940 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c1c8;
L_0x55b96f71ba30 .cmp/eq 32, L_0x55b96f71b940, L_0x7f292420c210;
L_0x55b96f71bd20 .part L_0x55b96f70aee0, 3, 3;
L_0x55b96f71be50 .cmp/eq 3, L_0x55b96f71bd20, L_0x7f292420c258;
L_0x55b96f71bfe0 .part L_0x55b96f70aee0, 3, 3;
L_0x55b96f71c080 .cmp/eq 3, L_0x55b96f71bfe0, L_0x7f292420c2a0;
L_0x55b96f71c270 .reduce/nor L_0x55b96f71f840;
L_0x55b96f71c800 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c2e8;
L_0x55b96f71c930 .cmp/eq 32, L_0x55b96f71c800, L_0x7f292420c330;
L_0x55b96f71caa0 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c378;
L_0x55b96f71cc30 .cmp/eq 32, L_0x55b96f71caa0, L_0x7f292420c3c0;
L_0x55b96f71cda0 .part v0x55b96f70acb0_0, 20, 1;
L_0x55b96f71cb40 .concat [ 1 31 0 0], L_0x55b96f71cda0, L_0x7f292420c408;
L_0x55b96f71cf90 .cmp/eq 32, L_0x55b96f71cb40, L_0x7f292420c450;
L_0x55b96f71d4a0 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c498;
L_0x55b96f71d6a0 .cmp/eq 32, L_0x55b96f71d4a0, L_0x7f292420c4e0;
L_0x55b96f71d8b0 .part v0x55b96f70acb0_0, 0, 6;
L_0x55b96f71d950 .cmp/eq 6, L_0x55b96f71d8b0, L_0x7f292420c528;
L_0x55b96f71dcd0 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c570;
L_0x55b96f71ddc0 .cmp/eq 32, L_0x55b96f71dcd0, L_0x7f292420c5b8;
L_0x55b96f71dff0 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c600;
L_0x55b96f71e0e0 .cmp/eq 32, L_0x55b96f71dff0, L_0x7f292420c648;
L_0x55b96f71e4b0 .concat [ 6 26 0 0], L_0x55b96f70aee0, L_0x7f292420c690;
L_0x55b96f71e5a0 .cmp/eq 32, L_0x55b96f71e4b0, L_0x7f292420c6d8;
L_0x55b96f71e7f0 .part v0x55b96f70acb0_0, 0, 6;
L_0x55b96f71e890 .cmp/eq 6, L_0x55b96f71e7f0, L_0x7f292420c720;
L_0x55b96f71eaf0 .part v0x55b96f70acb0_0, 0, 6;
L_0x55b96f71eb90 .cmp/eq 6, L_0x55b96f71eaf0, L_0x7f292420c768;
L_0x55b96f71ef30 .part L_0x55b96f70af80, 3, 2;
L_0x55b96f71f020 .cmp/eq 2, L_0x55b96f71ef30, L_0x7f292420c7b0;
L_0x55b96f71f2a0 .cmp/eq 6, L_0x55b96f70af80, L_0x7f292420c7f8;
L_0x55b96f71f4a0 .cmp/eq 6, L_0x55b96f70af80, L_0x7f292420c840;
L_0x55b96f71f900 .cmp/eq 6, L_0x55b96f70af80, L_0x7f292420c888;
L_0x55b96f71f7a0 .cmp/eq 6, L_0x55b96f70af80, L_0x7f292420c8d0;
L_0x55b96f71fdd0 .functor MUXZ 1, L_0x7f292420c918, L_0x55b96f71c6e0, L_0x55b96f724860, C4<>;
L_0x55b96f720180 .part v0x55b96f70acb0_0, 21, 5;
L_0x55b96f7203e0 .part v0x55b96f70acb0_0, 16, 5;
L_0x55b96f7204d0 .part v0x55b96f70acb0_0, 11, 5;
L_0x55b96f7206f0 .part v0x55b96f70acb0_0, 16, 5;
L_0x55b96f720790 .functor MUXZ 5, L_0x55b96f7206f0, L_0x55b96f7204d0, L_0x55b96f6e1480, C4<>;
L_0x55b96f720ab0 .functor MUXZ 5, L_0x55b96f720790, L_0x7f292420c960, L_0x55b96f71d2d0, C4<>;
L_0x55b96f720e90 .arith/sum 32, L_0x55b96f7236f0, L_0x7f292420c9a8;
L_0x55b96f721140 .functor MUXZ 32, v0x55b96f6fe0a0_0, v0x55b96f70a8e0_0, L_0x55b96f6e4790, C4<>;
L_0x55b96f7212d0 .functor MUXZ 32, L_0x55b96f721140, v0x55b96f6ffb80_0, L_0x55b96f71fd10, C4<>;
L_0x55b96f721610 .functor MUXZ 32, L_0x55b96f7212d0, v0x55b96f6ff330_0, L_0x55b96f71f9f0, C4<>;
L_0x55b96f7217a0 .functor MUXZ 32, L_0x55b96f721610, L_0x55b96f720e90, L_0x55b96f720d50, C4<>;
L_0x55b96f7236f0 .arith/sum 32, v0x55b96f6fec70_0, L_0x7f292420cac8;
L_0x55b96f7238f0 .part v0x55b96f70acb0_0, 0, 16;
L_0x55b96f723b60 .concat [ 16 2 0 0], L_0x55b96f7238f0, L_0x7f292420cb10;
L_0x55b96f723ca0 .part L_0x55b96f723b60, 0, 16;
L_0x55b96f723f70 .concat [ 2 16 0 0], L_0x7f292420cb58, L_0x55b96f723ca0;
L_0x55b96f7240b0 .part L_0x55b96f723f70, 17, 1;
L_0x55b96f724390 .functor MUXZ 14, L_0x7f292420cbe8, L_0x7f292420cba0, L_0x55b96f7240b0, C4<>;
L_0x55b96f724520 .concat [ 18 14 0 0], L_0x55b96f723f70, L_0x55b96f724390;
S_0x55b96f6dae60 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55b96f6c8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55b96f6fd190_0 .net *"_ivl_10", 15 0, L_0x55b96f722df0;  1 drivers
L_0x7f292420ca80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b96f6fd290_0 .net/2u *"_ivl_14", 15 0, L_0x7f292420ca80;  1 drivers
v0x55b96f6fd370_0 .net *"_ivl_17", 15 0, L_0x55b96f723060;  1 drivers
v0x55b96f6fd430_0 .net *"_ivl_5", 0 0, L_0x55b96f7226d0;  1 drivers
v0x55b96f6fd510_0 .net *"_ivl_6", 15 0, L_0x55b96f722770;  1 drivers
v0x55b96f6fd640_0 .net *"_ivl_9", 15 0, L_0x55b96f722b40;  1 drivers
v0x55b96f6fd720_0 .net "addr_rt", 4 0, L_0x55b96f723390;  1 drivers
v0x55b96f6fd800_0 .var "b_flag", 0 0;
v0x55b96f6fd8c0_0 .net "funct", 5 0, L_0x55b96f722630;  1 drivers
v0x55b96f6fd9a0_0 .var "hi", 31 0;
v0x55b96f6fda80_0 .net "instructionword", 31 0, v0x55b96f70acb0_0;  alias, 1 drivers
v0x55b96f6fdb60_0 .var "lo", 31 0;
v0x55b96f6fdc40_0 .var "memaddroffset", 31 0;
v0x55b96f6fdd20_0 .var "multresult", 63 0;
v0x55b96f6fde00_0 .net "op1", 31 0, L_0x55b96f7221e0;  alias, 1 drivers
v0x55b96f6fdee0_0 .net "op2", 31 0, L_0x55b96f722330;  alias, 1 drivers
v0x55b96f6fdfc0_0 .net "opcode", 5 0, L_0x55b96f722590;  1 drivers
v0x55b96f6fe0a0_0 .var "result", 31 0;
v0x55b96f6fe180_0 .net "shamt", 4 0, L_0x55b96f723290;  1 drivers
v0x55b96f6fe260_0 .net/s "sign_op1", 31 0, L_0x55b96f7221e0;  alias, 1 drivers
v0x55b96f6fe320_0 .net/s "sign_op2", 31 0, L_0x55b96f722330;  alias, 1 drivers
v0x55b96f6fe3c0_0 .net "simmediatedata", 31 0, L_0x55b96f722ed0;  1 drivers
v0x55b96f6fe480_0 .net "simmediatedatas", 31 0, L_0x55b96f722ed0;  alias, 1 drivers
v0x55b96f6fe540_0 .net "uimmediatedata", 31 0, L_0x55b96f723150;  1 drivers
v0x55b96f6fe600_0 .net "unsign_op1", 31 0, L_0x55b96f7221e0;  alias, 1 drivers
v0x55b96f6fe6c0_0 .net "unsign_op2", 31 0, L_0x55b96f722330;  alias, 1 drivers
v0x55b96f6fe7d0_0 .var "unsigned_result", 31 0;
E_0x55b96f62d7b0/0 .event anyedge, v0x55b96f6fdfc0_0, v0x55b96f6fd8c0_0, v0x55b96f6fdee0_0, v0x55b96f6fe180_0;
E_0x55b96f62d7b0/1 .event anyedge, v0x55b96f6fde00_0, v0x55b96f6fdd20_0, v0x55b96f6fd720_0, v0x55b96f6fe3c0_0;
E_0x55b96f62d7b0/2 .event anyedge, v0x55b96f6fe540_0, v0x55b96f6fe7d0_0;
E_0x55b96f62d7b0 .event/or E_0x55b96f62d7b0/0, E_0x55b96f62d7b0/1, E_0x55b96f62d7b0/2;
L_0x55b96f722590 .part v0x55b96f70acb0_0, 26, 6;
L_0x55b96f722630 .part v0x55b96f70acb0_0, 0, 6;
L_0x55b96f7226d0 .part v0x55b96f70acb0_0, 15, 1;
LS_0x55b96f722770_0_0 .concat [ 1 1 1 1], L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0;
LS_0x55b96f722770_0_4 .concat [ 1 1 1 1], L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0;
LS_0x55b96f722770_0_8 .concat [ 1 1 1 1], L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0;
LS_0x55b96f722770_0_12 .concat [ 1 1 1 1], L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0, L_0x55b96f7226d0;
L_0x55b96f722770 .concat [ 4 4 4 4], LS_0x55b96f722770_0_0, LS_0x55b96f722770_0_4, LS_0x55b96f722770_0_8, LS_0x55b96f722770_0_12;
L_0x55b96f722b40 .part v0x55b96f70acb0_0, 0, 16;
L_0x55b96f722df0 .concat [ 16 0 0 0], L_0x55b96f722b40;
L_0x55b96f722ed0 .concat [ 16 16 0 0], L_0x55b96f722df0, L_0x55b96f722770;
L_0x55b96f723060 .part v0x55b96f70acb0_0, 0, 16;
L_0x55b96f723150 .concat [ 16 16 0 0], L_0x55b96f723060, L_0x7f292420ca80;
L_0x55b96f723290 .part v0x55b96f70acb0_0, 6, 5;
L_0x55b96f723390 .part v0x55b96f70acb0_0, 16, 5;
S_0x55b96f6fea00 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55b96f6c8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55b96f6febb0_0 .net "clk", 0 0, v0x55b96f70a5c0_0;  alias, 1 drivers
v0x55b96f6fec70_0 .var "curr_addr", 31 0;
v0x55b96f6fed50_0 .net "enable", 0 0, L_0x55b96f7249e0;  alias, 1 drivers
v0x55b96f6fedf0_0 .net "next_addr", 31 0, v0x55b96f709520_0;  1 drivers
v0x55b96f6feed0_0 .net "reset", 0 0, v0x55b96f70ae40_0;  alias, 1 drivers
S_0x55b96f6ff080 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55b96f6c8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b96f6ff260_0 .net "clk", 0 0, v0x55b96f70a5c0_0;  alias, 1 drivers
v0x55b96f6ff330_0 .var "data", 31 0;
v0x55b96f6ff3f0_0 .net "data_in", 31 0, v0x55b96f6fd9a0_0;  alias, 1 drivers
v0x55b96f6ff4f0_0 .net "data_out", 31 0, v0x55b96f6ff330_0;  alias, 1 drivers
v0x55b96f6ff5b0_0 .net "enable", 0 0, L_0x55b96f7234a0;  alias, 1 drivers
v0x55b96f6ff6c0_0 .net "reset", 0 0, v0x55b96f70ae40_0;  alias, 1 drivers
S_0x55b96f6ff810 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55b96f6c8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b96f6ffa70_0 .net "clk", 0 0, v0x55b96f70a5c0_0;  alias, 1 drivers
v0x55b96f6ffb80_0 .var "data", 31 0;
v0x55b96f6ffc60_0 .net "data_in", 31 0, v0x55b96f6fdb60_0;  alias, 1 drivers
v0x55b96f6ffd30_0 .net "data_out", 31 0, v0x55b96f6ffb80_0;  alias, 1 drivers
v0x55b96f6ffdf0_0 .net "enable", 0 0, L_0x55b96f7234a0;  alias, 1 drivers
v0x55b96f6ffee0_0 .net "reset", 0 0, v0x55b96f70ae40_0;  alias, 1 drivers
S_0x55b96f700050 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55b96f6c8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55b96f720f30 .functor BUFZ 32, L_0x55b96f721b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b96f721fa0 .functor BUFZ 32, L_0x55b96f721dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b96f700dd0_2 .array/port v0x55b96f700dd0, 2;
L_0x55b96f7220b0 .functor BUFZ 32, v0x55b96f700dd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b96f700280_0 .net *"_ivl_0", 31 0, L_0x55b96f721b40;  1 drivers
v0x55b96f700380_0 .net *"_ivl_10", 6 0, L_0x55b96f721e60;  1 drivers
L_0x7f292420ca38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b96f700460_0 .net *"_ivl_13", 1 0, L_0x7f292420ca38;  1 drivers
v0x55b96f700520_0 .net *"_ivl_2", 6 0, L_0x55b96f721be0;  1 drivers
L_0x7f292420c9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b96f700600_0 .net *"_ivl_5", 1 0, L_0x7f292420c9f0;  1 drivers
v0x55b96f700730_0 .net *"_ivl_8", 31 0, L_0x55b96f721dc0;  1 drivers
v0x55b96f700810_0 .net "r_clk", 0 0, v0x55b96f70a5c0_0;  alias, 1 drivers
v0x55b96f7008b0_0 .net "r_clk_enable", 0 0, v0x55b96f70a660_0;  alias, 1 drivers
v0x55b96f700970_0 .net "read_data1", 31 0, L_0x55b96f720f30;  alias, 1 drivers
v0x55b96f700a50_0 .net "read_data2", 31 0, L_0x55b96f721fa0;  alias, 1 drivers
v0x55b96f700b30_0 .net "read_reg1", 4 0, L_0x55b96f720180;  alias, 1 drivers
v0x55b96f700c10_0 .net "read_reg2", 4 0, L_0x55b96f7203e0;  alias, 1 drivers
v0x55b96f700cf0_0 .net "register_v0", 31 0, L_0x55b96f7220b0;  alias, 1 drivers
v0x55b96f700dd0 .array "registers", 0 31, 31 0;
v0x55b96f7013a0_0 .net "reset", 0 0, v0x55b96f70ae40_0;  alias, 1 drivers
v0x55b96f701440_0 .net "write_control", 0 0, L_0x55b96f720c40;  alias, 1 drivers
v0x55b96f701500_0 .net "write_data", 31 0, L_0x55b96f7217a0;  alias, 1 drivers
v0x55b96f7016f0_0 .net "write_reg", 4 0, L_0x55b96f720ab0;  alias, 1 drivers
L_0x55b96f721b40 .array/port v0x55b96f700dd0, L_0x55b96f721be0;
L_0x55b96f721be0 .concat [ 5 2 0 0], L_0x55b96f720180, L_0x7f292420c9f0;
L_0x55b96f721dc0 .array/port v0x55b96f700dd0, L_0x55b96f721e60;
L_0x55b96f721e60 .concat [ 5 2 0 0], L_0x55b96f7203e0, L_0x7f292420ca38;
    .scope S_0x55b96f700050;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b96f700dd0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55b96f700050;
T_1 ;
    %wait E_0x55b96f654e60;
    %load/vec4 v0x55b96f7013a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b96f7008b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b96f701440_0;
    %load/vec4 v0x55b96f7016f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55b96f701500_0;
    %load/vec4 v0x55b96f7016f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96f700dd0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b96f6dae60;
T_2 ;
    %wait E_0x55b96f62d7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %load/vec4 v0x55b96f6fdfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55b96f6fd8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55b96f6fe320_0;
    %ix/getv 4, v0x55b96f6fe180_0;
    %shiftl 4;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55b96f6fe320_0;
    %ix/getv 4, v0x55b96f6fe180_0;
    %shiftr 4;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55b96f6fe320_0;
    %ix/getv 4, v0x55b96f6fe180_0;
    %shiftr/s 4;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55b96f6fe320_0;
    %load/vec4 v0x55b96f6fe600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55b96f6fe320_0;
    %load/vec4 v0x55b96f6fe600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55b96f6fe320_0;
    %load/vec4 v0x55b96f6fe600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55b96f6fe260_0;
    %pad/s 64;
    %load/vec4 v0x55b96f6fe320_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55b96f6fdd20_0, 0, 64;
    %load/vec4 v0x55b96f6fdd20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b96f6fd9a0_0, 0, 32;
    %load/vec4 v0x55b96f6fdd20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b96f6fdb60_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55b96f6fe600_0;
    %pad/u 64;
    %load/vec4 v0x55b96f6fe6c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55b96f6fdd20_0, 0, 64;
    %load/vec4 v0x55b96f6fdd20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b96f6fd9a0_0, 0, 32;
    %load/vec4 v0x55b96f6fdd20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b96f6fdb60_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe320_0;
    %mod/s;
    %store/vec4 v0x55b96f6fd9a0_0, 0, 32;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe320_0;
    %div/s;
    %store/vec4 v0x55b96f6fdb60_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %mod;
    %store/vec4 v0x55b96f6fd9a0_0, 0, 32;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %div;
    %store/vec4 v0x55b96f6fdb60_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55b96f6fde00_0;
    %store/vec4 v0x55b96f6fd9a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55b96f6fde00_0;
    %store/vec4 v0x55b96f6fdb60_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe320_0;
    %add;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %add;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %sub;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %and;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %or;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %xor;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %or;
    %inv;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe6c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55b96f6fd720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55b96f6fe260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55b96f6fe260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55b96f6fe260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55b96f6fe260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe320_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fdee0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55b96f6fe260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55b96f6fe260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f6fd800_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe480_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe540_0;
    %and;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe540_0;
    %or;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55b96f6fe600_0;
    %load/vec4 v0x55b96f6fe540_0;
    %xor;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55b96f6fe540_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55b96f6fe7d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55b96f6fe260_0;
    %load/vec4 v0x55b96f6fe3c0_0;
    %add;
    %store/vec4 v0x55b96f6fdc40_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55b96f6fe7d0_0;
    %store/vec4 v0x55b96f6fe0a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b96f6ff810;
T_3 ;
    %wait E_0x55b96f654e60;
    %load/vec4 v0x55b96f6ffee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b96f6ffb80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b96f6ffdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55b96f6ffc60_0;
    %assign/vec4 v0x55b96f6ffb80_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b96f6ff080;
T_4 ;
    %wait E_0x55b96f654e60;
    %load/vec4 v0x55b96f6ff6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b96f6ff330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b96f6ff5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55b96f6ff3f0_0;
    %assign/vec4 v0x55b96f6ff330_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b96f6fea00;
T_5 ;
    %wait E_0x55b96f654e60;
    %load/vec4 v0x55b96f6feed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55b96f6fec70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b96f6fed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b96f6fedf0_0;
    %assign/vec4 v0x55b96f6fec70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b96f6c8ae0;
T_6 ;
    %wait E_0x55b96f654e60;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55b96f709f80_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55b96f708110_0, v0x55b96f707010_0, v0x55b96f709b60_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55b96f709850_0, v0x55b96f7099f0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55b96f709780_0, v0x55b96f709920_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55b96f709c20_0, v0x55b96f70a0b0_0, v0x55b96f709de0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55b96f709460_0, v0x55b96f70a220_0, v0x55b96f70a180_0, v0x55b96f708570_0, v0x55b96f707de0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55b96f707730_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b96f6c8ae0;
T_7 ;
    %wait E_0x55b96f656920;
    %load/vec4 v0x55b96f707310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b96f707820_0;
    %load/vec4 v0x55b96f707470_0;
    %add;
    %store/vec4 v0x55b96f709520_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b96f7081d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55b96f707820_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55b96f708110_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55b96f709520_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55b96f708270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55b96f709780_0;
    %store/vec4 v0x55b96f709520_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55b96f707820_0;
    %store/vec4 v0x55b96f709520_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b96f6c8ae0;
T_8 ;
    %wait E_0x55b96f654e60;
    %load/vec4 v0x55b96f709f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f707690_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b96f707730_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55b96f707690_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b96f6c82e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f70a5c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55b96f70a5c0_0;
    %inv;
    %store/vec4 v0x55b96f70a5c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55b96f6c82e0;
T_10 ;
    %fork t_1, S_0x55b96f6c86b0;
    %jmp t_0;
    .scope S_0x55b96f6c86b0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f70ae40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96f70a660_0, 0, 1;
    %wait E_0x55b96f654e60;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96f70ae40_0, 0, 1;
    %wait E_0x55b96f654e60;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55b96f6fc500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b96f70a8e0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55b96f6fc7d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fca70_0, 0, 5;
    %load/vec4 v0x55b96f6fc500_0;
    %store/vec4 v0x55b96f6fcb50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b96f6fc5c0_0, 0, 16;
    %load/vec4 v0x55b96f6fc7d0_0;
    %load/vec4 v0x55b96f6fca70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fcb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fc5c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b96f6fc6a0_0, 0, 32;
    %load/vec4 v0x55b96f6fc6a0_0;
    %store/vec4 v0x55b96f70acb0_0, 0, 32;
    %wait E_0x55b96f654e60;
    %delay 2, 0;
    %load/vec4 v0x55b96f70a9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55b96f70a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55b96f70a8e0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55b96f70a8e0_0, 0, 32;
    %load/vec4 v0x55b96f6fc500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b96f6fc500_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55b96f6fc500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b96f6fcd10_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b96f6fc7d0_0, 0, 6;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x55b96f6fc420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fcc30_0, 0, 5;
    %load/vec4 v0x55b96f6fc500_0;
    %store/vec4 v0x55b96f6fca70_0, 0, 5;
    %load/vec4 v0x55b96f6fc500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b96f6fcb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fc990_0, 0, 5;
    %load/vec4 v0x55b96f6fc7d0_0;
    %load/vec4 v0x55b96f6fca70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fcb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fc990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fcc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fc420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b96f6fc8b0_0, 0, 32;
    %load/vec4 v0x55b96f6fc8b0_0;
    %store/vec4 v0x55b96f70acb0_0, 0, 32;
    %load/vec4 v0x55b96f6fcd10_0;
    %pad/s 64;
    %load/vec4 v0x55b96f6fcd10_0;
    %addi 3703181876, 0, 32;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55b96f6fc320_0, 0, 64;
    %wait E_0x55b96f654e60;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b96f6fc7d0_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55b96f6fc420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fcc30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fca70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fcb50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b96f6fc990_0, 0, 5;
    %load/vec4 v0x55b96f6fc7d0_0;
    %load/vec4 v0x55b96f6fca70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fcb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fc990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fcc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fc420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b96f6fc8b0_0, 0, 32;
    %load/vec4 v0x55b96f6fc8b0_0;
    %store/vec4 v0x55b96f70acb0_0, 0, 32;
    %wait E_0x55b96f654e60;
    %delay 2, 0;
    %load/vec4 v0x55b96f70ad50_0;
    %load/vec4 v0x55b96f6fc320_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55b96f6fc320_0, 0, 32>, v0x55b96f70ad50_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b96f6fc7d0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55b96f6fc420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fcc30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fca70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b96f6fcb50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b96f6fc990_0, 0, 5;
    %load/vec4 v0x55b96f6fc7d0_0;
    %load/vec4 v0x55b96f6fca70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fcb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fc990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fcc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b96f6fc420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b96f6fc8b0_0, 0, 32;
    %load/vec4 v0x55b96f6fc8b0_0;
    %store/vec4 v0x55b96f70acb0_0, 0, 32;
    %wait E_0x55b96f654e60;
    %delay 2, 0;
    %load/vec4 v0x55b96f70ad50_0;
    %load/vec4 v0x55b96f6fc320_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55b96f6fc320_0, 32, 32>, v0x55b96f70ad50_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55b96f6fcd10_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55b96f6fcd10_0, 0, 32;
    %load/vec4 v0x55b96f6fc500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b96f6fc500_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55b96f6c82e0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/mult_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
