<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PX4 Firmware: src/drivers/uavcan/uavcan_drivers/stm32/driver/include/uavcan_stm32/bxcan.hpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PX4 Firmware
   </div>
   <div id="projectbrief">PX4 Autopilot Software http://px4.io</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('df/dfd/bxcan_8hpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">bxcan.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="../../d1/d27/stm32_2driver_2include_2uavcan__stm32_2build__config_8hpp_source.html">uavcan_stm32/build_config.hpp</a>&gt;</code><br />
<code>#include &lt;uavcan/uavcan.hpp&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for bxcan.hpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../d7/d17/bxcan_8hpp__incl.svg" width="399" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../d4/da7/bxcan_8hpp__dep__incl.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</div>
<p><a href="../../df/dfd/bxcan_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html">uavcan_stm32::bxcan::TxMailboxType</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html">uavcan_stm32::bxcan::RxMailboxType</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html">uavcan_stm32::bxcan::FilterRegisterType</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html">uavcan_stm32::bxcan::CanType</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d3/d3c/namespaceuavcan__stm32"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d3c/namespaceuavcan__stm32.html">uavcan_stm32</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/ddb/namespaceuavcan__stm32_1_1bxcan"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html">uavcan_stm32::bxcan</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7e8b4af91a678dc1275fb95df3ceab0a"><td class="memItemLeft" align="right" valign="top">CanType *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7e8b4af91a678dc1275fb95df3ceab0a">uavcan_stm32::bxcan::Can</a> [UAVCAN_STM32_NUM_IFACES]</td></tr>
<tr class="memdesc:a7e8b4af91a678dc1275fb95df3ceab0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CANx register sets.  <a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7e8b4af91a678dc1275fb95df3ceab0a">More...</a><br /></td></tr>
<tr class="separator:a7e8b4af91a678dc1275fb95df3ceab0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f2287a9b1a2d22a05fb7e262516970"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a35f2287a9b1a2d22a05fb7e262516970">uavcan_stm32::bxcan::MCR_INRQ</a> = (1U &lt;&lt; 0)</td></tr>
<tr class="separator:a35f2287a9b1a2d22a05fb7e262516970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f08095b3ac1320cff6d9329246482df"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2f08095b3ac1320cff6d9329246482df">uavcan_stm32::bxcan::MCR_SLEEP</a> = (1U &lt;&lt; 1)</td></tr>
<tr class="separator:a2f08095b3ac1320cff6d9329246482df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85943599e97136a6ec0640c78f33e754"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a85943599e97136a6ec0640c78f33e754">uavcan_stm32::bxcan::MCR_TXFP</a> = (1U &lt;&lt; 2)</td></tr>
<tr class="separator:a85943599e97136a6ec0640c78f33e754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a3f71074833dae7729c10749dd7c89"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a98a3f71074833dae7729c10749dd7c89">uavcan_stm32::bxcan::MCR_RFLM</a> = (1U &lt;&lt; 3)</td></tr>
<tr class="separator:a98a3f71074833dae7729c10749dd7c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb1372455030b25cf8f0d738ae96a2a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdb1372455030b25cf8f0d738ae96a2a">uavcan_stm32::bxcan::MCR_NART</a> = (1U &lt;&lt; 4)</td></tr>
<tr class="separator:afdb1372455030b25cf8f0d738ae96a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5799c6bfc8aae4a2d28fc0688b41e4fc"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5799c6bfc8aae4a2d28fc0688b41e4fc">uavcan_stm32::bxcan::MCR_AWUM</a> = (1U &lt;&lt; 5)</td></tr>
<tr class="separator:a5799c6bfc8aae4a2d28fc0688b41e4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e46bf2af0187b905121fa9c1f2ec1c"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9e46bf2af0187b905121fa9c1f2ec1c">uavcan_stm32::bxcan::MCR_ABOM</a> = (1U &lt;&lt; 6)</td></tr>
<tr class="separator:ab9e46bf2af0187b905121fa9c1f2ec1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46714fcde6da358fbb38d9d939c5c2a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa46714fcde6da358fbb38d9d939c5c2a">uavcan_stm32::bxcan::MCR_TTCM</a> = (1U &lt;&lt; 7)</td></tr>
<tr class="separator:aa46714fcde6da358fbb38d9d939c5c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95892f60b45d5a4db9da574d8f6195b9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a95892f60b45d5a4db9da574d8f6195b9">uavcan_stm32::bxcan::MCR_RESET</a> = (1U &lt;&lt; 15)</td></tr>
<tr class="separator:a95892f60b45d5a4db9da574d8f6195b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e41ce29473af3b4ebb839f16758da7"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75e41ce29473af3b4ebb839f16758da7">uavcan_stm32::bxcan::MCR_DBF</a> = (1U &lt;&lt; 16)</td></tr>
<tr class="separator:a75e41ce29473af3b4ebb839f16758da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85506b8c6467413803d85d03744e445"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae85506b8c6467413803d85d03744e445">uavcan_stm32::bxcan::MSR_INAK</a> = (1U &lt;&lt; 0)</td></tr>
<tr class="separator:ae85506b8c6467413803d85d03744e445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263b48568abbf431b728d9ec410e5756"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a263b48568abbf431b728d9ec410e5756">uavcan_stm32::bxcan::MSR_SLAK</a> = (1U &lt;&lt; 1)</td></tr>
<tr class="separator:a263b48568abbf431b728d9ec410e5756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a46dae79f2d0a792ee10b7125ff943"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0a46dae79f2d0a792ee10b7125ff943">uavcan_stm32::bxcan::MSR_ERRI</a> = (1U &lt;&lt; 2)</td></tr>
<tr class="separator:ac0a46dae79f2d0a792ee10b7125ff943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25300f081c64a05fde80333e6bf1041f"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a25300f081c64a05fde80333e6bf1041f">uavcan_stm32::bxcan::MSR_WKUI</a> = (1U &lt;&lt; 3)</td></tr>
<tr class="separator:a25300f081c64a05fde80333e6bf1041f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e850c077580ed2128de88df590b762"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29e850c077580ed2128de88df590b762">uavcan_stm32::bxcan::MSR_SLAKI</a> = (1U &lt;&lt; 4)</td></tr>
<tr class="separator:a29e850c077580ed2128de88df590b762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645e62819ad005ec8730c40c649b2633"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a645e62819ad005ec8730c40c649b2633">uavcan_stm32::bxcan::MSR_TXM</a> = (1U &lt;&lt; 8)</td></tr>
<tr class="separator:a645e62819ad005ec8730c40c649b2633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b1dd8e450e1d2c15e6e83cf81069ff"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6b1dd8e450e1d2c15e6e83cf81069ff">uavcan_stm32::bxcan::MSR_RXM</a> = (1U &lt;&lt; 9)</td></tr>
<tr class="separator:ad6b1dd8e450e1d2c15e6e83cf81069ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f10d51258997d207123dc389dc73cc"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac7f10d51258997d207123dc389dc73cc">uavcan_stm32::bxcan::MSR_SAMP</a> = (1U &lt;&lt; 10)</td></tr>
<tr class="separator:ac7f10d51258997d207123dc389dc73cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d1c1ee5041e920132b547f25975bf9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92d1c1ee5041e920132b547f25975bf9">uavcan_stm32::bxcan::MSR_RX</a> = (1U &lt;&lt; 11)</td></tr>
<tr class="separator:a92d1c1ee5041e920132b547f25975bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de46d980d6e13c24d6656a0d0bc976f"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4de46d980d6e13c24d6656a0d0bc976f">uavcan_stm32::bxcan::TSR_RQCP0</a> = (1U &lt;&lt; 0)</td></tr>
<tr class="separator:a4de46d980d6e13c24d6656a0d0bc976f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2663a776da4cf7cc9038ee19d48b1f5d"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2663a776da4cf7cc9038ee19d48b1f5d">uavcan_stm32::bxcan::TSR_TXOK0</a> = (1U &lt;&lt; 1)</td></tr>
<tr class="separator:a2663a776da4cf7cc9038ee19d48b1f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a1a59ddafa6a2b771b0ab2a6ad8db4"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a72a1a59ddafa6a2b771b0ab2a6ad8db4">uavcan_stm32::bxcan::TSR_ALST0</a> = (1U &lt;&lt; 2)</td></tr>
<tr class="separator:a72a1a59ddafa6a2b771b0ab2a6ad8db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdaf1a7f53a41d1e6391f5c914d46ab9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdaf1a7f53a41d1e6391f5c914d46ab9">uavcan_stm32::bxcan::TSR_TERR0</a> = (1U &lt;&lt; 3)</td></tr>
<tr class="separator:afdaf1a7f53a41d1e6391f5c914d46ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50aa4089fbe2acce9ce1c57ea73b5f1b"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a50aa4089fbe2acce9ce1c57ea73b5f1b">uavcan_stm32::bxcan::TSR_ABRQ0</a> = (1U &lt;&lt; 7)</td></tr>
<tr class="separator:a50aa4089fbe2acce9ce1c57ea73b5f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f46ed3a1ee9681498b853e88b88dea3"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5f46ed3a1ee9681498b853e88b88dea3">uavcan_stm32::bxcan::TSR_RQCP1</a> = (1U &lt;&lt; 8)</td></tr>
<tr class="separator:a5f46ed3a1ee9681498b853e88b88dea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627a9dc5c68b84ce16a5e21a46abb140"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a627a9dc5c68b84ce16a5e21a46abb140">uavcan_stm32::bxcan::TSR_TXOK1</a> = (1U &lt;&lt; 9)</td></tr>
<tr class="separator:a627a9dc5c68b84ce16a5e21a46abb140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4da2be4b941ac555631050139d01a68"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac4da2be4b941ac555631050139d01a68">uavcan_stm32::bxcan::TSR_ALST1</a> = (1U &lt;&lt; 10)</td></tr>
<tr class="separator:ac4da2be4b941ac555631050139d01a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa28f7bcc8ad390a4de82dd6b40470a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4fa28f7bcc8ad390a4de82dd6b40470a">uavcan_stm32::bxcan::TSR_TERR1</a> = (1U &lt;&lt; 11)</td></tr>
<tr class="separator:a4fa28f7bcc8ad390a4de82dd6b40470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfc2829c4128b5c3b5c2db741a2ec0c"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0dfc2829c4128b5c3b5c2db741a2ec0c">uavcan_stm32::bxcan::TSR_ABRQ1</a> = (1U &lt;&lt; 15)</td></tr>
<tr class="separator:a0dfc2829c4128b5c3b5c2db741a2ec0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b8a9479e64e30b6e945474d57ca0bc"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92b8a9479e64e30b6e945474d57ca0bc">uavcan_stm32::bxcan::TSR_RQCP2</a> = (1U &lt;&lt; 16)</td></tr>
<tr class="separator:a92b8a9479e64e30b6e945474d57ca0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8e4a2a350739de78948ed584ba27a8"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abc8e4a2a350739de78948ed584ba27a8">uavcan_stm32::bxcan::TSR_TXOK2</a> = (1U &lt;&lt; 17)</td></tr>
<tr class="separator:abc8e4a2a350739de78948ed584ba27a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252c3c966d480fe4e36560cd8e3546d3"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a252c3c966d480fe4e36560cd8e3546d3">uavcan_stm32::bxcan::TSR_ALST2</a> = (1U &lt;&lt; 18)</td></tr>
<tr class="separator:a252c3c966d480fe4e36560cd8e3546d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9a9f54f9861c5ffdb7d4b6128ddcad"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aae9a9f54f9861c5ffdb7d4b6128ddcad">uavcan_stm32::bxcan::TSR_TERR2</a> = (1U &lt;&lt; 19)</td></tr>
<tr class="separator:aae9a9f54f9861c5ffdb7d4b6128ddcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e2695061faec906dd0058c1eb20547"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a05e2695061faec906dd0058c1eb20547">uavcan_stm32::bxcan::TSR_ABRQ2</a> = (1U &lt;&lt; 23)</td></tr>
<tr class="separator:a05e2695061faec906dd0058c1eb20547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c338fc555ac016886b50faf761e05a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab1c338fc555ac016886b50faf761e05a">uavcan_stm32::bxcan::TSR_CODE_SHIFT</a> = (24U)</td></tr>
<tr class="separator:ab1c338fc555ac016886b50faf761e05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8fb9527758fd69247a0ab013d2fe991"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa8fb9527758fd69247a0ab013d2fe991">uavcan_stm32::bxcan::TSR_CODE_MASK</a> = (3U &lt;&lt; TSR_CODE_SHIFT)</td></tr>
<tr class="separator:aa8fb9527758fd69247a0ab013d2fe991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f22720d85684fbee3d7cbd9367894c"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9f22720d85684fbee3d7cbd9367894c">uavcan_stm32::bxcan::TSR_TME0</a> = (1U &lt;&lt; 26)</td></tr>
<tr class="separator:ac9f22720d85684fbee3d7cbd9367894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cadbb33b20b8dc97fefc46412fe2e18"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4cadbb33b20b8dc97fefc46412fe2e18">uavcan_stm32::bxcan::TSR_TME1</a> = (1U &lt;&lt; 27)</td></tr>
<tr class="separator:a4cadbb33b20b8dc97fefc46412fe2e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103810473a43a46b120f571cc6a24393"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a103810473a43a46b120f571cc6a24393">uavcan_stm32::bxcan::TSR_TME2</a> = (1U &lt;&lt; 28)</td></tr>
<tr class="separator:a103810473a43a46b120f571cc6a24393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe40afc3e28972c622e01c41b6fe70ca"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abe40afc3e28972c622e01c41b6fe70ca">uavcan_stm32::bxcan::TSR_LOW0</a> = (1U &lt;&lt; 29)</td></tr>
<tr class="separator:abe40afc3e28972c622e01c41b6fe70ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ef08ff31205e21e8a86ee51f721324"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29ef08ff31205e21e8a86ee51f721324">uavcan_stm32::bxcan::TSR_LOW1</a> = (1U &lt;&lt; 30)</td></tr>
<tr class="separator:a29ef08ff31205e21e8a86ee51f721324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75c2e2f1c98217b7d1140401286b67d"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa75c2e2f1c98217b7d1140401286b67d">uavcan_stm32::bxcan::TSR_LOW2</a> = (1U &lt;&lt; 31)</td></tr>
<tr class="separator:aa75c2e2f1c98217b7d1140401286b67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318210c74607f9ed9450396f87a39751"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a318210c74607f9ed9450396f87a39751">uavcan_stm32::bxcan::RFR_FMP_SHIFT</a> = (0U)</td></tr>
<tr class="separator:a318210c74607f9ed9450396f87a39751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e976d7c354d449fa9a60f370e01e7f"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04e976d7c354d449fa9a60f370e01e7f">uavcan_stm32::bxcan::RFR_FMP_MASK</a> = (3U &lt;&lt; RFR_FMP_SHIFT)</td></tr>
<tr class="separator:a04e976d7c354d449fa9a60f370e01e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332aaab8391326a0722ff34328327434"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a332aaab8391326a0722ff34328327434">uavcan_stm32::bxcan::RFR_FULL</a> = (1U &lt;&lt; 3)</td></tr>
<tr class="separator:a332aaab8391326a0722ff34328327434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280e61057c7276e48f91f463943684ca"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a280e61057c7276e48f91f463943684ca">uavcan_stm32::bxcan::RFR_FOVR</a> = (1U &lt;&lt; 4)</td></tr>
<tr class="separator:a280e61057c7276e48f91f463943684ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024f95c04d6ddd8de0e7df54292ddfeb"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a024f95c04d6ddd8de0e7df54292ddfeb">uavcan_stm32::bxcan::RFR_RFOM</a> = (1U &lt;&lt; 5)</td></tr>
<tr class="separator:a024f95c04d6ddd8de0e7df54292ddfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a9740fe4905be348104bb887624ed0"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75a9740fe4905be348104bb887624ed0">uavcan_stm32::bxcan::IER_TMEIE</a> = (1U &lt;&lt; 0)</td></tr>
<tr class="separator:a75a9740fe4905be348104bb887624ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb11fca25dcc7f332fd1719506c0d47a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adb11fca25dcc7f332fd1719506c0d47a">uavcan_stm32::bxcan::IER_FMPIE0</a> = (1U &lt;&lt; 1)</td></tr>
<tr class="separator:adb11fca25dcc7f332fd1719506c0d47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fd6f34ade133fb01802ac9753fb684"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae3fd6f34ade133fb01802ac9753fb684">uavcan_stm32::bxcan::IER_FFIE0</a> = (1U &lt;&lt; 2)</td></tr>
<tr class="separator:ae3fd6f34ade133fb01802ac9753fb684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087a20d1b5ca7cb61ebf5d07c73eec54"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a087a20d1b5ca7cb61ebf5d07c73eec54">uavcan_stm32::bxcan::IER_FOVIE0</a> = (1U &lt;&lt; 3)</td></tr>
<tr class="separator:a087a20d1b5ca7cb61ebf5d07c73eec54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2577dc1c4e5b914146af2e0d0f21334a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2577dc1c4e5b914146af2e0d0f21334a">uavcan_stm32::bxcan::IER_FMPIE1</a> = (1U &lt;&lt; 4)</td></tr>
<tr class="separator:a2577dc1c4e5b914146af2e0d0f21334a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea8db1b53af3fe967515b902f58ceaf"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ea8db1b53af3fe967515b902f58ceaf">uavcan_stm32::bxcan::IER_FFIE1</a> = (1U &lt;&lt; 5)</td></tr>
<tr class="separator:a6ea8db1b53af3fe967515b902f58ceaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa175af295fae2f01c2c645e0f96baff1"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa175af295fae2f01c2c645e0f96baff1">uavcan_stm32::bxcan::IER_FOVIE1</a> = (1U &lt;&lt; 6)</td></tr>
<tr class="separator:aa175af295fae2f01c2c645e0f96baff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea3c397e6395a6bd57db2454f89c003"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abea3c397e6395a6bd57db2454f89c003">uavcan_stm32::bxcan::IER_EWGIE</a> = (1U &lt;&lt; 8)</td></tr>
<tr class="separator:abea3c397e6395a6bd57db2454f89c003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8271b531d2999be4b0fd4f9c937cb8"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f8271b531d2999be4b0fd4f9c937cb8">uavcan_stm32::bxcan::IER_EPVIE</a> = (1U &lt;&lt; 9)</td></tr>
<tr class="separator:a0f8271b531d2999be4b0fd4f9c937cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34581410ed0552778ced0abe4141be6b"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a34581410ed0552778ced0abe4141be6b">uavcan_stm32::bxcan::IER_BOFIE</a> = (1U &lt;&lt; 10)</td></tr>
<tr class="separator:a34581410ed0552778ced0abe4141be6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3df2f012e1de3e0a011dbd5bb36cbe4"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3df2f012e1de3e0a011dbd5bb36cbe4">uavcan_stm32::bxcan::IER_LECIE</a> = (1U &lt;&lt; 11)</td></tr>
<tr class="separator:ab3df2f012e1de3e0a011dbd5bb36cbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27850e0c69ce2ac88a733f617afc69db"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a27850e0c69ce2ac88a733f617afc69db">uavcan_stm32::bxcan::IER_ERRIE</a> = (1U &lt;&lt; 15)</td></tr>
<tr class="separator:a27850e0c69ce2ac88a733f617afc69db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0516c8461256cdebb796a2149334d43d"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0516c8461256cdebb796a2149334d43d">uavcan_stm32::bxcan::IER_WKUIE</a> = (1U &lt;&lt; 16)</td></tr>
<tr class="separator:a0516c8461256cdebb796a2149334d43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac34e4581edafd8438ac5646c843a530"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aac34e4581edafd8438ac5646c843a530">uavcan_stm32::bxcan::IER_SLKIE</a> = (1U &lt;&lt; 17)</td></tr>
<tr class="separator:aac34e4581edafd8438ac5646c843a530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6e4b8810cee78704ac56c4ad22a3d7"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6e6e4b8810cee78704ac56c4ad22a3d7">uavcan_stm32::bxcan::ESR_EWGF</a> = (1U &lt;&lt; 0)</td></tr>
<tr class="separator:a6e6e4b8810cee78704ac56c4ad22a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7daa08f8b81f7e6f2c579c3c3dfdae0f"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7daa08f8b81f7e6f2c579c3c3dfdae0f">uavcan_stm32::bxcan::ESR_EPVF</a> = (1U &lt;&lt; 1)</td></tr>
<tr class="separator:a7daa08f8b81f7e6f2c579c3c3dfdae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aeec5f130d24a30aa70b5e3f6a49fca"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3aeec5f130d24a30aa70b5e3f6a49fca">uavcan_stm32::bxcan::ESR_BOFF</a> = (1U &lt;&lt; 2)</td></tr>
<tr class="separator:a3aeec5f130d24a30aa70b5e3f6a49fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabba7b39bed5476f4234ed58f6815a15"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">uavcan_stm32::bxcan::ESR_LEC_SHIFT</a> = (4U)</td></tr>
<tr class="separator:aabba7b39bed5476f4234ed58f6815a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009dfb61c301cbb3a9982de8d7f594c5"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a009dfb61c301cbb3a9982de8d7f594c5">uavcan_stm32::bxcan::ESR_LEC_MASK</a> = (7U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:a009dfb61c301cbb3a9982de8d7f594c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6df4ddbc975330f1830fde147e8b38"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aed6df4ddbc975330f1830fde147e8b38">uavcan_stm32::bxcan::ESR_NOERROR</a> = (0U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:aed6df4ddbc975330f1830fde147e8b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0547cfdacd44bd2b51a5dadcd62b2dbb"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0547cfdacd44bd2b51a5dadcd62b2dbb">uavcan_stm32::bxcan::ESR_STUFFERROR</a> = (1U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:a0547cfdacd44bd2b51a5dadcd62b2dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c05a312783224f1286be6789b381997"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2c05a312783224f1286be6789b381997">uavcan_stm32::bxcan::ESR_FORMERROR</a> = (2U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:a2c05a312783224f1286be6789b381997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d27ccf10c2dc2ef6a4702748de5e03"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a38d27ccf10c2dc2ef6a4702748de5e03">uavcan_stm32::bxcan::ESR_ACKERROR</a> = (3U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:a38d27ccf10c2dc2ef6a4702748de5e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4760cf72690b9773ffac8d7eacb214"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4a4760cf72690b9773ffac8d7eacb214">uavcan_stm32::bxcan::ESR_BRECERROR</a> = (4U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:a4a4760cf72690b9773ffac8d7eacb214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098d77b21997289e061bbc3133e5e4a8"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a098d77b21997289e061bbc3133e5e4a8">uavcan_stm32::bxcan::ESR_BDOMERROR</a> = (5U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:a098d77b21997289e061bbc3133e5e4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abde4b5fe70f10b0b8e7bf0619f0670"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4abde4b5fe70f10b0b8e7bf0619f0670">uavcan_stm32::bxcan::ESR_CRCERRPR</a> = (6U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:a4abde4b5fe70f10b0b8e7bf0619f0670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76663fda2e8ea7060bdb7ab508dd6d5"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa76663fda2e8ea7060bdb7ab508dd6d5">uavcan_stm32::bxcan::ESR_SWERROR</a> = (7U &lt;&lt; ESR_LEC_SHIFT)</td></tr>
<tr class="separator:aa76663fda2e8ea7060bdb7ab508dd6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348c20ddfd653b504f2f24f667642001"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a348c20ddfd653b504f2f24f667642001">uavcan_stm32::bxcan::ESR_TEC_SHIFT</a> = (16U)</td></tr>
<tr class="separator:a348c20ddfd653b504f2f24f667642001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b7b2ec74751126ad415451d873840e"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af2b7b2ec74751126ad415451d873840e">uavcan_stm32::bxcan::ESR_TEC_MASK</a> = (0xFFU &lt;&lt; ESR_TEC_SHIFT)</td></tr>
<tr class="separator:af2b7b2ec74751126ad415451d873840e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4ff9d572c2442384446592f1f21c30"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aee4ff9d572c2442384446592f1f21c30">uavcan_stm32::bxcan::ESR_REC_SHIFT</a> = (24U)</td></tr>
<tr class="separator:aee4ff9d572c2442384446592f1f21c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1711ec327cb7a31b2e12ab0f1433fef2"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1711ec327cb7a31b2e12ab0f1433fef2">uavcan_stm32::bxcan::ESR_REC_MASK</a> = (0xFFU &lt;&lt; ESR_REC_SHIFT)</td></tr>
<tr class="separator:a1711ec327cb7a31b2e12ab0f1433fef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7e22d2ac921316936440b4dbc6800e"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d7e22d2ac921316936440b4dbc6800e">uavcan_stm32::bxcan::BTR_BRP_SHIFT</a> = (0U)</td></tr>
<tr class="separator:a6d7e22d2ac921316936440b4dbc6800e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78eeb2cf50970080a9dc57b11bb9629a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a78eeb2cf50970080a9dc57b11bb9629a">uavcan_stm32::bxcan::BTR_BRP_MASK</a> = (0x03FFU &lt;&lt; BTR_BRP_SHIFT)</td></tr>
<tr class="separator:a78eeb2cf50970080a9dc57b11bb9629a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b361bbe85d0a6d5f02fe1f16cb19ac"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a67b361bbe85d0a6d5f02fe1f16cb19ac">uavcan_stm32::bxcan::BTR_TS1_SHIFT</a> = (16U)</td></tr>
<tr class="separator:a67b361bbe85d0a6d5f02fe1f16cb19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475ba5e1eb4cb6b6a360c6edcd9bc0c8"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a475ba5e1eb4cb6b6a360c6edcd9bc0c8">uavcan_stm32::bxcan::BTR_TS1_MASK</a> = (0x0FU &lt;&lt; BTR_TS1_SHIFT)</td></tr>
<tr class="separator:a475ba5e1eb4cb6b6a360c6edcd9bc0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affadecc9695493811e9220aa45061f92"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#affadecc9695493811e9220aa45061f92">uavcan_stm32::bxcan::BTR_TS2_SHIFT</a> = (20U)</td></tr>
<tr class="separator:affadecc9695493811e9220aa45061f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e22ac18e60ecea0adada2ecf7c796c"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6e22ac18e60ecea0adada2ecf7c796c">uavcan_stm32::bxcan::BTR_TS2_MASK</a> = (7U &lt;&lt; BTR_TS2_SHIFT)</td></tr>
<tr class="separator:ad6e22ac18e60ecea0adada2ecf7c796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a538bd4407cf0d86f4edccc425fdfa9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6a538bd4407cf0d86f4edccc425fdfa9">uavcan_stm32::bxcan::BTR_SJW_SHIFT</a> = (24U)</td></tr>
<tr class="separator:a6a538bd4407cf0d86f4edccc425fdfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34a7ec2225f6e8784b4d830d927bf8c"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab34a7ec2225f6e8784b4d830d927bf8c">uavcan_stm32::bxcan::BTR_SJW_MASK</a> = (3U &lt;&lt; BTR_SJW_SHIFT)</td></tr>
<tr class="separator:ab34a7ec2225f6e8784b4d830d927bf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65fd832c6cb21156fdfd3281ad0ff61"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa65fd832c6cb21156fdfd3281ad0ff61">uavcan_stm32::bxcan::BTR_LBKM</a> = (1U &lt;&lt; 30)</td></tr>
<tr class="separator:aa65fd832c6cb21156fdfd3281ad0ff61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75d1db6ec0ec6bae92b40352283dd41"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad75d1db6ec0ec6bae92b40352283dd41">uavcan_stm32::bxcan::BTR_SILM</a> = (1U &lt;&lt; 31)</td></tr>
<tr class="separator:ad75d1db6ec0ec6bae92b40352283dd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada72e574fa457b87c8d0575ef2a0f2c6"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada72e574fa457b87c8d0575ef2a0f2c6">uavcan_stm32::bxcan::BTR_BRP_MAX</a> = (1024U)</td></tr>
<tr class="separator:ada72e574fa457b87c8d0575ef2a0f2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c3333abcdb9d3dcfbe47ad73d3e168"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3c3333abcdb9d3dcfbe47ad73d3e168">uavcan_stm32::bxcan::BTR_TSEG1_MAX</a> = (16U)</td></tr>
<tr class="separator:ab3c3333abcdb9d3dcfbe47ad73d3e168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788d87f72c0ef9f7dfe0db399d3da1fe"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a788d87f72c0ef9f7dfe0db399d3da1fe">uavcan_stm32::bxcan::BTR_TSEG2_MAX</a> = (8U)</td></tr>
<tr class="separator:a788d87f72c0ef9f7dfe0db399d3da1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c121e0ba43551c2c6e3db117e4d71b"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a11c121e0ba43551c2c6e3db117e4d71b">uavcan_stm32::bxcan::TIR_TXRQ</a> = (1U &lt;&lt; 0)</td></tr>
<tr class="separator:a11c121e0ba43551c2c6e3db117e4d71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6472e20a4c8099529183c35042de7ac7"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6472e20a4c8099529183c35042de7ac7">uavcan_stm32::bxcan::TIR_RTR</a> = (1U &lt;&lt; 1)</td></tr>
<tr class="separator:a6472e20a4c8099529183c35042de7ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c2fa3c7c57f20dbd5e8072af3830e5"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9c2fa3c7c57f20dbd5e8072af3830e5">uavcan_stm32::bxcan::TIR_IDE</a> = (1U &lt;&lt; 2)</td></tr>
<tr class="separator:ac9c2fa3c7c57f20dbd5e8072af3830e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe1bf49bfb1915568ece7620df93bcc"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1fe1bf49bfb1915568ece7620df93bcc">uavcan_stm32::bxcan::TIR_EXID_SHIFT</a> = (3U)</td></tr>
<tr class="separator:a1fe1bf49bfb1915568ece7620df93bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3859d7188281f7a76f70f464571b4a94"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3859d7188281f7a76f70f464571b4a94">uavcan_stm32::bxcan::TIR_EXID_MASK</a> = (0x1FFFFFFFU &lt;&lt; TIR_EXID_SHIFT)</td></tr>
<tr class="separator:a3859d7188281f7a76f70f464571b4a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3e62639961050cef9eb5b162888b1b"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e3e62639961050cef9eb5b162888b1b">uavcan_stm32::bxcan::TIR_STID_SHIFT</a> = (21U)</td></tr>
<tr class="separator:a2e3e62639961050cef9eb5b162888b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2cc887acc081e5580c90d2d3b14c40"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e2cc887acc081e5580c90d2d3b14c40">uavcan_stm32::bxcan::TIR_STID_MASK</a> = (0x07FFU &lt;&lt; TIR_STID_SHIFT)</td></tr>
<tr class="separator:a2e2cc887acc081e5580c90d2d3b14c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9face1ca77d1b8e1641ee39ee0883f98"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9face1ca77d1b8e1641ee39ee0883f98">uavcan_stm32::bxcan::TDTR_DLC_SHIFT</a> = (0U)</td></tr>
<tr class="separator:a9face1ca77d1b8e1641ee39ee0883f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3da60c3ea59191cfc9edfc18e1a9a6"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1d3da60c3ea59191cfc9edfc18e1a9a6">uavcan_stm32::bxcan::TDTR_DLC_MASK</a> = (0x0FU &lt;&lt; TDTR_DLC_SHIFT)</td></tr>
<tr class="separator:a1d3da60c3ea59191cfc9edfc18e1a9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a24eb39b7d9a8caebba107b2ee6eab"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af5a24eb39b7d9a8caebba107b2ee6eab">uavcan_stm32::bxcan::TDTR_TGT</a> = (1U &lt;&lt; 8)</td></tr>
<tr class="separator:af5a24eb39b7d9a8caebba107b2ee6eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b7ebfd88001d76b1b2c55818ec11ed"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a31b7ebfd88001d76b1b2c55818ec11ed">uavcan_stm32::bxcan::TDTR_TIME_SHIFT</a> = (16U)</td></tr>
<tr class="separator:a31b7ebfd88001d76b1b2c55818ec11ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f95388f08b5bb3b9512b5bcfbd3bd2d"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f95388f08b5bb3b9512b5bcfbd3bd2d">uavcan_stm32::bxcan::TDTR_TIME_MASK</a> = (0xFFFFU &lt;&lt; TDTR_TIME_SHIFT)</td></tr>
<tr class="separator:a0f95388f08b5bb3b9512b5bcfbd3bd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ecc3a51542be226d1277532541de7dc"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ecc3a51542be226d1277532541de7dc">uavcan_stm32::bxcan::TDLR_DATA0_SHIFT</a> = (0U)</td></tr>
<tr class="separator:a6ecc3a51542be226d1277532541de7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0f349866fefb22a3a9853e18561c75"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7b0f349866fefb22a3a9853e18561c75">uavcan_stm32::bxcan::TDLR_DATA0_MASK</a> = (0xFFU &lt;&lt; TDLR_DATA0_SHIFT)</td></tr>
<tr class="separator:a7b0f349866fefb22a3a9853e18561c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242479823b1482ae8106d0b8c0a475c3"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a242479823b1482ae8106d0b8c0a475c3">uavcan_stm32::bxcan::TDLR_DATA1_SHIFT</a> = (8U)</td></tr>
<tr class="separator:a242479823b1482ae8106d0b8c0a475c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43683e7d7c99ebaa23f6c3481f5bdfc9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a43683e7d7c99ebaa23f6c3481f5bdfc9">uavcan_stm32::bxcan::TDLR_DATA1_MASK</a> = (0xFFU &lt;&lt; TDLR_DATA1_SHIFT)</td></tr>
<tr class="separator:a43683e7d7c99ebaa23f6c3481f5bdfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82226bd5ef19f0697cee71ddea331e29"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a82226bd5ef19f0697cee71ddea331e29">uavcan_stm32::bxcan::TDLR_DATA2_SHIFT</a> = (16U)</td></tr>
<tr class="separator:a82226bd5ef19f0697cee71ddea331e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0281fc2a97b0f3b4dc48af2f65dcf85"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0281fc2a97b0f3b4dc48af2f65dcf85">uavcan_stm32::bxcan::TDLR_DATA2_MASK</a> = (0xFFU &lt;&lt; TDLR_DATA2_SHIFT)</td></tr>
<tr class="separator:ac0281fc2a97b0f3b4dc48af2f65dcf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0995c312bd7049b924a6a52e0c9574"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7d0995c312bd7049b924a6a52e0c9574">uavcan_stm32::bxcan::TDLR_DATA3_SHIFT</a> = (24U)</td></tr>
<tr class="separator:a7d0995c312bd7049b924a6a52e0c9574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9281b0093d507cf9b5ecd8aeda13ae"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3d9281b0093d507cf9b5ecd8aeda13ae">uavcan_stm32::bxcan::TDLR_DATA3_MASK</a> = (0xFFU &lt;&lt; TDLR_DATA3_SHIFT)</td></tr>
<tr class="separator:a3d9281b0093d507cf9b5ecd8aeda13ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be6e288b09d9456256944baa83af535"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0be6e288b09d9456256944baa83af535">uavcan_stm32::bxcan::TDHR_DATA4_SHIFT</a> = (0U)</td></tr>
<tr class="separator:a0be6e288b09d9456256944baa83af535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbb911ffdfc6c75cb637e1903672bd7"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8bbb911ffdfc6c75cb637e1903672bd7">uavcan_stm32::bxcan::TDHR_DATA4_MASK</a> = (0xFFU &lt;&lt; TDHR_DATA4_SHIFT)</td></tr>
<tr class="separator:a8bbb911ffdfc6c75cb637e1903672bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9de6939670289fe290b111ae75c1e8"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aeb9de6939670289fe290b111ae75c1e8">uavcan_stm32::bxcan::TDHR_DATA5_SHIFT</a> = (8U)</td></tr>
<tr class="separator:aeb9de6939670289fe290b111ae75c1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b14aaffd70b68274633e85f09cedd76"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9b14aaffd70b68274633e85f09cedd76">uavcan_stm32::bxcan::TDHR_DATA5_MASK</a> = (0xFFU &lt;&lt; TDHR_DATA5_SHIFT)</td></tr>
<tr class="separator:a9b14aaffd70b68274633e85f09cedd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d75922c3367b11ae92200b9e7663f9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9d75922c3367b11ae92200b9e7663f9">uavcan_stm32::bxcan::TDHR_DATA6_SHIFT</a> = (16U)</td></tr>
<tr class="separator:ab9d75922c3367b11ae92200b9e7663f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4f26679f044a88b56b50b7b6131e38"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3f4f26679f044a88b56b50b7b6131e38">uavcan_stm32::bxcan::TDHR_DATA6_MASK</a> = (0xFFU &lt;&lt; TDHR_DATA6_SHIFT)</td></tr>
<tr class="separator:a3f4f26679f044a88b56b50b7b6131e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1edeeca26da0798ae0b322ade5bc8f1c"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1edeeca26da0798ae0b322ade5bc8f1c">uavcan_stm32::bxcan::TDHR_DATA7_SHIFT</a> = (24U)</td></tr>
<tr class="separator:a1edeeca26da0798ae0b322ade5bc8f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c27d68e97aa998041dc82ffeba80c11"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1c27d68e97aa998041dc82ffeba80c11">uavcan_stm32::bxcan::TDHR_DATA7_MASK</a> = (0xFFU &lt;&lt; TDHR_DATA7_SHIFT)</td></tr>
<tr class="separator:a1c27d68e97aa998041dc82ffeba80c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564c3e510692f1125a874cf5848c7cbb"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a564c3e510692f1125a874cf5848c7cbb">uavcan_stm32::bxcan::RIR_RTR</a> = (1U &lt;&lt; 1)</td></tr>
<tr class="separator:a564c3e510692f1125a874cf5848c7cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4f957a8cd813fb2bb9d1f4836359ab"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada4f957a8cd813fb2bb9d1f4836359ab">uavcan_stm32::bxcan::RIR_IDE</a> = (1U &lt;&lt; 2)</td></tr>
<tr class="separator:ada4f957a8cd813fb2bb9d1f4836359ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe3315ac8d68aa622d01c256e3a2674"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adbe3315ac8d68aa622d01c256e3a2674">uavcan_stm32::bxcan::RIR_EXID_SHIFT</a> = (3U)</td></tr>
<tr class="separator:adbe3315ac8d68aa622d01c256e3a2674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefd137acfb665cdfc4bf2f00a09fa73"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aaefd137acfb665cdfc4bf2f00a09fa73">uavcan_stm32::bxcan::RIR_EXID_MASK</a> = (0x1FFFFFFFU &lt;&lt; RIR_EXID_SHIFT)</td></tr>
<tr class="separator:aaefd137acfb665cdfc4bf2f00a09fa73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c88ef89ce009ea4913bb3755dc99f05"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7c88ef89ce009ea4913bb3755dc99f05">uavcan_stm32::bxcan::RIR_STID_SHIFT</a> = (21U)</td></tr>
<tr class="separator:a7c88ef89ce009ea4913bb3755dc99f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04351cb0655fa7c0e7283f7787ec950e"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04351cb0655fa7c0e7283f7787ec950e">uavcan_stm32::bxcan::RIR_STID_MASK</a> = (0x07FFU &lt;&lt; RIR_STID_SHIFT)</td></tr>
<tr class="separator:a04351cb0655fa7c0e7283f7787ec950e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603582800ba95aafdc2afbf8576cb972"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a603582800ba95aafdc2afbf8576cb972">uavcan_stm32::bxcan::RDTR_DLC_SHIFT</a> = (0U)</td></tr>
<tr class="separator:a603582800ba95aafdc2afbf8576cb972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5956cd8342786acfd848d7e9314eb53e"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5956cd8342786acfd848d7e9314eb53e">uavcan_stm32::bxcan::RDTR_DLC_MASK</a> = (0x0FU &lt;&lt; RDTR_DLC_SHIFT)</td></tr>
<tr class="separator:a5956cd8342786acfd848d7e9314eb53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57b030f4aaa401b491c329f6f80ac7c"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac57b030f4aaa401b491c329f6f80ac7c">uavcan_stm32::bxcan::RDTR_FM_SHIFT</a> = (8U)</td></tr>
<tr class="separator:ac57b030f4aaa401b491c329f6f80ac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e80cf847b3ebfc162e60595ba5afca9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5e80cf847b3ebfc162e60595ba5afca9">uavcan_stm32::bxcan::RDTR_FM_MASK</a> = (0xFFU &lt;&lt; RDTR_FM_SHIFT)</td></tr>
<tr class="separator:a5e80cf847b3ebfc162e60595ba5afca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae246bf00b7789473a8ced199a7d113d6"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae246bf00b7789473a8ced199a7d113d6">uavcan_stm32::bxcan::RDTR_TIME_SHIFT</a> = (16U)</td></tr>
<tr class="separator:ae246bf00b7789473a8ced199a7d113d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15ed1b41dd5bada6e2a06cd7f79a727"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa15ed1b41dd5bada6e2a06cd7f79a727">uavcan_stm32::bxcan::RDTR_TIME_MASK</a> = (0xFFFFU &lt;&lt; RDTR_TIME_SHIFT)</td></tr>
<tr class="separator:aa15ed1b41dd5bada6e2a06cd7f79a727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2aafd4999537e724ea60cdc9888e49e"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad2aafd4999537e724ea60cdc9888e49e">uavcan_stm32::bxcan::RDLR_DATA0_SHIFT</a> = (0U)</td></tr>
<tr class="separator:ad2aafd4999537e724ea60cdc9888e49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64285e66ed7ca9bc99c9b7cecfa569f8"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a64285e66ed7ca9bc99c9b7cecfa569f8">uavcan_stm32::bxcan::RDLR_DATA0_MASK</a> = (0xFFU &lt;&lt; RDLR_DATA0_SHIFT)</td></tr>
<tr class="separator:a64285e66ed7ca9bc99c9b7cecfa569f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d148383c678956b9b3d6580e45600f5"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0d148383c678956b9b3d6580e45600f5">uavcan_stm32::bxcan::RDLR_DATA1_SHIFT</a> = (8U)</td></tr>
<tr class="separator:a0d148383c678956b9b3d6580e45600f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d37521aa964c229e203c86cc76dcee6"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d37521aa964c229e203c86cc76dcee6">uavcan_stm32::bxcan::RDLR_DATA1_MASK</a> = (0xFFU &lt;&lt; RDLR_DATA1_SHIFT)</td></tr>
<tr class="separator:a6d37521aa964c229e203c86cc76dcee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d230273cc88545110fa3b67fc4a74ab"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8d230273cc88545110fa3b67fc4a74ab">uavcan_stm32::bxcan::RDLR_DATA2_SHIFT</a> = (16U)</td></tr>
<tr class="separator:a8d230273cc88545110fa3b67fc4a74ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff206a4e8da9b8792565e0698366903"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#acff206a4e8da9b8792565e0698366903">uavcan_stm32::bxcan::RDLR_DATA2_MASK</a> = (0xFFU &lt;&lt; RDLR_DATA2_SHIFT)</td></tr>
<tr class="separator:acff206a4e8da9b8792565e0698366903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28806927fad9bdf65608878b3cddc2c9"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a28806927fad9bdf65608878b3cddc2c9">uavcan_stm32::bxcan::RDLR_DATA3_SHIFT</a> = (24U)</td></tr>
<tr class="separator:a28806927fad9bdf65608878b3cddc2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a41976d78b1b6dd8473df499ad5f3d"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9a41976d78b1b6dd8473df499ad5f3d">uavcan_stm32::bxcan::RDLR_DATA3_MASK</a> = (0xFFU &lt;&lt; RDLR_DATA3_SHIFT)</td></tr>
<tr class="separator:ab9a41976d78b1b6dd8473df499ad5f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9db90e7b5e9c6c098117661554a35fc"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9db90e7b5e9c6c098117661554a35fc">uavcan_stm32::bxcan::RDHR_DATA4_SHIFT</a> = (0U)</td></tr>
<tr class="separator:ab9db90e7b5e9c6c098117661554a35fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715a85a3b43d2b07011f3fcf67f72308"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a715a85a3b43d2b07011f3fcf67f72308">uavcan_stm32::bxcan::RDHR_DATA4_MASK</a> = (0xFFU &lt;&lt; RDHR_DATA4_SHIFT)</td></tr>
<tr class="separator:a715a85a3b43d2b07011f3fcf67f72308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b424a2afaf2e8d4d81fa627d85b2341"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1b424a2afaf2e8d4d81fa627d85b2341">uavcan_stm32::bxcan::RDHR_DATA5_SHIFT</a> = (8U)</td></tr>
<tr class="separator:a1b424a2afaf2e8d4d81fa627d85b2341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3e0fbf35634d58347e4ad750cada4b"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afa3e0fbf35634d58347e4ad750cada4b">uavcan_stm32::bxcan::RDHR_DATA5_MASK</a> = (0xFFU &lt;&lt; RDHR_DATA5_SHIFT)</td></tr>
<tr class="separator:afa3e0fbf35634d58347e4ad750cada4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093067e6320ad28c749c77ca3a536657"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a093067e6320ad28c749c77ca3a536657">uavcan_stm32::bxcan::RDHR_DATA6_SHIFT</a> = (16U)</td></tr>
<tr class="separator:a093067e6320ad28c749c77ca3a536657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7560ce5db56cd4f29c1ae9590333ce"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2d7560ce5db56cd4f29c1ae9590333ce">uavcan_stm32::bxcan::RDHR_DATA6_MASK</a> = (0xFFU &lt;&lt; RDHR_DATA6_SHIFT)</td></tr>
<tr class="separator:a2d7560ce5db56cd4f29c1ae9590333ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0024164721a00bc302a33f7dd7cdf3f8"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0024164721a00bc302a33f7dd7cdf3f8">uavcan_stm32::bxcan::RDHR_DATA7_SHIFT</a> = (24U)</td></tr>
<tr class="separator:a0024164721a00bc302a33f7dd7cdf3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e3f2a58d601d520a4f8266801dd21a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a30e3f2a58d601d520a4f8266801dd21a">uavcan_stm32::bxcan::RDHR_DATA7_MASK</a> = (0xFFU &lt;&lt; RDHR_DATA7_SHIFT)</td></tr>
<tr class="separator:a30e3f2a58d601d520a4f8266801dd21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823ee096cd5e9b53684f3dbad56e993e"><td class="memItemLeft" align="right" valign="top">constexpr unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a823ee096cd5e9b53684f3dbad56e993e">uavcan_stm32::bxcan::FMR_FINIT</a> = (1U &lt;&lt; 0)</td></tr>
<tr class="separator:a823ee096cd5e9b53684f3dbad56e993e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_c718a368270b13c54d94892d20736f45.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_dd8c8b0f61e5745803b89407d5c45b0d.html">uavcan</a></li><li class="navelem"><a class="el" href="../../dir_064cde6f77f3ccd98c0696ae7527fbb2.html">uavcan_drivers</a></li><li class="navelem"><a class="el" href="../../dir_eada6853bbe224f678dc96fb466e3044.html">stm32</a></li><li class="navelem"><a class="el" href="../../dir_7905e7da6e16aee0a58471cf4b00f2dd.html">driver</a></li><li class="navelem"><a class="el" href="../../dir_cb53573a6979dad4eeddaa17e826daea.html">include</a></li><li class="navelem"><a class="el" href="../../dir_fde31bb7eebd409fdd1837396d5e1e2d.html">uavcan_stm32</a></li><li class="navelem"><a class="el" href="../../df/dfd/bxcan_8hpp.html">bxcan.hpp</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
