{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 00:25:40 2023 " "Info: Processing started: Mon Nov 06 00:25:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Test -c SPI_Test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Test -c SPI_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_routine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_routine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Routine-Behavioral " "Info: Found design unit 1: SPI_Routine-Behavioral" {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Routine " "Info: Found entity 1: SPI_Routine" {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_design.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_Design " "Info: Found entity 1: Block_Design" {  } { { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ramlpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramlpm-SYN " "Info: Found design unit 1: ramlpm-SYN" {  } { { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Info: Found entity 1: ramlpm" {  } { { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_controller-Behavioral " "Info: Found design unit 1: memory_controller-Behavioral" {  } { { "memory_controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/memory_controller.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Info: Found entity 1: memory_controller" {  } { { "memory_controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/memory_controller.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debugger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugger-Behavioral " "Info: Found design unit 1: debugger-Behavioral" {  } { { "debugger.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/debugger.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debugger " "Info: Found entity 1: debugger" {  } { { "debugger.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/debugger.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avionics.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file avionics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Avionics-Behavioral " "Info: Found design unit 1: Avionics-Behavioral" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Avionics " "Info: Found entity 1: Avionics" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Controller-Behavioral " "Info: Found design unit 1: SPI_Controller-Behavioral" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Controller " "Info: Found entity 1: SPI_Controller" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_Design " "Info: Elaborating entity \"Block_Design\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Routine SPI_Routine:inst " "Info: Elaborating entity \"SPI_Routine\" for hierarchy \"SPI_Routine:inst\"" {  } { { "Block_Design.bdf" "inst" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 184 384 640 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds SPI_Routine.vhd(38) " "Warning (10541): VHDL Signal Declaration warning at SPI_Routine.vhd(38): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_divider SPI_Routine.vhd(65) " "Warning (10540): VHDL Signal Declaration warning at SPI_Routine.vhd(65): used explicit default value for signal \"clk_divider\" because signal was never assigned a value" {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp SPI_Routine.vhd(82) " "Warning (10492): VHDL Process Statement warning at SPI_Routine.vhd(82): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_flag SPI_Routine.vhd(84) " "Warning (10492): VHDL Process Statement warning at SPI_Routine.vhd(84): signal \"count_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_count SPI_Routine.vhd(85) " "Warning (10492): VHDL Process Statement warning at SPI_Routine.vhd(85): signal \"clk_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_controller:inst4 " "Info: Elaborating entity \"memory_controller\" for hierarchy \"memory_controller:inst4\"" {  } { { "Block_Design.bdf" "inst4" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 392 680 536 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp memory_controller.vhd(49) " "Warning (10492): VHDL Process Statement warning at memory_controller.vhd(49): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory_controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/memory_controller.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Controller SPI_Controller:inst5 " "Info: Elaborating entity \"SPI_Controller\" for hierarchy \"SPI_Controller:inst5\"" {  } { { "Block_Design.bdf" "inst5" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { -24 1304 1568 104 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_divider SPI_Controller.vhd(61) " "Warning (10540): VHDL Signal Declaration warning at SPI_Controller.vhd(61): used explicit default value for signal \"clk_divider\" because signal was never assigned a value" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp SPI_Controller.vhd(78) " "Warning (10492): VHDL Process Statement warning at SPI_Controller.vhd(78): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_flag SPI_Controller.vhd(80) " "Warning (10492): VHDL Process Statement warning at SPI_Controller.vhd(80): signal \"count_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_count SPI_Controller.vhd(81) " "Warning (10492): VHDL Process Statement warning at SPI_Controller.vhd(81): signal \"clk_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Avionics Avionics:inst2 " "Info: Elaborating entity \"Avionics\" for hierarchy \"Avionics:inst2\"" {  } { { "Block_Design.bdf" "inst2" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { -24 808 1168 104 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gyro_clock_buf Avionics.vhd(60) " "Warning (10036): Verilog HDL or VHDL warning at Avionics.vhd(60): object \"gyro_clock_buf\" assigned a value but never read" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_divider Avionics.vhd(70) " "Warning (10540): VHDL Signal Declaration warning at Avionics.vhd(70): used explicit default value for signal \"clk_divider\" because signal was never assigned a value" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Avionics.vhd(88) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(88): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gyro_data_rdy Avionics.vhd(129) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(129): signal \"gyro_data_rdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gyro_data_buf Avionics.vhd(131) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(131): signal \"gyro_data_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gyro_z_bin Avionics.vhd(132) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(132): signal \"gyro_z_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gyro_z Avionics.vhd(133) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(133): signal \"gyro_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gyro_z Avionics.vhd(134) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(134): signal \"gyro_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "light_sensor_buf Avionics.vhd(136) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(136): signal \"light_sensor_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gyro_z Avionics.vhd(136) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(136): signal \"gyro_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gyro_data_rdy Avionics.vhd(143) " "Warning (10492): VHDL Process Statement warning at Avionics.vhd(143): signal \"gyro_data_rdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gyro_flag Avionics.vhd(126) " "Warning (10631): VHDL Process Statement warning at Avionics.vhd(126): inferring latch(es) for signal or variable \"gyro_flag\", which holds its previous value in one or more paths through the process" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gyro_z_bin Avionics.vhd(126) " "Warning (10631): VHDL Process Statement warning at Avionics.vhd(126): inferring latch(es) for signal or variable \"gyro_z_bin\", which holds its previous value in one or more paths through the process" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gyro_z Avionics.vhd(126) " "Warning (10631): VHDL Process Statement warning at Avionics.vhd(126): inferring latch(es) for signal or variable \"gyro_z\", which holds its previous value in one or more paths through the process" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RW_enable Avionics.vhd(126) " "Warning (10631): VHDL Process Statement warning at Avionics.vhd(126): inferring latch(es) for signal or variable \"RW_enable\", which holds its previous value in one or more paths through the process" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_enable Avionics.vhd(126) " "Info (10041): Inferred latch for \"RW_enable\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[0\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[0\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[1\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[1\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[2\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[2\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[3\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[3\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[4\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[4\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[5\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[5\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[6\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[6\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[7\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[7\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[8\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[8\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[9\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[9\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[10\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[10\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[11\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[11\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[12\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[12\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[13\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[13\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[14\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[14\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[15\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[15\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[16\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[16\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[17\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[17\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[18\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[18\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[19\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[19\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[20\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[20\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[21\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[21\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[22\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[22\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[23\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[23\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[24\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[24\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[25\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[25\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[26\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[26\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[27\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[27\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[28\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[28\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[29\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[29\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z\[30\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z\[30\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[0\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[0\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[1\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[1\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[2\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[2\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[3\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[3\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[4\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[4\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[5\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[5\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[6\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[6\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[7\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[7\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[8\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[8\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[9\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[9\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[10\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[10\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[11\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[11\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[12\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[12\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[13\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[13\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[14\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[14\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gyro_z_bin\[15\] Avionics.vhd(126) " "Info (10041): Inferred latch for \"gyro_z_bin\[15\]\" at Avionics.vhd(126)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_loop:gyro_flag Avionics.vhd(143) " "Info (10041): Inferred latch for \"control_loop:gyro_flag\" at Avionics.vhd(143)" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugger debugger:inst1 " "Info: Elaborating entity \"debugger\" for hierarchy \"debugger:inst1\"" {  } { { "Block_Design.bdf" "inst1" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 416 1128 1384 512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_out_buf debugger.vhd(43) " "Warning (10492): VHDL Process Statement warning at debugger.vhd(43): signal \"led_out_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debugger.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/debugger.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:inst3 " "Info: Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:inst3\"" {  } { { "Block_Design.bdf" "inst3" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:inst3\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.vhd" "altsyncram_component" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ramlpm:inst3\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ramlpm:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info: Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 108 " "Info: Parameter \"width_a\" = \"108\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8i1 " "Info: Found entity 1: altsyncram_r8i1" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 33 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8i1 ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated " "Info: Elaborating entity \"altsyncram_r8i1\" for hierarchy \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Info: Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/decode_jsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|decode_jsa:decode3 " "Info: Elaborating entity \"decode_jsa\" for hierarchy \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_r8i1.tdf" "decode3" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Info: Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/decode_c8a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|decode_c8a:rden_decode " "Info: Elaborating entity \"decode_c8a\" for hierarchy \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_r8i1.tdf" "rden_decode" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4qb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4qb " "Info: Found entity 1: mux_4qb" {  } { { "db/mux_4qb.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/mux_4qb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4qb ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|mux_4qb:mux2 " "Info: Elaborating entity \"mux_4qb\" for hierarchy \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|mux_4qb:mux2\"" {  } { { "db/altsyncram_r8i1.tdf" "mux2" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a0 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a1 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a2 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 90 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a3 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a4 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a5 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a6 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a7 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a8 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a9 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a10 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a11 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a12 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a13 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 332 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a14 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a15 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 376 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a16 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a17 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a18 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a19 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 464 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a20 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a21 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a22 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a23 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 552 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a24 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a25 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a26 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a27 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 640 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a28 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a29 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a30 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a31 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a32 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a33 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a34 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a35 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a36 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a37 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a38 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a39 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a60 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1366 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a61 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1388 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a62 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a63 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1432 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a64 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a65 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a66 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a67 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a68 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1542 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a69 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a70 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1586 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a71 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1608 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a72 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a73 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a74 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1674 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a75 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1696 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a76 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a77 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a78 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a79 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a80 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a81 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1828 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a82 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1850 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a83 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1872 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a84 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a85 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1916 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a86 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a87 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a88 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 1982 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a89 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2004 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a90 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2026 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a91 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a92 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a93 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a94 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a95 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a96 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a97 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a98 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a99 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a100 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a101 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a102 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a103 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a104 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a105 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2356 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a106 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a107 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a108 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a109 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a110 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2466 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a111 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a112 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a113 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2532 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a114 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a115 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2576 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a116 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2598 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a117 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2620 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a118 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2642 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a119 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2664 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a120 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a121 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a122 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2730 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a123 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a124 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2774 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a125 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2796 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a126 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2818 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a127 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a128 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2862 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a129 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a130 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a131 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2928 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a132 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a133 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2972 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a134 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 2994 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a135 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3016 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a136 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3038 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a137 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3060 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a138 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3082 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a139 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a140 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a141 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a142 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a143 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a144 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a145 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a146 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a147 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a168 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a169 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a170 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3786 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a171 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3808 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a172 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a173 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3852 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a174 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a175 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3896 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a176 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3918 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a177 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a178 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3962 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a179 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 3984 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a180 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a181 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a182 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4050 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a183 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4072 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a184 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4094 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a185 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4116 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a186 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a187 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a188 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a189 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a190 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4226 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a191 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4248 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a192 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a193 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4292 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a194 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a195 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a196 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a197 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a198 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a199 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4424 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a200 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a201 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a202 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a203 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a204 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a205 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4556 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a206 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a207 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a208 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a209 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a210 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a211 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a212 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a213 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a214 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4754 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a215 " "Warning (14320): Synthesized away node \"ramlpm:inst3\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "C:/Users/Sven/Desktop/Spi_test/db/altsyncram_r8i1.tdf" 4776 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "ramlpm.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/ramlpm.vhd" 90 0 0 } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 408 848 1064 536 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "233 233 " "Info: 233 registers lost all their fanouts during netlist optimizations. The first 233 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[0\] " "Info: Register \"memory_controller:inst4\|data_out\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[1\] " "Info: Register \"memory_controller:inst4\|data_out\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[2\] " "Info: Register \"memory_controller:inst4\|data_out\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[3\] " "Info: Register \"memory_controller:inst4\|data_out\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[4\] " "Info: Register \"memory_controller:inst4\|data_out\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[5\] " "Info: Register \"memory_controller:inst4\|data_out\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[6\] " "Info: Register \"memory_controller:inst4\|data_out\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[7\] " "Info: Register \"memory_controller:inst4\|data_out\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[8\] " "Info: Register \"memory_controller:inst4\|data_out\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[9\] " "Info: Register \"memory_controller:inst4\|data_out\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[10\] " "Info: Register \"memory_controller:inst4\|data_out\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[11\] " "Info: Register \"memory_controller:inst4\|data_out\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[12\] " "Info: Register \"memory_controller:inst4\|data_out\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[13\] " "Info: Register \"memory_controller:inst4\|data_out\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[14\] " "Info: Register \"memory_controller:inst4\|data_out\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[15\] " "Info: Register \"memory_controller:inst4\|data_out\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[16\] " "Info: Register \"memory_controller:inst4\|data_out\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[17\] " "Info: Register \"memory_controller:inst4\|data_out\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[18\] " "Info: Register \"memory_controller:inst4\|data_out\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[19\] " "Info: Register \"memory_controller:inst4\|data_out\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[20\] " "Info: Register \"memory_controller:inst4\|data_out\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[21\] " "Info: Register \"memory_controller:inst4\|data_out\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[22\] " "Info: Register \"memory_controller:inst4\|data_out\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[23\] " "Info: Register \"memory_controller:inst4\|data_out\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[24\] " "Info: Register \"memory_controller:inst4\|data_out\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[25\] " "Info: Register \"memory_controller:inst4\|data_out\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[26\] " "Info: Register \"memory_controller:inst4\|data_out\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[27\] " "Info: Register \"memory_controller:inst4\|data_out\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[28\] " "Info: Register \"memory_controller:inst4\|data_out\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[29\] " "Info: Register \"memory_controller:inst4\|data_out\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[30\] " "Info: Register \"memory_controller:inst4\|data_out\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[31\] " "Info: Register \"memory_controller:inst4\|data_out\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[32\] " "Info: Register \"memory_controller:inst4\|data_out\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[33\] " "Info: Register \"memory_controller:inst4\|data_out\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[34\] " "Info: Register \"memory_controller:inst4\|data_out\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[35\] " "Info: Register \"memory_controller:inst4\|data_out\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[36\] " "Info: Register \"memory_controller:inst4\|data_out\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[37\] " "Info: Register \"memory_controller:inst4\|data_out\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[38\] " "Info: Register \"memory_controller:inst4\|data_out\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[39\] " "Info: Register \"memory_controller:inst4\|data_out\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[60\] " "Info: Register \"memory_controller:inst4\|data_out\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[61\] " "Info: Register \"memory_controller:inst4\|data_out\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[62\] " "Info: Register \"memory_controller:inst4\|data_out\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[63\] " "Info: Register \"memory_controller:inst4\|data_out\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[64\] " "Info: Register \"memory_controller:inst4\|data_out\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[65\] " "Info: Register \"memory_controller:inst4\|data_out\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[66\] " "Info: Register \"memory_controller:inst4\|data_out\[66\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[67\] " "Info: Register \"memory_controller:inst4\|data_out\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[68\] " "Info: Register \"memory_controller:inst4\|data_out\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[69\] " "Info: Register \"memory_controller:inst4\|data_out\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[70\] " "Info: Register \"memory_controller:inst4\|data_out\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[71\] " "Info: Register \"memory_controller:inst4\|data_out\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[72\] " "Info: Register \"memory_controller:inst4\|data_out\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[73\] " "Info: Register \"memory_controller:inst4\|data_out\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[74\] " "Info: Register \"memory_controller:inst4\|data_out\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[75\] " "Info: Register \"memory_controller:inst4\|data_out\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[76\] " "Info: Register \"memory_controller:inst4\|data_out\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[77\] " "Info: Register \"memory_controller:inst4\|data_out\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[78\] " "Info: Register \"memory_controller:inst4\|data_out\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[79\] " "Info: Register \"memory_controller:inst4\|data_out\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[80\] " "Info: Register \"memory_controller:inst4\|data_out\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[81\] " "Info: Register \"memory_controller:inst4\|data_out\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[82\] " "Info: Register \"memory_controller:inst4\|data_out\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[83\] " "Info: Register \"memory_controller:inst4\|data_out\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[84\] " "Info: Register \"memory_controller:inst4\|data_out\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[85\] " "Info: Register \"memory_controller:inst4\|data_out\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[86\] " "Info: Register \"memory_controller:inst4\|data_out\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[87\] " "Info: Register \"memory_controller:inst4\|data_out\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[88\] " "Info: Register \"memory_controller:inst4\|data_out\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[89\] " "Info: Register \"memory_controller:inst4\|data_out\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[90\] " "Info: Register \"memory_controller:inst4\|data_out\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[91\] " "Info: Register \"memory_controller:inst4\|data_out\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[92\] " "Info: Register \"memory_controller:inst4\|data_out\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[93\] " "Info: Register \"memory_controller:inst4\|data_out\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[94\] " "Info: Register \"memory_controller:inst4\|data_out\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[95\] " "Info: Register \"memory_controller:inst4\|data_out\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[96\] " "Info: Register \"memory_controller:inst4\|data_out\[96\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[97\] " "Info: Register \"memory_controller:inst4\|data_out\[97\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[98\] " "Info: Register \"memory_controller:inst4\|data_out\[98\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[99\] " "Info: Register \"memory_controller:inst4\|data_out\[99\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[100\] " "Info: Register \"memory_controller:inst4\|data_out\[100\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[101\] " "Info: Register \"memory_controller:inst4\|data_out\[101\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[102\] " "Info: Register \"memory_controller:inst4\|data_out\[102\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[103\] " "Info: Register \"memory_controller:inst4\|data_out\[103\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[104\] " "Info: Register \"memory_controller:inst4\|data_out\[104\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[105\] " "Info: Register \"memory_controller:inst4\|data_out\[105\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[106\] " "Info: Register \"memory_controller:inst4\|data_out\[106\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_controller:inst4\|data_out\[107\] " "Info: Register \"memory_controller:inst4\|data_out\[107\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[37\] " "Info: Register \"SPI_Routine:inst\|data_out\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[36\] " "Info: Register \"SPI_Routine:inst\|data_out\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[35\] " "Info: Register \"SPI_Routine:inst\|data_out\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[34\] " "Info: Register \"SPI_Routine:inst\|data_out\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[33\] " "Info: Register \"SPI_Routine:inst\|data_out\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[32\] " "Info: Register \"SPI_Routine:inst\|data_out\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[31\] " "Info: Register \"SPI_Routine:inst\|data_out\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[30\] " "Info: Register \"SPI_Routine:inst\|data_out\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[29\] " "Info: Register \"SPI_Routine:inst\|data_out\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[28\] " "Info: Register \"SPI_Routine:inst\|data_out\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[27\] " "Info: Register \"SPI_Routine:inst\|data_out\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[26\] " "Info: Register \"SPI_Routine:inst\|data_out\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[25\] " "Info: Register \"SPI_Routine:inst\|data_out\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[24\] " "Info: Register \"SPI_Routine:inst\|data_out\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[23\] " "Info: Register \"SPI_Routine:inst\|data_out\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[22\] " "Info: Register \"SPI_Routine:inst\|data_out\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[21\] " "Info: Register \"SPI_Routine:inst\|data_out\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[20\] " "Info: Register \"SPI_Routine:inst\|data_out\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[19\] " "Info: Register \"SPI_Routine:inst\|data_out\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[18\] " "Info: Register \"SPI_Routine:inst\|data_out\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[17\] " "Info: Register \"SPI_Routine:inst\|data_out\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[16\] " "Info: Register \"SPI_Routine:inst\|data_out\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[15\] " "Info: Register \"SPI_Routine:inst\|data_out\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[14\] " "Info: Register \"SPI_Routine:inst\|data_out\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[13\] " "Info: Register \"SPI_Routine:inst\|data_out\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[12\] " "Info: Register \"SPI_Routine:inst\|data_out\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[11\] " "Info: Register \"SPI_Routine:inst\|data_out\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[10\] " "Info: Register \"SPI_Routine:inst\|data_out\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[9\] " "Info: Register \"SPI_Routine:inst\|data_out\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[8\] " "Info: Register \"SPI_Routine:inst\|data_out\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[7\] " "Info: Register \"SPI_Routine:inst\|data_out\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[6\] " "Info: Register \"SPI_Routine:inst\|data_out\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[5\] " "Info: Register \"SPI_Routine:inst\|data_out\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[4\] " "Info: Register \"SPI_Routine:inst\|data_out\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[3\] " "Info: Register \"SPI_Routine:inst\|data_out\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[2\] " "Info: Register \"SPI_Routine:inst\|data_out\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[1\] " "Info: Register \"SPI_Routine:inst\|data_out\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[0\] " "Info: Register \"SPI_Routine:inst\|data_out\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[38\] " "Info: Register \"SPI_Routine:inst\|data_out\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[39\] " "Info: Register \"SPI_Routine:inst\|data_out\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[60\] " "Info: Register \"SPI_Routine:inst\|data_out\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[61\] " "Info: Register \"SPI_Routine:inst\|data_out\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[62\] " "Info: Register \"SPI_Routine:inst\|data_out\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[63\] " "Info: Register \"SPI_Routine:inst\|data_out\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[64\] " "Info: Register \"SPI_Routine:inst\|data_out\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[65\] " "Info: Register \"SPI_Routine:inst\|data_out\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[66\] " "Info: Register \"SPI_Routine:inst\|data_out\[66\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[67\] " "Info: Register \"SPI_Routine:inst\|data_out\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[68\] " "Info: Register \"SPI_Routine:inst\|data_out\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[69\] " "Info: Register \"SPI_Routine:inst\|data_out\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[70\] " "Info: Register \"SPI_Routine:inst\|data_out\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[71\] " "Info: Register \"SPI_Routine:inst\|data_out\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[72\] " "Info: Register \"SPI_Routine:inst\|data_out\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[73\] " "Info: Register \"SPI_Routine:inst\|data_out\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[74\] " "Info: Register \"SPI_Routine:inst\|data_out\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[75\] " "Info: Register \"SPI_Routine:inst\|data_out\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[76\] " "Info: Register \"SPI_Routine:inst\|data_out\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[77\] " "Info: Register \"SPI_Routine:inst\|data_out\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[78\] " "Info: Register \"SPI_Routine:inst\|data_out\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[79\] " "Info: Register \"SPI_Routine:inst\|data_out\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[80\] " "Info: Register \"SPI_Routine:inst\|data_out\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[81\] " "Info: Register \"SPI_Routine:inst\|data_out\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[82\] " "Info: Register \"SPI_Routine:inst\|data_out\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[83\] " "Info: Register \"SPI_Routine:inst\|data_out\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[84\] " "Info: Register \"SPI_Routine:inst\|data_out\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[85\] " "Info: Register \"SPI_Routine:inst\|data_out\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[86\] " "Info: Register \"SPI_Routine:inst\|data_out\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[87\] " "Info: Register \"SPI_Routine:inst\|data_out\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[88\] " "Info: Register \"SPI_Routine:inst\|data_out\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[89\] " "Info: Register \"SPI_Routine:inst\|data_out\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[90\] " "Info: Register \"SPI_Routine:inst\|data_out\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[91\] " "Info: Register \"SPI_Routine:inst\|data_out\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[92\] " "Info: Register \"SPI_Routine:inst\|data_out\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[93\] " "Info: Register \"SPI_Routine:inst\|data_out\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[94\] " "Info: Register \"SPI_Routine:inst\|data_out\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[95\] " "Info: Register \"SPI_Routine:inst\|data_out\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[96\] " "Info: Register \"SPI_Routine:inst\|data_out\[96\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[97\] " "Info: Register \"SPI_Routine:inst\|data_out\[97\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[98\] " "Info: Register \"SPI_Routine:inst\|data_out\[98\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[99\] " "Info: Register \"SPI_Routine:inst\|data_out\[99\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[100\] " "Info: Register \"SPI_Routine:inst\|data_out\[100\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[101\] " "Info: Register \"SPI_Routine:inst\|data_out\[101\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[102\] " "Info: Register \"SPI_Routine:inst\|data_out\[102\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[103\] " "Info: Register \"SPI_Routine:inst\|data_out\[103\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[104\] " "Info: Register \"SPI_Routine:inst\|data_out\[104\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[105\] " "Info: Register \"SPI_Routine:inst\|data_out\[105\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[106\] " "Info: Register \"SPI_Routine:inst\|data_out\[106\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_out\[107\] " "Info: Register \"SPI_Routine:inst\|data_out\[107\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[0\] " "Info: Register \"SPI_Routine:inst\|data_read\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[1\] " "Info: Register \"SPI_Routine:inst\|data_read\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[2\] " "Info: Register \"SPI_Routine:inst\|data_read\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[3\] " "Info: Register \"SPI_Routine:inst\|data_read\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[24\] " "Info: Register \"SPI_Routine:inst\|data_read\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[25\] " "Info: Register \"SPI_Routine:inst\|data_read\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[26\] " "Info: Register \"SPI_Routine:inst\|data_read\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[27\] " "Info: Register \"SPI_Routine:inst\|data_read\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[28\] " "Info: Register \"SPI_Routine:inst\|data_read\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[29\] " "Info: Register \"SPI_Routine:inst\|data_read\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[30\] " "Info: Register \"SPI_Routine:inst\|data_read\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[31\] " "Info: Register \"SPI_Routine:inst\|data_read\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[32\] " "Info: Register \"SPI_Routine:inst\|data_read\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[33\] " "Info: Register \"SPI_Routine:inst\|data_read\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[34\] " "Info: Register \"SPI_Routine:inst\|data_read\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[35\] " "Info: Register \"SPI_Routine:inst\|data_read\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[36\] " "Info: Register \"SPI_Routine:inst\|data_read\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[37\] " "Info: Register \"SPI_Routine:inst\|data_read\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[38\] " "Info: Register \"SPI_Routine:inst\|data_read\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[39\] " "Info: Register \"SPI_Routine:inst\|data_read\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[40\] " "Info: Register \"SPI_Routine:inst\|data_read\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[41\] " "Info: Register \"SPI_Routine:inst\|data_read\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[42\] " "Info: Register \"SPI_Routine:inst\|data_read\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[43\] " "Info: Register \"SPI_Routine:inst\|data_read\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[44\] " "Info: Register \"SPI_Routine:inst\|data_read\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[45\] " "Info: Register \"SPI_Routine:inst\|data_read\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[46\] " "Info: Register \"SPI_Routine:inst\|data_read\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[47\] " "Info: Register \"SPI_Routine:inst\|data_read\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[48\] " "Info: Register \"SPI_Routine:inst\|data_read\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[49\] " "Info: Register \"SPI_Routine:inst\|data_read\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[50\] " "Info: Register \"SPI_Routine:inst\|data_read\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[51\] " "Info: Register \"SPI_Routine:inst\|data_read\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[52\] " "Info: Register \"SPI_Routine:inst\|data_read\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[53\] " "Info: Register \"SPI_Routine:inst\|data_read\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[54\] " "Info: Register \"SPI_Routine:inst\|data_read\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[55\] " "Info: Register \"SPI_Routine:inst\|data_read\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[56\] " "Info: Register \"SPI_Routine:inst\|data_read\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[57\] " "Info: Register \"SPI_Routine:inst\|data_read\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[58\] " "Info: Register \"SPI_Routine:inst\|data_read\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[59\] " "Info: Register \"SPI_Routine:inst\|data_read\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[60\] " "Info: Register \"SPI_Routine:inst\|data_read\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[61\] " "Info: Register \"SPI_Routine:inst\|data_read\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[62\] " "Info: Register \"SPI_Routine:inst\|data_read\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[63\] " "Info: Register \"SPI_Routine:inst\|data_read\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[64\] " "Info: Register \"SPI_Routine:inst\|data_read\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[65\] " "Info: Register \"SPI_Routine:inst\|data_read\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[66\] " "Info: Register \"SPI_Routine:inst\|data_read\[66\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[67\] " "Info: Register \"SPI_Routine:inst\|data_read\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[68\] " "Info: Register \"SPI_Routine:inst\|data_read\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[69\] " "Info: Register \"SPI_Routine:inst\|data_read\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[70\] " "Info: Register \"SPI_Routine:inst\|data_read\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|data_read\[71\] " "Info: Register \"SPI_Routine:inst\|data_read\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|count_flag " "Info: Register \"SPI_Routine:inst\|count_flag\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Avionics:inst2\|gyro_data_buf\[24\] " "Info: Register \"Avionics:inst2\|gyro_data_buf\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Controller:inst5\|data_out\[88\] " "Info: Register \"SPI_Controller:inst5\|data_out\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Controller:inst5\|data_read\[24\] " "Info: Register \"SPI_Controller:inst5\|data_read\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI_Routine:inst\|next_state.st3_rxMultiData " "Info: Register \"SPI_Routine:inst\|next_state.st3_rxMultiData\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 224 8 176 240 "rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 256 8 176 272 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 256 8 176 272 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "835 " "Info: Implemented 835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "753 " "Info: Implemented 753 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 00:25:48 2023 " "Info: Processing ended: Mon Nov 06 00:25:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 00:25:49 2023 " "Info: Processing started: Mon Nov 06 00:25:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPI_Test -c SPI_Test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SPI_Test -c SPI_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPI_Test EP4CE115F29C8 " "Info: Selected device EP4CE115F29C8 for design \"SPI_Test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Info: Device EP4CE40F29C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Info: Device EP4CE30F29C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Info: Device EP4CE55F29C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Info: Device EP4CE75F29C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 2738 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 2740 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 2742 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 2744 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 2746 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 42 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { rst } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 224 8 176 240 "rst" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Info: Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 168 1320 1496 184 "LEDG" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 47 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[1\]\|combout " "Warning: Node \"inst2\|gyro_z\[1\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[1\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[1\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|\\control_loop:gyro_flag\|combout " "Warning: Node \"inst2\|\\control_loop:gyro_flag\|combout\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[30\]\|combout " "Warning: Node \"inst2\|gyro_z\[30\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[29\]\|combout " "Warning: Node \"inst2\|gyro_z\[29\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[28\]\|combout " "Warning: Node \"inst2\|gyro_z\[28\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[27\]\|combout " "Warning: Node \"inst2\|gyro_z\[27\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[26\]\|combout " "Warning: Node \"inst2\|gyro_z\[26\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[25\]\|combout " "Warning: Node \"inst2\|gyro_z\[25\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[24\]\|combout " "Warning: Node \"inst2\|gyro_z\[24\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[23\]\|combout " "Warning: Node \"inst2\|gyro_z\[23\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[22\]\|combout " "Warning: Node \"inst2\|gyro_z\[22\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[21\]\|combout " "Warning: Node \"inst2\|gyro_z\[21\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[20\]\|combout " "Warning: Node \"inst2\|gyro_z\[20\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[19\]\|combout " "Warning: Node \"inst2\|gyro_z\[19\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[18\]\|combout " "Warning: Node \"inst2\|gyro_z\[18\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[17\]\|combout " "Warning: Node \"inst2\|gyro_z\[17\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[16\]\|combout " "Warning: Node \"inst2\|gyro_z\[16\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[15\]\|combout " "Warning: Node \"inst2\|gyro_z\[15\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[15\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[15\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[14\]\|combout " "Warning: Node \"inst2\|gyro_z\[14\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[13\]\|combout " "Warning: Node \"inst2\|gyro_z\[13\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[14\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[14\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[12\]\|combout " "Warning: Node \"inst2\|gyro_z\[12\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[13\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[13\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[11\]\|combout " "Warning: Node \"inst2\|gyro_z\[11\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[12\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[12\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[10\]\|combout " "Warning: Node \"inst2\|gyro_z\[10\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[11\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[11\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[9\]\|combout " "Warning: Node \"inst2\|gyro_z\[9\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[10\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[10\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[8\]\|combout " "Warning: Node \"inst2\|gyro_z\[8\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[9\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[9\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[7\]\|combout " "Warning: Node \"inst2\|gyro_z\[7\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[8\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[8\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[6\]\|combout " "Warning: Node \"inst2\|gyro_z\[6\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[7\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[7\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[5\]\|combout " "Warning: Node \"inst2\|gyro_z\[5\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[6\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[6\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[4\]\|combout " "Warning: Node \"inst2\|gyro_z\[4\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[5\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[5\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[3\]\|combout " "Warning: Node \"inst2\|gyro_z\[3\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[4\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[4\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[2\]\|combout " "Warning: Node \"inst2\|gyro_z\[2\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[3\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[3\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[2\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[2\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|RW_enable\|combout " "Warning: Node \"inst2\|RW_enable\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* keeper " "Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* keeper " "Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch keeper " "Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready keeper " "Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error keeper " "Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 50 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* keeper " "Warning: Ignored filter at cpu_0.sdc(50): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo* " "Info: set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(52): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir* " "Info: set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(53): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go " "Info: set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node clk~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 208 8 176 224 "clk" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 2724 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_Routine:inst\|tmp  " "Info: Automatically promoted node SPI_Routine:inst\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Routine:inst\|tmp~0 " "Info: Destination node SPI_Routine:inst\|tmp~0" {  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 64 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Routine:inst|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 1320 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SPI_Routine.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Routine.vhd" 64 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Routine:inst|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 1162 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_Controller:inst5\|tmp  " "Info: Automatically promoted node SPI_Controller:inst5\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Controller:inst5\|tmp~0 " "Info: Destination node SPI_Controller:inst5\|tmp~0" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 60 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Controller:inst5|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 1358 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SPI_Controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/SPI_Controller.vhd" 60 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Controller:inst5|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 909 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:inst4\|tmp  " "Info: Automatically promoted node memory_controller:inst4\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_controller:inst4\|tmp~0 " "Info: Destination node memory_controller:inst4\|tmp~0" {  } { { "memory_controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/memory_controller.vhd" 32 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_controller:inst4|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 1492 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "memory_controller.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/memory_controller.vhd" 32 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_controller:inst4|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 1011 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Avionics:inst2\|control_loop~8  " "Info: Automatically promoted node Avionics:inst2\|control_loop~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Avionics:inst2\|\\control_loop:gyro_flag " "Info: Destination node Avionics:inst2\|\\control_loop:gyro_flag" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Avionics:inst2|\control_loop:gyro_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 781 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Avionics:inst2|control_loop~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 1279 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Avionics:inst2\|tmp  " "Info: Automatically promoted node Avionics:inst2\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Avionics:inst2\|gyro_data_rdy " "Info: Destination node Avionics:inst2\|gyro_data_rdy" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 61 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Avionics:inst2|gyro_data_rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 777 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Avionics:inst2\|tmp~0 " "Info: Destination node Avionics:inst2\|tmp~0" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 69 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Avionics:inst2|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 1706 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 69 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Avionics:inst2|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 780 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 59 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 23 49 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK2_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK2_50\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK_50\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CAS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CKE " "Warning: Ignored I/O standard assignment to node \"DRAM_CKE\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CLK " "Warning: Ignored I/O standard assignment to node \"DRAM_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[23\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[24\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[25\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[26\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[27\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[28\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[29\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[30\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[31\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_RAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_RAS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_WE_N " "Warning: Ignored I/O standard assignment to node \"DRAM_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_GTX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_INT_N " "Warning: Ignored I/O standard assignment to node \"ENET0_INT_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_LINK100 " "Warning: Ignored I/O standard assignment to node \"ENET0_LINK100\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDC " "Warning: Ignored I/O standard assignment to node \"ENET0_MDC\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDIO " "Warning: Ignored I/O standard assignment to node \"ENET0_MDIO\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RST_N " "Warning: Ignored I/O standard assignment to node \"ENET0_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_COL " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_COL\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CRS " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_CRS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DV " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DV\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_ER " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_EN " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_ER " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_GTX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_INT_N " "Warning: Ignored I/O standard assignment to node \"ENET1_INT_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_LINK100 " "Warning: Ignored I/O standard assignment to node \"ENET1_LINK100\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDC " "Warning: Ignored I/O standard assignment to node \"ENET1_MDC\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDIO " "Warning: Ignored I/O standard assignment to node \"ENET1_MDIO\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RST_N " "Warning: Ignored I/O standard assignment to node \"ENET1_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_COL " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_COL\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CRS " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_CRS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DV " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DV\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_ER " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_EN " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_ER " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENETCLK_25 " "Warning: Ignored I/O standard assignment to node \"ENETCLK_25\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[0\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[1\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[2\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[3\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[4\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[5\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[6\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Warning: Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Warning: Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Warning: Ignored I/O standard assignment to node \"FL_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Warning: Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Warning: Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Warning: Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Warning: Ignored I/O standard assignment to node \"IRDA_RXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_BLON " "Warning: Ignored I/O standard assignment to node \"LCD_BLON\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_EN " "Warning: Ignored I/O standard assignment to node \"LCD_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_ON " "Warning: Ignored I/O standard assignment to node \"LCD_ON\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RS " "Warning: Ignored I/O standard assignment to node \"LCD_RS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RW " "Warning: Ignored I/O standard assignment to node \"LCD_RW\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[12\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[13\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[14\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Warning: Ignored I/O standard assignment to node \"OTG_CS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_FSPEED\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_LSPEED\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RD_N " "Warning: Ignored I/O standard assignment to node \"OTG_RD_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Warning: Ignored I/O standard assignment to node \"OTG_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Warning: Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK2 " "Warning: Ignored I/O standard assignment to node \"PS2_CLK2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT2 " "Warning: Ignored I/O standard assignment to node \"PS2_DAT2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning: Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning: Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[0\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[1\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[2\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[3\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Warning: Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKIN " "Warning: Ignored I/O standard assignment to node \"SMA_CLKIN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKOUT " "Warning: Ignored I/O standard assignment to node \"SMA_CLKOUT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_CE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_CE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_LB_N " "Warning: Ignored I/O standard assignment to node \"SRAM_LB_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_OE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_OE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_UB_N " "Warning: Ignored I/O standard assignment to node \"SRAM_UB_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_WE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning: Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[10\] " "Warning: Ignored I/O standard assignment to node \"SW\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[11\] " "Warning: Ignored I/O standard assignment to node \"SW\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[12\] " "Warning: Ignored I/O standard assignment to node \"SW\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[13\] " "Warning: Ignored I/O standard assignment to node \"SW\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[14\] " "Warning: Ignored I/O standard assignment to node \"SW\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[15\] " "Warning: Ignored I/O standard assignment to node \"SW\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[16\] " "Warning: Ignored I/O standard assignment to node \"SW\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[17\] " "Warning: Ignored I/O standard assignment to node \"SW\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning: Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning: Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_CLK27 " "Warning: Ignored I/O standard assignment to node \"TD_CLK27\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_HS " "Warning: Ignored I/O standard assignment to node \"TD_HS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_RESET_N " "Warning: Ignored I/O standard assignment to node \"TD_RESET_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_VS " "Warning: Ignored I/O standard assignment to node \"TD_VS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning: Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning: Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_BLANK_N " "Warning: Ignored I/O standard assignment to node \"VGA_BLANK_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_CLK " "Warning: Ignored I/O standard assignment to node \"VGA_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Warning: Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_SYNC_N " "Warning: Ignored I/O standard assignment to node \"VGA_SYNC_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Warning: Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "clk_test_pin " "Warning: Ignored I/O standard assignment to node \"clk_test_pin\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_test_pin" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Warning: Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Warning: Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Warning: Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Warning: Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Warning: Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Warning: Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Warning: Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Warning: Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Warning: Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning: Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning: Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning: Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning: Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Warning: Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Warning: Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Warning: Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning: Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning: Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning: Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning: Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Warning: Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Warning: Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Warning: Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Warning: Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Warning: Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Warning: Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Warning: Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Warning: Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Warning: Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Warning: Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Warning: Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning: Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning: Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning: Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning: Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Warning: Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Warning: Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Warning: Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning: Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning: Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning: Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning: Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Warning: Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Warning: Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Warning: Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Warning: Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Warning: Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Warning: Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Warning: Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Warning: Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Warning: Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Warning: Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning: Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning: Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Warning: Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Warning: Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Warning: Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Warning: Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Warning: Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Warning: Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Warning: Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Warning: Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Warning: Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Warning: Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Warning: Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Warning: Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Warning: Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Warning: Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Warning: Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Warning: Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Warning: Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Warning: Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Warning: Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Warning: Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Warning: Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Warning: Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Warning: Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning: Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning: Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning: Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning: Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Warning: Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Warning: Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning: Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning: Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Warning: Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Warning: Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Warning: Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Warning: Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning: Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Warning: Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Warning: Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning: Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning: Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Warning: Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Warning: Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning: Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning: Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Warning: Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Warning: Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_test_pin " "Warning: Node \"clk_test_pin\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_test_pin" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X58_Y37 X68_Y48 " "Info: Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 " "Warning: 7 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_SENS\[0\] 3.3-V LVTTL AE25 " "Info: Pin LIGHT_SENS\[0\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LIGHT_SENS[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIGHT_SENS\[0\]" } } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 16 472 656 32 "LIGHT_SENS" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIGHT_SENS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL AG14 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 208 8 176 224 "clk" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_SENS\[3\] 3.3-V LVTTL AH22 " "Info: Pin LIGHT_SENS\[3\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LIGHT_SENS[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIGHT_SENS\[3\]" } } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 16 472 656 32 "LIGHT_SENS" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIGHT_SENS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_SENS\[2\] 3.3-V LVTTL AE24 " "Info: Pin LIGHT_SENS\[2\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LIGHT_SENS[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIGHT_SENS\[2\]" } } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 16 472 656 32 "LIGHT_SENS" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIGHT_SENS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_SENS\[1\] 3.3-V LVTTL AG22 " "Info: Pin LIGHT_SENS\[1\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LIGHT_SENS[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIGHT_SENS\[1\]" } } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 16 472 656 32 "LIGHT_SENS" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIGHT_SENS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL AB22 " "Info: Pin miso uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { miso } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 240 0 168 256 "miso" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gyro_miso 3.3-V LVTTL AH23 " "Info: Pin gyro_miso uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { gyro_miso } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "gyro_miso" } } } } { "Block_Design.bdf" "" { Schematic "C:/Users/Sven/Desktop/Spi_test/Block_Design.bdf" { { 16 1648 1816 32 "gyro_miso" "" } } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gyro_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sven/Desktop/Spi_test/" 0 { } { { 0 { 0 ""} 0 58 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1053 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1053 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Info: Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 00:26:07 2023 " "Info: Processing ended: Mon Nov 06 00:26:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 00:26:08 2023 " "Info: Processing started: Mon Nov 06 00:26:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPI_Test -c SPI_Test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SPI_Test -c SPI_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 00:26:08 2023 " "Info: Processing started: Mon Nov 06 00:26:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPI_Test -c SPI_Test " "Info: Command: quartus_sta SPI_Test -c SPI_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[1\]\|combout " "Warning: Node \"inst2\|gyro_z\[1\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[1\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[1\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|\\control_loop:gyro_flag\|combout " "Warning: Node \"inst2\|\\control_loop:gyro_flag\|combout\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[27\]\|combout " "Warning: Node \"inst2\|gyro_z\[27\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[30\]\|combout " "Warning: Node \"inst2\|gyro_z\[30\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[29\]\|combout " "Warning: Node \"inst2\|gyro_z\[29\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[28\]\|combout " "Warning: Node \"inst2\|gyro_z\[28\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[19\]\|combout " "Warning: Node \"inst2\|gyro_z\[19\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[22\]\|combout " "Warning: Node \"inst2\|gyro_z\[22\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[21\]\|combout " "Warning: Node \"inst2\|gyro_z\[21\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[20\]\|combout " "Warning: Node \"inst2\|gyro_z\[20\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[15\]\|combout " "Warning: Node \"inst2\|gyro_z\[15\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[18\]\|combout " "Warning: Node \"inst2\|gyro_z\[18\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[16\]\|combout " "Warning: Node \"inst2\|gyro_z\[16\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[17\]\|combout " "Warning: Node \"inst2\|gyro_z\[17\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[25\]\|combout " "Warning: Node \"inst2\|gyro_z\[25\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[23\]\|combout " "Warning: Node \"inst2\|gyro_z\[23\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[24\]\|combout " "Warning: Node \"inst2\|gyro_z\[24\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[26\]\|combout " "Warning: Node \"inst2\|gyro_z\[26\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[15\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[15\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[14\]\|combout " "Warning: Node \"inst2\|gyro_z\[14\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[13\]\|combout " "Warning: Node \"inst2\|gyro_z\[13\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[14\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[14\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[12\]\|combout " "Warning: Node \"inst2\|gyro_z\[12\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[13\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[13\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[11\]\|combout " "Warning: Node \"inst2\|gyro_z\[11\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[12\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[12\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[10\]\|combout " "Warning: Node \"inst2\|gyro_z\[10\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[11\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[11\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[9\]\|combout " "Warning: Node \"inst2\|gyro_z\[9\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[10\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[10\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[8\]\|combout " "Warning: Node \"inst2\|gyro_z\[8\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[9\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[9\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[7\]\|combout " "Warning: Node \"inst2\|gyro_z\[7\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[8\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[8\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[6\]\|combout " "Warning: Node \"inst2\|gyro_z\[6\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[7\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[7\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[5\]\|combout " "Warning: Node \"inst2\|gyro_z\[5\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[6\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[6\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[4\]\|combout " "Warning: Node \"inst2\|gyro_z\[4\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[5\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[5\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[3\]\|combout " "Warning: Node \"inst2\|gyro_z\[3\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[4\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[4\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z\[2\]\|combout " "Warning: Node \"inst2\|gyro_z\[2\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[3\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[3\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|gyro_z_bin\[2\]\|combout " "Warning: Node \"inst2\|gyro_z_bin\[2\]\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|RW_enable\|combout " "Warning: Node \"inst2\|RW_enable\|combout\" is a latch" {  } { { "Avionics.vhd" "" { Text "C:/Users/Sven/Desktop/Spi_test/Avionics.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* keeper " "Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* keeper " "Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch keeper " "Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready keeper " "Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error keeper " "Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 50 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* keeper " "Warning: Ignored filter at cpu_0.sdc(50): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo* " "Info: set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(52): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir* " "Info: set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(53): *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go " "Info: set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" "" { Text "C:/Users/Sven/Desktop/Spi_test/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_Routine:inst\|tmp SPI_Routine:inst\|tmp " "Info: create_clock -period 1.000 -name SPI_Routine:inst\|tmp SPI_Routine:inst\|tmp" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memory_controller:inst4\|tmp memory_controller:inst4\|tmp " "Info: create_clock -period 1.000 -name memory_controller:inst4\|tmp memory_controller:inst4\|tmp" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_Controller:inst5\|tmp SPI_Controller:inst5\|tmp " "Info: create_clock -period 1.000 -name SPI_Controller:inst5\|tmp SPI_Controller:inst5\|tmp" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Avionics:inst2\|tmp Avionics:inst2\|tmp " "Info: create_clock -period 1.000 -name Avionics:inst2\|tmp Avionics:inst2\|tmp" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Avionics:inst2\|\\control_loop:gyro_flag Avionics:inst2\|\\control_loop:gyro_flag " "Info: create_clock -period 1.000 -name Avionics:inst2\|\\control_loop:gyro_flag Avionics:inst2\|\\control_loop:gyro_flag" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.498 " "Info: Worst-case setup slack is -5.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498      -845.752 clk  " "Info:    -5.498      -845.752 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.451      -156.728 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:    -5.451      -156.728 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.769       -41.112 Avionics:inst2\|tmp  " "Info:    -4.769       -41.112 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.476      -259.856 SPI_Routine:inst\|tmp  " "Info:    -4.476      -259.856 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.450      -179.095 SPI_Controller:inst5\|tmp  " "Info:    -4.450      -179.095 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.139      -127.305 memory_controller:inst4\|tmp  " "Info:    -3.139      -127.305 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.198 " "Info: Worst-case hold slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -0.198 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:    -0.198        -0.198 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.315 clk  " "Info:    -0.150        -0.315 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 SPI_Routine:inst\|tmp  " "Info:     0.422         0.000 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 memory_controller:inst4\|tmp  " "Info:     0.423         0.000 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 SPI_Controller:inst5\|tmp  " "Info:     0.424         0.000 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 Avionics:inst2\|tmp  " "Info:     0.498         0.000 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -617.605 clk  " "Info:    -3.201      -617.605 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -126.395 SPI_Routine:inst\|tmp  " "Info:    -1.487      -126.395 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -99.629 SPI_Controller:inst5\|tmp  " "Info:    -1.487       -99.629 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -77.324 memory_controller:inst4\|tmp  " "Info:    -1.487       -77.324 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.253 Avionics:inst2\|tmp  " "Info:    -1.487       -28.253 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332         0.000 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:     0.332         0.000 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.015 " "Info: Worst-case setup slack is -5.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.015      -758.214 clk  " "Info:    -5.015      -758.214 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.910      -143.811 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:    -4.910      -143.811 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.335       -38.267 Avionics:inst2\|tmp  " "Info:    -4.335       -38.267 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045      -238.667 SPI_Routine:inst\|tmp  " "Info:    -4.045      -238.667 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.035      -164.166 SPI_Controller:inst5\|tmp  " "Info:    -4.035      -164.166 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.839      -115.620 memory_controller:inst4\|tmp  " "Info:    -2.839      -115.620 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.070 " "Info: Worst-case hold slack is -0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070        -0.107 clk  " "Info:    -0.070        -0.107 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066        -0.066 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:    -0.066        -0.066 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 SPI_Routine:inst\|tmp  " "Info:     0.371         0.000 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 memory_controller:inst4\|tmp  " "Info:     0.372         0.000 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373         0.000 SPI_Controller:inst5\|tmp  " "Info:     0.373         0.000 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463         0.000 Avionics:inst2\|tmp  " "Info:     0.463         0.000 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -617.605 clk  " "Info:    -3.201      -617.605 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -126.395 SPI_Routine:inst\|tmp  " "Info:    -1.487      -126.395 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -99.629 SPI_Controller:inst5\|tmp  " "Info:    -1.487       -99.629 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -77.324 memory_controller:inst4\|tmp  " "Info:    -1.487       -77.324 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.285 Avionics:inst2\|tmp  " "Info:    -1.487       -28.285 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:     0.168         0.000 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Routine:inst\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{memory_controller:inst4\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Routine:inst\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{memory_controller:inst4\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{SPI_Controller:inst5\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|tmp\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -rise_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -fall_to \[get_clocks \{Avionics:inst2\|\\control_loop:gyro_flag\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.828 " "Info: Worst-case setup slack is -1.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828       -42.766 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:    -1.828       -42.766 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711      -234.390 clk  " "Info:    -1.711      -234.390 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.641        -8.334 Avionics:inst2\|tmp  " "Info:    -1.641        -8.334 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322       -68.428 SPI_Routine:inst\|tmp  " "Info:    -1.322       -68.428 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322       -41.343 SPI_Controller:inst5\|tmp  " "Info:    -1.322       -41.343 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730       -27.967 memory_controller:inst4\|tmp  " "Info:    -0.730       -27.967 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.203 " "Info: Worst-case hold slack is -0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203        -0.614 clk  " "Info:    -0.203        -0.614 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.108 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:    -0.108        -0.108 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 SPI_Routine:inst\|tmp  " "Info:     0.160         0.000 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 memory_controller:inst4\|tmp  " "Info:     0.161         0.000 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 SPI_Controller:inst5\|tmp  " "Info:     0.162         0.000 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 Avionics:inst2\|tmp  " "Info:     0.180         0.000 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -497.402 clk  " "Info:    -3.000      -497.402 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899      -161.415 SPI_Routine:inst\|tmp  " "Info:    -1.899      -161.415 SPI_Routine:inst\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899      -127.233 SPI_Controller:inst5\|tmp  " "Info:    -1.899      -127.233 SPI_Controller:inst5\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899       -98.748 memory_controller:inst4\|tmp  " "Info:    -1.899       -98.748 memory_controller:inst4\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899       -36.081 Avionics:inst2\|tmp  " "Info:    -1.899       -36.081 Avionics:inst2\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308         0.000 Avionics:inst2\|\\control_loop:gyro_flag  " "Info:     0.308         0.000 Avionics:inst2\|\\control_loop:gyro_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Info: Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 00:26:15 2023 " "Info: Processing ended: Mon Nov 06 00:26:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 82 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 00:26:15 2023 " "Info: Processing ended: Mon Nov 06 00:26:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1343 s " "Info: Quartus II Full Compilation was successful. 0 errors, 1343 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
