# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REFCLK(R)->ALU_CLK(R)	10.282   */0.266         */0.180         U0_ALU/\ALU_OUT_reg[0] /D    1
REFCLK(R)->ALU_CLK(R)	10.068   */1.342         */0.394         U0_ALU/\ALU_OUT_reg[1] /D    1
REFCLK(R)->ALU_CLK(R)	10.094   */2.105         */0.366         U0_ALU/\ALU_OUT_reg[15] /D    1
REFCLK(R)->ALU_CLK(R)	10.096   */2.332         */0.365         U0_ALU/\ALU_OUT_reg[14] /D    1
REFCLK(R)->ALU_CLK(R)	10.096   */2.726         */0.365         U0_ALU/\ALU_OUT_reg[13] /D    1
REFCLK(R)->ALU_CLK(R)	10.074   */2.888         */0.388         U0_ALU/\ALU_OUT_reg[2] /D    1
REFCLK(R)->ALU_CLK(R)	10.097   */3.067         */0.364         U0_ALU/\ALU_OUT_reg[12] /D    1
REFCLK(R)->ALU_CLK(R)	10.098   */3.420         */0.363         U0_ALU/\ALU_OUT_reg[11] /D    1
REFCLK(R)->ALU_CLK(R)	10.097   */3.553         */0.365         U0_ALU/\ALU_OUT_reg[10] /D    1
REFCLK(R)->ALU_CLK(R)	10.079   */3.827         */0.383         U0_ALU/\ALU_OUT_reg[7] /D    1
REFCLK(R)->ALU_CLK(R)	10.089   */3.978         */0.373         U0_ALU/\ALU_OUT_reg[8] /D    1
REFCLK(R)->ALU_CLK(R)	10.098   */4.003         */0.363         U0_ALU/\ALU_OUT_reg[9] /D    1
REFCLK(R)->ALU_CLK(R)	10.079   */4.175         */0.383         U0_ALU/\ALU_OUT_reg[3] /D    1
REFCLK(R)->ALU_CLK(R)	10.075   */4.661         */0.387         U0_ALU/\ALU_OUT_reg[6] /D    1
REFCLK(R)->ALU_CLK(R)	10.077   */5.198         */0.385         U0_ALU/\ALU_OUT_reg[5] /D    1
REFCLK(R)->REFCLK(R)	10.026   */5.358         */0.370         U0_RegFile/\RdData_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.026   */5.377         */0.370         U0_RegFile/\RdData_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.024   */5.384         */0.372         U0_RegFile/\RdData_reg[4] /D    1
REFCLK(R)->REFCLK(R)	10.018   */5.406         */0.369         U0_RegFile/\RdData_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.020   */5.441         */0.369         U0_RegFile/\RdData_reg[7] /D    1
REFCLK(R)->REFCLK(R)	10.026   */5.443         */0.368         U0_RegFile/\RdData_reg[5] /D    1
REFCLK(R)->REFCLK(R)	10.019   */5.471         */0.367         U0_RegFile/\RdData_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.061   5.551/*         0.335/*         U0_RegFile/\Reg_File_reg[0][4] /RN    1
REFCLK(R)->REFCLK(R)	10.062   5.551/*         0.327/*         U0_RegFile/\Reg_File_reg[0][5] /RN    1
REFCLK(R)->REFCLK(R)	10.062   5.553/*         0.335/*         U0_RegFile/\Reg_File_reg[0][0] /RN    1
REFCLK(R)->REFCLK(R)	10.062   5.554/*         0.335/*         U0_RegFile/\Reg_File_reg[0][3] /RN    1
REFCLK(R)->REFCLK(R)	10.080   5.555/*         0.336/*         U0_RegFile/\Reg_File_reg[10][0] /RN    1
REFCLK(R)->REFCLK(R)	10.087   5.556/*         0.337/*         U0_RegFile/\Reg_File_reg[15][5] /RN    1
REFCLK(R)->REFCLK(R)	10.087   5.556/*         0.337/*         U0_RegFile/\Reg_File_reg[15][6] /RN    1
REFCLK(R)->REFCLK(R)	10.087   5.556/*         0.337/*         U0_RegFile/\Reg_File_reg[15][4] /RN    1
REFCLK(R)->REFCLK(R)	10.086   5.556/*         0.337/*         U0_RegFile/\Reg_File_reg[14][6] /RN    1
REFCLK(R)->REFCLK(R)	10.064   5.556/*         0.335/*         U0_RegFile/\Reg_File_reg[11][4] /RN    1
REFCLK(R)->REFCLK(R)	10.062   5.557/*         0.335/*         U0_RegFile/\Reg_File_reg[0][1] /RN    1
REFCLK(R)->REFCLK(R)	10.084   5.557/*         0.337/*         U0_RegFile/\Reg_File_reg[14][3] /RN    1
REFCLK(R)->REFCLK(R)	10.062   5.557/*         0.335/*         U0_RegFile/\Reg_File_reg[0][2] /RN    1
REFCLK(R)->REFCLK(R)	10.086   5.557/*         0.337/*         U0_RegFile/\Reg_File_reg[14][5] /RN    1
REFCLK(R)->REFCLK(R)	10.086   5.558/*         0.337/*         U0_RegFile/\Reg_File_reg[14][4] /RN    1
REFCLK(R)->REFCLK(R)	10.085   5.560/*         0.337/*         U0_RegFile/\Reg_File_reg[14][2] /RN    1
REFCLK(R)->REFCLK(R)	10.068   5.561/*         0.335/*         U0_RegFile/\Reg_File_reg[10][4] /RN    1
REFCLK(R)->REFCLK(R)	10.068   5.563/*         0.335/*         U0_RegFile/\Reg_File_reg[11][3] /RN    1
REFCLK(R)->REFCLK(R)	10.069   5.564/*         0.335/*         U0_RegFile/\Reg_File_reg[10][3] /RN    1
REFCLK(R)->REFCLK(R)	10.078   5.566/*         0.336/*         U0_RegFile/\Reg_File_reg[10][1] /RN    1
REFCLK(R)->REFCLK(R)	10.073   5.566/*         0.336/*         U0_RegFile/\Reg_File_reg[11][2] /RN    1
REFCLK(R)->REFCLK(R)	10.075   5.567/*         0.336/*         U0_RegFile/\Reg_File_reg[10][2] /RN    1
REFCLK(R)->ALU_CLK(R)	10.078   */5.567         */0.384         U0_ALU/\ALU_OUT_reg[4] /D    1
REFCLK(R)->REFCLK(R)	10.070   5.568/*         0.335/*         U0_RegFile/\Reg_File_reg[11][1] /RN    1
REFCLK(R)->REFCLK(R)	10.100   5.569/*         0.324/*         U0_RegFile/\Reg_File_reg[13][4] /RN    1
REFCLK(R)->REFCLK(R)	10.100   5.569/*         0.324/*         U0_RegFile/\Reg_File_reg[13][5] /RN    1
REFCLK(R)->REFCLK(R)	10.100   5.569/*         0.324/*         U0_RegFile/\Reg_File_reg[13][6] /RN    1
REFCLK(R)->REFCLK(R)	10.097   5.570/*         0.324/*         U0_RegFile/\Reg_File_reg[9][6] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.571/*         0.324/*         U0_RegFile/\Reg_File_reg[8][4] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.571/*         0.324/*         U0_RegFile/\Reg_File_reg[8][5] /RN    1
REFCLK(R)->REFCLK(R)	10.092   5.571/*         0.323/*         U0_RegFile/\Reg_File_reg[9][3] /RN    1
REFCLK(R)->REFCLK(R)	10.099   5.571/*         0.324/*         U0_RegFile/\Reg_File_reg[8][6] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.572/*         0.324/*         U0_RegFile/\Reg_File_reg[9][5] /RN    1
REFCLK(R)->REFCLK(R)	10.097   5.572/*         0.323/*         U0_RegFile/\Reg_File_reg[8][0] /RN    1
REFCLK(R)->REFCLK(R)	10.097   5.572/*         0.323/*         U0_RegFile/\Reg_File_reg[9][0] /RN    1
REFCLK(R)->REFCLK(R)	10.090   5.572/*         0.323/*         U0_RegFile/\Reg_File_reg[8][3] /RN    1
REFCLK(R)->REFCLK(R)	10.097   5.572/*         0.323/*         U0_RegFile/\Reg_File_reg[8][7] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.572/*         0.323/*         U0_RegFile/\Reg_File_reg[9][7] /RN    1
REFCLK(R)->REFCLK(R)	10.031   */5.572         */0.362         U0_RegFile/\RdData_reg[6] /D    1
REFCLK(R)->REFCLK(R)	10.097   5.573/*         0.323/*         U0_RegFile/\Reg_File_reg[9][1] /RN    1
REFCLK(R)->REFCLK(R)	10.090   5.574/*         0.323/*         U0_RegFile/\Reg_File_reg[8][2] /RN    1
REFCLK(R)->REFCLK(R)	10.097   5.576/*         0.323/*         U0_RegFile/\Reg_File_reg[9][4] /RN    1
REFCLK(R)->REFCLK(R)	10.067   5.576/*         0.335/*         U0_RegFile/\Reg_File_reg[10][5] /RN    1
REFCLK(R)->REFCLK(R)	10.067   5.576/*         0.335/*         U0_RegFile/\Reg_File_reg[11][5] /RN    1
REFCLK(R)->REFCLK(R)	10.068   5.580/*         0.335/*         U0_RegFile/\Reg_File_reg[11][6] /RN    1
REFCLK(R)->REFCLK(R)	10.092   5.581/*         0.323/*         U0_RegFile/\Reg_File_reg[9][2] /RN    1
REFCLK(R)->REFCLK(R)	10.095   5.584/*         0.323/*         U0_RegFile/\Reg_File_reg[8][1] /RN    1
REFCLK(R)->REFCLK(R)	10.085   5.587/*         0.336/*         U0_RegFile/\Reg_File_reg[11][0] /RN    1
REFCLK(R)->REFCLK(R)	10.085   5.589/*         0.336/*         U0_RegFile/\Reg_File_reg[10][7] /RN    1
REFCLK(R)->REFCLK(R)	10.103   5.592/*         0.290/*         U0_RegFile/\Reg_File_reg[1][2] /RN    1
REFCLK(R)->REFCLK(R)	10.085   5.594/*         0.336/*         U0_RegFile/\Reg_File_reg[10][6] /RN    1
REFCLK(R)->REFCLK(R)	10.357   5.847/*         0.027/*         U0_RegFile/\Reg_File_reg[1][7] /RN    1
REFCLK(R)->REFCLK(R)	10.380   5.870/*         0.013/*         U0_RegFile/\Reg_File_reg[1][1] /RN    1
REFCLK(R)->REFCLK(R)	10.380   5.870/*         0.013/*         U0_RegFile/\Reg_File_reg[1][0] /RN    1
REFCLK(R)->REFCLK(R)	10.409   5.899/*         -0.021/*        U0_RegFile/\Reg_File_reg[2][0] /SN    1
REFCLK(R)->REFCLK(R)	9.969    */5.918         */0.401         U0_RegFile/\Reg_File_reg[1][3] /D    1
REFCLK(R)->REFCLK(R)	10.040   */5.979         */0.349         U0_RegFile/\Reg_File_reg[0][5] /D    1
REFCLK(R)->REFCLK(R)	10.122   */5.982         */0.266         U0_RegFile/\Reg_File_reg[0][7] /D    1
REFCLK(R)->REFCLK(R)	10.115   */5.989         */0.267         U0_RegFile/\Reg_File_reg[1][6] /D    1
REFCLK(R)->REFCLK(R)	10.104   */5.990         */0.268         U0_RegFile/\Reg_File_reg[1][4] /D    1
REFCLK(R)->REFCLK(R)	10.109   */5.997         */0.266         U0_RegFile/\Reg_File_reg[1][5] /D    1
REFCLK(R)->REFCLK(R)	10.127   */6.004         */0.265         U0_RegFile/\Reg_File_reg[1][0] /D    1
REFCLK(R)->REFCLK(R)	10.130   */6.015         */0.262         U0_RegFile/\Reg_File_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	10.001   */6.035         */0.397         U0_RegFile/\Reg_File_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	10.003   */6.035         */0.394         U0_RegFile/\Reg_File_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	10.002   */6.035         */0.396         U0_RegFile/\Reg_File_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	10.001   */6.039         */0.397         U0_RegFile/\Reg_File_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	10.002   */6.044         */0.395         U0_RegFile/\Reg_File_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	10.182   */6.050         */0.202         U0_RegFile/\Reg_File_reg[1][7] /D    1
REFCLK(R)->REFCLK(R)	9.994    */6.062         */0.398         U0_RegFile/\Reg_File_reg[4][3] /D    1
REFCLK(R)->REFCLK(R)	9.997    */6.063         */0.395         U0_RegFile/\Reg_File_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	9.996    */6.067         */0.396         U0_RegFile/\Reg_File_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	9.997    */6.075         */0.394         U0_RegFile/\Reg_File_reg[4][1] /D    1
REFCLK(R)->REFCLK(R)	9.999    */6.076         */0.392         U0_RegFile/\Reg_File_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	10.000   */6.076         */0.391         U0_RegFile/\Reg_File_reg[4][0] /D    1
REFCLK(R)->REFCLK(R)	10.000   */6.080         */0.392         U0_RegFile/\Reg_File_reg[4][2] /D    1
REFCLK(R)->REFCLK(R)	10.001   */6.080         */0.391         U0_RegFile/\Reg_File_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	9.997    */6.087         */0.395         U0_RegFile/\Reg_File_reg[5][2] /D    1
REFCLK(R)->REFCLK(R)	10.140   */6.093         */0.253         U0_RegFile/\Reg_File_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	9.999    */6.098         */0.393         U0_RegFile/\Reg_File_reg[5][1] /D    1
REFCLK(R)->REFCLK(R)	10.009   */6.099         */0.396         U0_RegFile/\Reg_File_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	10.002   */6.101         */0.390         U0_RegFile/\Reg_File_reg[5][0] /D    1
@(R)->ALU_CLK(R)	9.462    6.103/*         0.340/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	9.465    6.105/*         0.335/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	9.462    6.106/*         0.340/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	9.468    6.108/*         0.335/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	9.467    6.109/*         0.335/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	9.468    6.109/*         0.335/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	9.467    6.109/*         0.335/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	9.468    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	9.468    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	9.468    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	9.466    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	9.468    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	9.468    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	9.467    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	9.466    6.110/*         0.335/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REFCLK(R)->REFCLK(R)	10.011   */6.110         */0.394         U0_RegFile/\Reg_File_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	10.014   */6.112         */0.391         U0_RegFile/\Reg_File_reg[5][7] /D    1
REFCLK(R)->REFCLK(R)	10.014   */6.112         */0.391         U0_RegFile/\Reg_File_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	10.014   */6.113         */0.391         U0_RegFile/\Reg_File_reg[5][6] /D    1
@(R)->ALU_CLK(R)	9.467    6.113/*         0.335/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REFCLK(R)->REFCLK(R)	10.027   */6.117         */0.364         U0_RegFile/\Reg_File_reg[6][2] /D    1
REFCLK(R)->REFCLK(R)	10.027   */6.117         */0.363         U0_RegFile/\Reg_File_reg[6][5] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.119         */0.364         U0_RegFile/\Reg_File_reg[6][3] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.126         */0.364         U0_RegFile/\Reg_File_reg[7][3] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.126         */0.362         U0_RegFile/\Reg_File_reg[6][4] /D    1
REFCLK(R)->REFCLK(R)	10.029   */6.127         */0.362         U0_RegFile/\Reg_File_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.129         */0.361         U0_RegFile/\Reg_File_reg[7][5] /D    1
REFCLK(R)->REFCLK(R)	10.039   */6.131         */0.364         U0_RegFile/\Reg_File_reg[7][2] /D    1
REFCLK(R)->REFCLK(R)	10.038   */6.131         */0.365         U0_RegFile/\Reg_File_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	10.041   */6.136         */0.362         U0_RegFile/\Reg_File_reg[7][6] /D    1
REFCLK(R)->REFCLK(R)	10.042   */6.137         */0.362         U0_RegFile/\Reg_File_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	10.043   */6.138         */0.361         U0_RegFile/\Reg_File_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	10.043   */6.138         */0.361         U0_RegFile/\Reg_File_reg[6][7] /D    1
REFCLK(R)->REFCLK(R)	10.042   */6.139         */0.361         U0_RegFile/\Reg_File_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	10.045   */6.140         */0.360         U0_RegFile/\Reg_File_reg[6][0] /D    1
REFCLK(R)->REFCLK(R)	10.042   */6.144         */0.362         U0_RegFile/\Reg_File_reg[7][1] /D    1
REFCLK(R)->REFCLK(R)	10.244   */6.176         */0.143         U0_RegFile/\Reg_File_reg[0][6] /D    1
REFCLK(R)->REFCLK(R)	10.015   */6.211         */0.378         U0_RegFile/\Reg_File_reg[3][5] /D    1
REFCLK(R)->REFCLK(R)	10.002   */6.216         */0.398         U0_RegFile/\Reg_File_reg[11][4] /D    1
REFCLK(R)->REFCLK(R)	10.017   */6.221         */0.396         U0_RegFile/\Reg_File_reg[10][1] /D    1
REFCLK(R)->REFCLK(R)	10.011   */6.222         */0.391         U0_RegFile/\Reg_File_reg[10][5] /D    1
REFCLK(R)->REFCLK(R)	10.025   */6.223         */0.396         U0_RegFile/\Reg_File_reg[10][7] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.223         */0.366         U0_RegFile/\Reg_File_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	10.011   */6.223         */0.393         U0_RegFile/\Reg_File_reg[10][4] /D    1
REFCLK(R)->REFCLK(R)	10.007   */6.224         */0.397         U0_RegFile/\Reg_File_reg[15][0] /D    1
REFCLK(R)->REFCLK(R)	10.010   */6.224         */0.394         U0_RegFile/\Reg_File_reg[10][3] /D    1
REFCLK(R)->REFCLK(R)	10.008   */6.224         */0.395         U0_RegFile/\Reg_File_reg[11][5] /D    1
REFCLK(R)->REFCLK(R)	10.013   */6.225         */0.377         U0_RegFile/\Reg_File_reg[2][5] /D    1
REFCLK(R)->REFCLK(R)	10.010   */6.226         */0.394         U0_RegFile/\Reg_File_reg[11][7] /D    1
REFCLK(R)->REFCLK(R)	10.014   */6.228         */0.375         U0_RegFile/\Reg_File_reg[2][0] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.230         */0.364         U0_RegFile/\Reg_File_reg[3][2] /D    1
REFCLK(R)->REFCLK(R)	10.018   */6.230         */0.392         U0_RegFile/\Reg_File_reg[10][2] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.231         */0.365         U0_RegFile/\Reg_File_reg[3][4] /D    1
REFCLK(R)->REFCLK(R)	10.011   */6.231         */0.393         U0_RegFile/\Reg_File_reg[11][6] /D    1
REFCLK(R)->REFCLK(R)	10.024   */6.231         */0.392         U0_RegFile/\Reg_File_reg[10][0] /D    1
REFCLK(R)->REFCLK(R)	10.009   */6.233         */0.395         U0_RegFile/\Reg_File_reg[11][3] /D    1
REFCLK(R)->REFCLK(R)	10.027   */6.234         */0.364         U0_RegFile/\Reg_File_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	10.011   */6.235         */0.394         U0_RegFile/\Reg_File_reg[11][1] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.236         */0.393         U0_RegFile/\Reg_File_reg[10][6] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.236         */0.363         U0_RegFile/\Reg_File_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	10.031   */6.237         */0.361         U0_RegFile/\Reg_File_reg[3][7] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.237         */0.395         U0_RegFile/\Reg_File_reg[14][7] /D    1
REFCLK(R)->REFCLK(R)	10.031   */6.237         */0.361         U0_RegFile/\Reg_File_reg[3][6] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.239         */0.396         U0_RegFile/\Reg_File_reg[14][2] /D    1
REFCLK(R)->REFCLK(R)	10.031   */6.240         */0.360         U0_RegFile/\Reg_File_reg[3][0] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.240         */0.397         U0_RegFile/\Reg_File_reg[14][4] /D    1
REFCLK(R)->REFCLK(R)	10.025   */6.241         */0.364         U0_RegFile/\Reg_File_reg[2][3] /D    1
REFCLK(R)->REFCLK(R)	10.029   */6.243         */0.362         U0_RegFile/\Reg_File_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	10.016   */6.244         */0.392         U0_RegFile/\Reg_File_reg[11][2] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.246         */0.362         U0_RegFile/\Reg_File_reg[2][1] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.247         */0.363         U0_RegFile/\Reg_File_reg[2][4] /D    1
REFCLK(R)->REFCLK(R)	10.027   */6.248         */0.362         U0_RegFile/\Reg_File_reg[2][2] /D    1
REFCLK(R)->REFCLK(R)	10.028   */6.249         */0.394         U0_RegFile/\Reg_File_reg[14][1] /D    1
REFCLK(R)->REFCLK(R)	10.030   */6.250         */0.393         U0_RegFile/\Reg_File_reg[14][5] /D    1
REFCLK(R)->REFCLK(R)	10.027   */6.251         */0.394         U0_RegFile/\Reg_File_reg[14][3] /D    1
REFCLK(R)->REFCLK(R)	10.031   */6.251         */0.392         U0_RegFile/\Reg_File_reg[14][6] /D    1
REFCLK(R)->REFCLK(R)	10.027   */6.252         */0.397         U0_RegFile/\Reg_File_reg[15][5] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.253         */0.397         U0_RegFile/\Reg_File_reg[15][2] /D    1
REFCLK(R)->REFCLK(R)	10.032   */6.254         */0.391         U0_RegFile/\Reg_File_reg[14][0] /D    1
REFCLK(R)->REFCLK(R)	10.030   */6.256         */0.391         U0_RegFile/\Reg_File_reg[11][0] /D    1
REFCLK(R)->REFCLK(R)	10.026   */6.256         */0.397         U0_RegFile/\Reg_File_reg[15][1] /D    1
REFCLK(R)->REFCLK(R)	10.055   */6.259         */0.367         U0_RegFile/\Reg_File_reg[8][4] /D    1
REFCLK(R)->REFCLK(R)	10.049   */6.259         */0.363         U0_RegFile/\Reg_File_reg[8][2] /D    1
REFCLK(R)->REFCLK(R)	10.054   */6.263         */0.364         U0_RegFile/\Reg_File_reg[8][1] /D    1
REFCLK(R)->REFCLK(R)	10.057   */6.264         */0.364         U0_RegFile/\Reg_File_reg[8][5] /D    1
REFCLK(R)->REFCLK(R)	10.058   */6.265         */0.363         U0_RegFile/\Reg_File_reg[8][0] /D    1
REFCLK(R)->REFCLK(R)	10.049   */6.266         */0.363         U0_RegFile/\Reg_File_reg[8][3] /D    1
REFCLK(R)->REFCLK(R)	10.040   */6.266         */0.365         U0_RegFile/\Reg_File_reg[12][1] /D    1
REFCLK(R)->REFCLK(R)	10.029   */6.268         */0.396         U0_RegFile/\Reg_File_reg[15][3] /D    1
REFCLK(R)->REFCLK(R)	10.056   */6.269         */0.368         U0_RegFile/\Reg_File_reg[13][4] /D    1
REFCLK(R)->REFCLK(R)	10.031   */6.270         */0.392         U0_RegFile/\Reg_File_reg[15][6] /D    1
REFCLK(R)->REFCLK(R)	10.032   */6.273         */0.391         U0_RegFile/\Reg_File_reg[15][7] /D    1
REFCLK(R)->REFCLK(R)	10.030   */6.275         */0.393         U0_RegFile/\Reg_File_reg[15][4] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.276         */0.362         U0_RegFile/\Reg_File_reg[8][6] /D    1
REFCLK(R)->REFCLK(R)	10.058   */6.278         */0.366         U0_RegFile/\Reg_File_reg[13][3] /D    1
REFCLK(R)->REFCLK(R)	10.059   */6.278         */0.361         U0_RegFile/\Reg_File_reg[8][7] /D    1
REFCLK(R)->REFCLK(R)	10.058   */6.279         */0.366         U0_RegFile/\Reg_File_reg[12][2] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.281         */0.363         U0_RegFile/\Reg_File_reg[13][6] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.283         */0.363         U0_RegFile/\Reg_File_reg[13][7] /D    1
REFCLK(R)->REFCLK(R)	10.059   */6.284         */0.364         U0_RegFile/\Reg_File_reg[12][7] /D    1
REFCLK(R)->REFCLK(R)	10.049   */6.285         */0.365         U0_RegFile/\Reg_File_reg[9][3] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.285         */0.363         U0_RegFile/\Reg_File_reg[13][2] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.287         */0.362         U0_RegFile/\Reg_File_reg[13][5] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.289         */0.363         U0_RegFile/\Reg_File_reg[13][1] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.289         */0.361         U0_RegFile/\Reg_File_reg[13][0] /D    1
REFCLK(R)->REFCLK(R)	10.057   */6.290         */0.365         U0_RegFile/\Reg_File_reg[9][5] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.294         */0.361         U0_RegFile/\Reg_File_reg[12][0] /D    1
REFCLK(R)->REFCLK(R)	10.060   */6.294         */0.364         U0_RegFile/\Reg_File_reg[12][3] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.296         */0.362         U0_RegFile/\Reg_File_reg[12][5] /D    1
REFCLK(R)->REFCLK(R)	10.053   */6.296         */0.361         U0_RegFile/\Reg_File_reg[9][2] /D    1
REFCLK(R)->REFCLK(R)	10.057   */6.296         */0.364         U0_RegFile/\Reg_File_reg[9][1] /D    1
REFCLK(R)->REFCLK(R)	10.063   */6.297         */0.361         U0_RegFile/\Reg_File_reg[12][6] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.297         */0.363         U0_RegFile/\Reg_File_reg[12][4] /D    1
REFCLK(R)->REFCLK(R)	10.059   */6.299         */0.362         U0_RegFile/\Reg_File_reg[9][6] /D    1
REFCLK(R)->REFCLK(R)	10.059   */6.302         */0.361         U0_RegFile/\Reg_File_reg[9][0] /D    1
REFCLK(R)->REFCLK(R)	10.058   */6.302         */0.363         U0_RegFile/\Reg_File_reg[9][4] /D    1
REFCLK(R)->REFCLK(R)	10.060   */6.303         */0.361         U0_RegFile/\Reg_File_reg[9][7] /D    1
REFCLK(R)->REFCLK(R)	10.069   */6.380         */0.363         F1_fifo/fifomem/\MEM_reg[2][2] /D    1
REFCLK(R)->REFCLK(R)	10.069   */6.384         */0.362         F1_fifo/fifomem/\MEM_reg[2][1] /D    1
REFCLK(R)->REFCLK(R)	10.072   */6.385         */0.359         F1_fifo/fifomem/\MEM_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	10.082   */6.392         */0.360         F1_fifo/fifomem/\MEM_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	10.070   */6.395         */0.362         F1_fifo/fifomem/\MEM_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	10.093   */6.395         */0.362         F1_fifo/fifomem/\MEM_reg[0][6] /D    1
REFCLK(R)->REFCLK(R)	10.071   */6.395         */0.359         F1_fifo/fifomem/\MEM_reg[2][0] /D    1
REFCLK(R)->REFCLK(R)	10.074   */6.397         */0.357         F1_fifo/fifomem/\MEM_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	10.090   */6.399         */0.361         F1_fifo/fifomem/\MEM_reg[0][7] /D    1
REFCLK(R)->REFCLK(R)	10.079   */6.400         */0.363         F1_fifo/fifomem/\MEM_reg[3][0] /D    1
REFCLK(R)->REFCLK(R)	10.084   */6.400         */0.359         F1_fifo/fifomem/\MEM_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	10.092   */6.402         */0.363         F1_fifo/fifomem/\MEM_reg[2][5] /D    1
REFCLK(R)->REFCLK(R)	10.092   */6.403         */0.363         F1_fifo/fifomem/\MEM_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	10.080   */6.404         */0.362         F1_fifo/fifomem/\MEM_reg[1][3] /D    1
REFCLK(R)->REFCLK(R)	10.081   */6.404         */0.362         F1_fifo/fifomem/\MEM_reg[1][4] /D    1
REFCLK(R)->REFCLK(R)	10.072   */6.404         */0.360         F1_fifo/fifomem/\MEM_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	10.080   */6.404         */0.362         F1_fifo/fifomem/\MEM_reg[3][2] /D    1
REFCLK(R)->REFCLK(R)	10.084   */6.405         */0.358         F1_fifo/fifomem/\MEM_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	10.080   */6.406         */0.361         F1_fifo/fifomem/\MEM_reg[1][0] /D    1
REFCLK(R)->REFCLK(R)	10.085   */6.407         */0.357         F1_fifo/fifomem/\MEM_reg[0][5] /D    1
REFCLK(R)->REFCLK(R)	10.083   */6.407         */0.359         F1_fifo/fifomem/\MEM_reg[2][3] /D    1
REFCLK(R)->REFCLK(R)	10.081   */6.408         */0.361         F1_fifo/fifomem/\MEM_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	10.081   */6.409         */0.361         F1_fifo/fifomem/\MEM_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	10.088   */6.412         */0.362         F1_fifo/fifomem/\MEM_reg[1][7] /D    1
REFCLK(R)->REFCLK(R)	10.092   */6.413         */0.362         F1_fifo/fifomem/\MEM_reg[3][7] /D    1
REFCLK(R)->REFCLK(R)	10.092   */6.414         */0.362         F1_fifo/fifomem/\MEM_reg[1][6] /D    1
REFCLK(R)->REFCLK(R)	10.093   */6.414         */0.362         F1_fifo/fifomem/\MEM_reg[3][5] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.414         */0.360         F1_fifo/fifomem/\MEM_reg[2][4] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.416         */0.360         F1_fifo/fifomem/\MEM_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	10.093   */6.418         */0.361         F1_fifo/fifomem/\MEM_reg[3][6] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.424         */0.360         F1_fifo/fifomem/\MEM_reg[3][4] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.427         */0.359         F1_fifo/fifomem/\MEM_reg[1][5] /D    1
@(R)->ALU_CLK(R)	9.799    6.439/*         0.004/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.061   6.444/*         0.331/*         U0_RegFile/\Reg_File_reg[5][0] /RN    1
REFCLK(R)->REFCLK(R)	10.061   6.444/*         0.331/*         U0_RegFile/\Reg_File_reg[5][1] /RN    1
REFCLK(R)->REFCLK(R)	10.060   6.444/*         0.331/*         U0_RegFile/\Reg_File_reg[4][7] /RN    1
REFCLK(R)->REFCLK(R)	10.060   6.444/*         0.331/*         U0_RegFile/\Reg_File_reg[5][2] /RN    1
REFCLK(R)->REFCLK(R)	10.060   6.445/*         0.331/*         U0_RegFile/\Reg_File_reg[4][6] /RN    1
REFCLK(R)->REFCLK(R)	10.060   6.448/*         0.331/*         U0_RegFile/\Reg_File_reg[4][5] /RN    1
REFCLK(R)->REFCLK(R)	10.061   6.451/*         0.331/*         U0_RegFile/\Reg_File_reg[4][4] /RN    1
REFCLK(R)->REFCLK(R)	10.061   6.452/*         0.331/*         U0_RegFile/\Reg_File_reg[4][3] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.452/*         0.331/*         U0_RegFile/\Reg_File_reg[5][4] /RN    1
REFCLK(R)->REFCLK(R)	10.061   6.452/*         0.331/*         U0_RegFile/\Reg_File_reg[4][2] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.453/*         0.331/*         U0_RegFile/\Reg_File_reg[5][6] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.453/*         0.331/*         U0_RegFile/\Reg_File_reg[5][5] /RN    1
REFCLK(R)->REFCLK(R)	10.060   6.455/*         0.331/*         U0_RegFile/\Reg_File_reg[4][1] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.456/*         0.331/*         U0_RegFile/\Reg_File_reg[5][3] /RN    1
REFCLK(R)->REFCLK(R)	10.071   6.458/*         0.319/*         U0_RegFile/\Reg_File_reg[7][5] /RN    1
REFCLK(R)->REFCLK(R)	10.071   6.458/*         0.319/*         U0_RegFile/\Reg_File_reg[6][5] /RN    1
REFCLK(R)->REFCLK(R)	10.072   6.459/*         0.319/*         U0_RegFile/\Reg_File_reg[6][4] /RN    1
REFCLK(R)->REFCLK(R)	10.072   6.459/*         0.319/*         U0_RegFile/\Reg_File_reg[7][3] /RN    1
REFCLK(R)->REFCLK(R)	10.090   6.459/*         0.332/*         U0_RegFile/\Reg_File_reg[14][1] /RN    1
REFCLK(R)->REFCLK(R)	10.091   6.460/*         0.332/*         U0_RegFile/\Reg_File_reg[14][0] /RN    1
REFCLK(R)->REFCLK(R)	10.091   6.460/*         0.332/*         U0_RegFile/\Reg_File_reg[14][7] /RN    1
REFCLK(R)->REFCLK(R)	10.091   6.461/*         0.332/*         U0_RegFile/\Reg_File_reg[15][1] /RN    1
REFCLK(R)->REFCLK(R)	10.073   6.461/*         0.331/*         U0_RegFile/\Reg_File_reg[11][7] /RN    1
REFCLK(R)->REFCLK(R)	10.091   6.461/*         0.332/*         U0_RegFile/\Reg_File_reg[15][2] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.461/*         0.331/*         U0_RegFile/\Reg_File_reg[15][0] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.462/*         0.331/*         U0_RegFile/\Reg_File_reg[5][7] /RN    1
REFCLK(R)->REFCLK(R)	10.093   6.462/*         0.332/*         U0_RegFile/\Reg_File_reg[15][3] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.464/*         0.318/*         U0_RegFile/\Reg_File_reg[3][3] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.464/*         0.318/*         U0_RegFile/\Reg_File_reg[3][4] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.464/*         0.318/*         U0_RegFile/\Reg_File_reg[3][7] /RN    1
REFCLK(R)->REFCLK(R)	10.074   6.464/*         0.318/*         U0_RegFile/\Reg_File_reg[3][6] /RN    1
REFCLK(R)->REFCLK(R)	10.087   6.466/*         0.318/*         U0_RegFile/\Reg_File_reg[12][1] /RN    1
REFCLK(R)->REFCLK(R)	10.072   6.466/*         0.319/*         U0_RegFile/\Reg_File_reg[6][1] /RN    1
REFCLK(R)->REFCLK(R)	10.061   6.469/*         0.331/*         U0_RegFile/\Reg_File_reg[4][0] /RN    1
REFCLK(R)->REFCLK(R)	10.072   6.469/*         0.319/*         U0_RegFile/\Reg_File_reg[6][2] /RN    1
REFCLK(R)->REFCLK(R)	10.085   6.472/*         0.318/*         U0_RegFile/\Reg_File_reg[7][4] /RN    1
REFCLK(R)->REFCLK(R)	10.085   6.472/*         0.318/*         U0_RegFile/\Reg_File_reg[7][6] /RN    1
REFCLK(R)->REFCLK(R)	10.085   6.473/*         0.318/*         U0_RegFile/\Reg_File_reg[7][7] /RN    1
REFCLK(R)->REFCLK(R)	10.085   6.473/*         0.318/*         U0_RegFile/\Reg_File_reg[6][6] /RN    1
REFCLK(R)->REFCLK(R)	10.104   6.474/*         0.319/*         U0_RegFile/\Reg_File_reg[12][7] /RN    1
REFCLK(R)->REFCLK(R)	10.086   6.474/*         0.318/*         U0_RegFile/\Reg_File_reg[6][7] /RN    1
REFCLK(R)->REFCLK(R)	10.072   6.474/*         0.319/*         U0_RegFile/\Reg_File_reg[6][3] /RN    1
REFCLK(R)->REFCLK(R)	10.087   6.474/*         0.318/*         U0_RegFile/\Reg_File_reg[6][0] /RN    1
REFCLK(R)->REFCLK(R)	10.086   6.474/*         0.318/*         U0_RegFile/\Reg_File_reg[7][0] /RN    1
REFCLK(R)->REFCLK(R)	10.085   6.474/*         0.318/*         U0_RegFile/\Reg_File_reg[7][2] /RN    1
REFCLK(R)->REFCLK(R)	10.104   6.475/*         0.319/*         U0_RegFile/\Reg_File_reg[13][0] /RN    1
REFCLK(R)->REFCLK(R)	10.104   6.475/*         0.319/*         U0_RegFile/\Reg_File_reg[12][0] /RN    1
REFCLK(R)->REFCLK(R)	10.104   6.476/*         0.319/*         U0_RegFile/\Reg_File_reg[13][1] /RN    1
REFCLK(R)->REFCLK(R)	10.086   6.477/*         0.318/*         U0_RegFile/\Reg_File_reg[7][1] /RN    1
REFCLK(R)->REFCLK(R)	10.104   6.477/*         0.319/*         U0_RegFile/\Reg_File_reg[12][2] /RN    1
REFCLK(R)->REFCLK(R)	10.105   6.477/*         0.319/*         U0_RegFile/\Reg_File_reg[12][6] /RN    1
REFCLK(R)->REFCLK(R)	10.105   6.478/*         0.319/*         U0_RegFile/\Reg_File_reg[12][5] /RN    1
REFCLK(R)->REFCLK(R)	10.105   6.478/*         0.319/*         U0_RegFile/\Reg_File_reg[13][3] /RN    1
REFCLK(R)->REFCLK(R)	10.105   6.478/*         0.319/*         U0_RegFile/\Reg_File_reg[12][3] /RN    1
REFCLK(R)->REFCLK(R)	10.105   6.478/*         0.319/*         U0_RegFile/\Reg_File_reg[12][4] /RN    1
REFCLK(R)->REFCLK(R)	10.104   6.478/*         0.319/*         U0_RegFile/\Reg_File_reg[13][2] /RN    1
REFCLK(R)->REFCLK(R)	10.091   6.479/*         0.332/*         U0_RegFile/\Reg_File_reg[15][7] /RN    1
REFCLK(R)->REFCLK(R)	10.072   6.479/*         0.318/*         U0_RegFile/\Reg_File_reg[2][6] /RN    1
REFCLK(R)->REFCLK(R)	10.072   6.480/*         0.318/*         U0_RegFile/\Reg_File_reg[3][1] /RN    1
REFCLK(R)->REFCLK(R)	10.104   6.481/*         0.319/*         U0_RegFile/\Reg_File_reg[13][7] /RN    1
REFCLK(R)->REFCLK(R)	10.073   6.481/*         0.318/*         U0_RegFile/\Reg_File_reg[3][2] /RN    1
REFCLK(R)->REFCLK(R)	10.073   6.481/*         0.318/*         U0_RegFile/\Reg_File_reg[3][0] /RN    1
REFCLK(R)->REFCLK(R)	10.073   6.485/*         0.318/*         U0_RegFile/\Reg_File_reg[2][7] /RN    1
REFCLK(R)->REFCLK(R)	10.070   6.491/*         0.319/*         U0_RegFile/\Reg_File_reg[2][2] /RN    1
REFCLK(R)->REFCLK(R)	10.070   6.493/*         0.319/*         U0_RegFile/\Reg_File_reg[2][3] /RN    1
REFCLK(R)->REFCLK(R)	10.057   */6.499         */0.363         F1_fifo/fifomem/\MEM_reg[7][1] /D    1
REFCLK(R)->REFCLK(R)	10.070   6.503/*         0.318/*         U0_RegFile/\Reg_File_reg[2][1] /RN    1
REFCLK(R)->REFCLK(R)	10.071   6.504/*         0.318/*         U0_RegFile/\Reg_File_reg[2][4] /RN    1
REFCLK(R)->REFCLK(R)	10.070   */6.523         */0.360         F1_fifo/fifomem/\MEM_reg[7][2] /D    1
REFCLK(R)->REFCLK(R)	10.076   */6.526         */0.361         F1_fifo/fifomem/\MEM_reg[7][3] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.533         */0.363         F1_fifo/fifomem/\MEM_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	10.090   */6.533         */0.363         F1_fifo/fifomem/\MEM_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.533         */0.363         F1_fifo/fifomem/\MEM_reg[7][5] /D    1
REFCLK(R)->REFCLK(R)	10.092   */6.541         */0.361         F1_fifo/fifomem/\MEM_reg[7][6] /D    1
REFCLK(R)->REFCLK(R)	10.089   */6.543         */0.361         F1_fifo/fifomem/\MEM_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	10.071   */6.578         */0.362         F1_fifo/fifomem/\MEM_reg[6][2] /D    1
REFCLK(R)->REFCLK(R)	10.071   */6.578         */0.360         F1_fifo/fifomem/\MEM_reg[4][2] /D    1
REFCLK(R)->REFCLK(R)	10.064   */6.581         */0.358         F1_fifo/fifomem/\MEM_reg[5][1] /D    1
REFCLK(R)->REFCLK(R)	10.066   */6.582         */0.359         F1_fifo/fifomem/\MEM_reg[5][2] /D    1
REFCLK(R)->REFCLK(R)	10.084   */6.582         */0.364         F1_fifo/fifomem/\MEM_reg[5][0] /D    1
REFCLK(R)->REFCLK(R)	10.080   */6.585         */0.361         F1_fifo/fifomem/\MEM_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	10.081   */6.589         */0.360         F1_fifo/fifomem/\MEM_reg[4][3] /D    1
REFCLK(R)->REFCLK(R)	10.082   */6.590         */0.360         F1_fifo/fifomem/\MEM_reg[4][0] /D    1
REFCLK(R)->REFCLK(R)	10.082   */6.591         */0.360         F1_fifo/fifomem/\MEM_reg[4][1] /D    1
REFCLK(R)->REFCLK(R)	10.089   */6.596         */0.362         F1_fifo/fifomem/\MEM_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.597         */0.361         F1_fifo/fifomem/\MEM_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	10.089   */6.597         */0.360         F1_fifo/fifomem/\MEM_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.598         */0.362         F1_fifo/fifomem/\MEM_reg[6][7] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.598         */0.362         F1_fifo/fifomem/\MEM_reg[6][5] /D    1
REFCLK(R)->REFCLK(R)	10.092   */6.598         */0.362         F1_fifo/fifomem/\MEM_reg[5][6] /D    1
REFCLK(R)->REFCLK(R)	10.093   */6.602         */0.361         F1_fifo/fifomem/\MEM_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	10.094   */6.603         */0.360         F1_fifo/fifomem/\MEM_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	10.087   */6.604         */0.359         F1_fifo/fifomem/\MEM_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	10.084   */6.605         */0.358         F1_fifo/fifomem/\MEM_reg[6][3] /D    1
REFCLK(R)->REFCLK(R)	10.090   */6.607         */0.360         F1_fifo/fifomem/\MEM_reg[6][0] /D    1
REFCLK(R)->REFCLK(R)	10.094   */6.607         */0.360         F1_fifo/fifomem/\MEM_reg[5][7] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.607         */0.360         F1_fifo/fifomem/\MEM_reg[6][4] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.608         */0.359         F1_fifo/fifomem/\MEM_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.614         */0.358         F1_fifo/fifomem/\MEM_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	10.413   6.803/*         -0.021/*        U0_RegFile/\Reg_File_reg[3][5] /SN    1
REFCLK(R)->REFCLK(R)	10.411   6.844/*         -0.021/*        U0_RegFile/\Reg_File_reg[2][5] /SN    1
REFCLK(R)->REFCLK(R)	10.035   */7.051         */0.352         U0_RegFile/RdData_VLD_reg/D    1
REFCLK(R)->REFCLK(R)	10.102   */7.121         */0.353         F1_fifo/wptr_full/\bn_wptr_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.104   */7.143         */0.352         F1_fifo/wptr_full/\bn_wptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.031   7.293/*         0.339/*         U0_RegFile/\Reg_File_reg[1][3] /RN    1
REFCLK(R)->REFCLK(R)	10.104   */7.323         */0.351         F1_fifo/wptr_full/\bn_wptr_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.068   7.331/*         0.319/*         U0_RegFile/\RdData_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.067   7.332/*         0.319/*         U0_RegFile/\RdData_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.068   7.334/*         0.319/*         U0_RegFile/RdData_VLD_reg/RN    1
REFCLK(R)->REFCLK(R)	10.071   7.335/*         0.318/*         U0_RegFile/\RdData_reg[7] /RN    1
REFCLK(R)->REFCLK(R)	10.068   7.335/*         0.319/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.068   7.335/*         0.319/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.075   7.339/*         0.318/*         U0_RegFile/\RdData_reg[6] /RN    1
REFCLK(R)->REFCLK(R)	10.083   7.345/*         0.289/*         U0_RegFile/\Reg_File_reg[1][4] /RN    1
REFCLK(R)->REFCLK(R)	10.087   7.350/*         0.288/*         U0_RegFile/\Reg_File_reg[1][5] /RN    1
REFCLK(R)->REFCLK(R)	10.076   7.361/*         0.318/*         U0_RegFile/\RdData_reg[5] /RN    1
REFCLK(R)->REFCLK(R)	10.092   7.363/*         0.321/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.078   7.363/*         0.318/*         U0_RegFile/\RdData_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.078   7.363/*         0.318/*         U0_RegFile/\RdData_reg[4] /RN    1
REFCLK(R)->REFCLK(R)	10.078   7.363/*         0.318/*         U0_RegFile/\RdData_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.097   7.364/*         0.317/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REFCLK(R)->REFCLK(R)	10.097   7.366/*         0.317/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REFCLK(R)->REFCLK(R)	10.096   7.367/*         0.317/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.097   7.367/*         0.317/*         U0_ref_sync/enable_flop_reg/RN    1
REFCLK(R)->REFCLK(R)	10.096   7.367/*         0.317/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REFCLK(R)->REFCLK(R)	10.097   7.369/*         0.317/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REFCLK(R)->REFCLK(R)	10.096   7.369/*         0.317/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.097   7.370/*         0.317/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.090   7.371/*         0.317/*         C0_CTRL/\current_state_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.097   7.371/*         0.317/*         C0_CTRL/\current_state_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.096   7.372/*         0.317/*         C0_CTRL/\current_state_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.096   7.372/*         0.317/*         C0_CTRL/\current_state_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.096   7.372/*         0.317/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REFCLK(R)->REFCLK(R)	10.096   7.376/*         0.317/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REFCLK(R)->REFCLK(R)	10.103   7.403/*         0.317/*         F1_fifo/fifomem/\MEM_reg[7][1] /RN    1
REFCLK(R)->REFCLK(R)	10.105   7.408/*         0.317/*         F1_fifo/fifomem/\MEM_reg[5][1] /RN    1
REFCLK(R)->REFCLK(R)	10.108   7.414/*         0.317/*         F1_fifo/fifomem/\MEM_reg[5][2] /RN    1
REFCLK(R)->REFCLK(R)	10.112   7.423/*         0.318/*         F1_fifo/fifomem/\MEM_reg[7][2] /RN    1
REFCLK(R)->REFCLK(R)	10.115   7.432/*         0.318/*         F1_fifo/fifomem/\MEM_reg[6][2] /RN    1
REFCLK(R)->REFCLK(R)	10.048   */7.433         */0.366         C0_CTRL/\current_state_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.113   7.433/*         0.318/*         F1_fifo/fifomem/\MEM_reg[4][2] /RN    1
REFCLK(R)->REFCLK(R)	10.120   7.436/*         0.318/*         F1_fifo/fifomem/\MEM_reg[7][3] /RN    1
REFCLK(R)->REFCLK(R)	10.101   */7.441         */0.354         F1_fifo/wptr_full/\bn_wptr_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.130   7.446/*         0.318/*         F1_fifo/fifomem/\MEM_reg[5][0] /RN    1
REFCLK(R)->REFCLK(R)	10.124   7.446/*         0.318/*         F1_fifo/fifomem/\MEM_reg[4][1] /RN    1
REFCLK(R)->REFCLK(R)	10.113   7.446/*         0.318/*         F1_fifo/fifomem/\MEM_reg[2][1] /RN    1
REFCLK(R)->REFCLK(R)	10.114   7.447/*         0.318/*         F1_fifo/fifomem/\MEM_reg[0][1] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.448/*         0.318/*         F1_fifo/fifomem/\MEM_reg[6][0] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.448/*         0.318/*         F1_fifo/fifomem/\MEM_reg[7][0] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.448/*         0.318/*         F1_fifo/fifomem/\MEM_reg[6][1] /RN    1
REFCLK(R)->REFCLK(R)	10.124   7.448/*         0.318/*         F1_fifo/fifomem/\MEM_reg[3][3] /RN    1
REFCLK(R)->REFCLK(R)	10.124   7.448/*         0.318/*         F1_fifo/fifomem/\MEM_reg[1][0] /RN    1
REFCLK(R)->REFCLK(R)	10.113   7.448/*         0.318/*         F1_fifo/fifomem/\MEM_reg[2][0] /RN    1
REFCLK(R)->REFCLK(R)	10.124   7.449/*         0.318/*         F1_fifo/fifomem/\MEM_reg[3][1] /RN    1
REFCLK(R)->REFCLK(R)	10.124   7.449/*         0.318/*         F1_fifo/fifomem/\MEM_reg[4][0] /RN    1
REFCLK(R)->REFCLK(R)	10.124   7.449/*         0.318/*         F1_fifo/fifomem/\MEM_reg[3][2] /RN    1
REFCLK(R)->REFCLK(R)	10.124   7.452/*         0.318/*         F1_fifo/fifomem/\MEM_reg[0][0] /RN    1
REFCLK(R)->REFCLK(R)	10.102   */7.490         */0.354         F1_fifo/wptr_full/\g_wptr_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.103   */7.501         */0.353         F1_fifo/wptr_full/\g_wptr_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.374   7.637/*         0.007/*         U0_RegFile/\Reg_File_reg[1][6] /RN    1
REFCLK(R)->REFCLK(R)	10.382   7.644/*         0.006/*         U0_RegFile/\Reg_File_reg[0][7] /RN    1
REFCLK(R)->REFCLK(R)	10.172   7.654/*         0.241/*         C0_CTRL/\current_state_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.403   7.665/*         -0.016/*        U0_RegFile/\Reg_File_reg[0][6] /RN    1
REFCLK(R)->REFCLK(R)	10.103   */7.737         */0.353         F1_fifo/wptr_full/\g_wptr_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.106   */7.739         */0.350         F1_fifo/wptr_full/\g_wptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.191   7.866/*         0.222/*         C0_CTRL/\current_state_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.154   8.003/*         0.253/*         C0_CTRL/\current_state_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.031   */8.186         */0.356         U0_ref_sync/\sync_bus_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.031   */8.186         */0.356         U0_ref_sync/\sync_bus_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.057   */8.197         */0.356         U0_ref_sync/\sync_bus_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.058   */8.205         */0.355         U0_ref_sync/\sync_bus_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.059   */8.208         */0.355         U0_ref_sync/\sync_bus_reg[6] /D    1
@(R)->REFCLK(R)	10.191   8.210/*         0.264/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.060   */8.214         */0.354         U0_ref_sync/\sync_bus_reg[4] /D    1
REFCLK(R)->REFCLK(R)	10.060   */8.215         */0.354         U0_ref_sync/\sync_bus_reg[5] /D    1
@(R)->REFCLK(R)	10.195   8.215/*         0.259/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.060   */8.218         */0.354         U0_ref_sync/\sync_bus_reg[7] /D    1
REFCLK(R)->ALU_CLK(R)	10.175   8.274/*         0.286/*         U0_ALU/OUT_VALID_reg/D    1
REFCLK(R)->REFCLK(R)	10.124   8.281/*         0.308/*         F1_fifo/fifomem/\MEM_reg[0][2] /RN    1
REFCLK(R)->REFCLK(R)	10.124   8.281/*         0.308/*         F1_fifo/fifomem/\MEM_reg[2][2] /RN    1
REFCLK(R)->REFCLK(R)	10.124   8.281/*         0.308/*         F1_fifo/fifomem/\MEM_reg[1][2] /RN    1
REFCLK(R)->REFCLK(R)	10.124   8.282/*         0.308/*         F1_fifo/fifomem/\MEM_reg[1][1] /RN    1
REFCLK(R)->REFCLK(R)	10.134   8.293/*         0.308/*         F1_fifo/fifomem/\MEM_reg[0][3] /RN    1
REFCLK(R)->REFCLK(R)	10.134   8.293/*         0.308/*         F1_fifo/fifomem/\MEM_reg[1][3] /RN    1
REFCLK(R)->REFCLK(R)	10.135   8.294/*         0.308/*         F1_fifo/fifomem/\MEM_reg[2][3] /RN    1
REFCLK(R)->REFCLK(R)	10.135   8.295/*         0.308/*         F1_fifo/fifomem/\MEM_reg[0][4] /RN    1
REFCLK(R)->REFCLK(R)	10.135   8.299/*         0.308/*         F1_fifo/fifomem/\MEM_reg[0][5] /RN    1
REFCLK(R)->REFCLK(R)	10.135   8.299/*         0.308/*         F1_fifo/fifomem/\MEM_reg[1][4] /RN    1
REFCLK(R)->REFCLK(R)	10.147   8.309/*         0.307/*         F1_fifo/fifomem/\MEM_reg[2][7] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.310/*         0.307/*         F1_fifo/fifomem/\MEM_reg[3][4] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.310/*         0.307/*         F1_fifo/fifomem/\MEM_reg[2][4] /RN    1
REFCLK(R)->REFCLK(R)	10.135   8.313/*         0.306/*         F1_fifo/fifomem/\MEM_reg[4][3] /RN    1
REFCLK(R)->REFCLK(R)	10.135   8.313/*         0.306/*         F1_fifo/fifomem/\MEM_reg[3][0] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.314/*         0.307/*         F1_fifo/fifomem/\MEM_reg[2][5] /RN    1
REFCLK(R)->REFCLK(R)	10.135   8.314/*         0.306/*         F1_fifo/fifomem/\MEM_reg[4][4] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.314/*         0.307/*         F1_fifo/fifomem/\MEM_reg[1][5] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.314/*         0.307/*         F1_fifo/fifomem/\MEM_reg[3][5] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.315/*         0.307/*         F1_fifo/fifomem/\MEM_reg[0][6] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.315/*         0.307/*         F1_fifo/fifomem/\MEM_reg[1][6] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.316/*         0.307/*         F1_fifo/fifomem/\MEM_reg[2][6] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.318/*         0.307/*         F1_fifo/fifomem/\MEM_reg[3][6] /RN    1
REFCLK(R)->REFCLK(R)	10.146   8.319/*         0.307/*         F1_fifo/fifomem/\MEM_reg[6][5] /RN    1
REFCLK(R)->REFCLK(R)	10.146   8.319/*         0.307/*         F1_fifo/fifomem/\MEM_reg[6][6] /RN    1
REFCLK(R)->REFCLK(R)	10.146   8.319/*         0.307/*         F1_fifo/fifomem/\MEM_reg[5][6] /RN    1
REFCLK(R)->REFCLK(R)	10.147   8.320/*         0.307/*         F1_fifo/fifomem/\MEM_reg[5][5] /RN    1
REFCLK(R)->REFCLK(R)	10.147   8.320/*         0.307/*         F1_fifo/fifomem/\MEM_reg[7][5] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.322/*         0.306/*         F1_fifo/fifomem/\MEM_reg[3][7] /RN    1
REFCLK(R)->REFCLK(R)	10.144   8.323/*         0.307/*         F1_fifo/fifomem/\MEM_reg[0][7] /RN    1
REFCLK(R)->REFCLK(R)	10.144   8.323/*         0.307/*         F1_fifo/fifomem/\MEM_reg[1][7] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.324/*         0.306/*         F1_fifo/fifomem/\MEM_reg[4][5] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.327/*         0.306/*         F1_fifo/fifomem/\MEM_reg[7][4] /RN    1
REFCLK(R)->REFCLK(R)	10.146   8.329/*         0.306/*         F1_fifo/fifomem/\MEM_reg[4][6] /RN    1
REFCLK(R)->REFCLK(R)	10.136   8.329/*         0.306/*         F1_fifo/fifomem/\MEM_reg[6][3] /RN    1
REFCLK(R)->REFCLK(R)	10.145   8.330/*         0.306/*         F1_fifo/fifomem/\MEM_reg[5][4] /RN    1
REFCLK(R)->REFCLK(R)	10.147   8.330/*         0.306/*         F1_fifo/fifomem/\MEM_reg[7][7] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.330/*         0.306/*         F1_fifo/fifomem/\MEM_reg[7][6] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.330/*         0.306/*         F1_fifo/fifomem/\MEM_reg[6][7] /RN    1
REFCLK(R)->REFCLK(R)	10.148   8.330/*         0.306/*         F1_fifo/fifomem/\MEM_reg[5][7] /RN    1
REFCLK(R)->REFCLK(R)	10.144   8.334/*         0.306/*         F1_fifo/fifomem/\MEM_reg[6][4] /RN    1
REFCLK(R)->REFCLK(R)	10.140   8.339/*         0.306/*         F1_fifo/fifomem/\MEM_reg[5][3] /RN    1
REFCLK(R)->REFCLK(R)	10.144   8.348/*         0.306/*         F1_fifo/fifomem/\MEM_reg[4][7] /RN    1
REFCLK(R)->REFCLK(R)	10.149   8.349/*         0.306/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.349/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.349/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.349/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.350/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.350/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REFCLK(R)->REFCLK(R)	10.151   8.351/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.151   8.352/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.151   8.352/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.151   8.353/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.354/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.355/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.357/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.150   8.358/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.149   8.359/*         0.306/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REFCLK(R)->REFCLK(R)	10.055   */8.565         */0.358         U0_ref_sync/enable_pulse_d_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	9.326    */8.825         */0.476         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.326    */8.826         */0.476         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.325    */8.826         */0.478         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.831         */0.476         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.326    */8.831         */0.476         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.832         */0.475         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.325    */8.833         */0.475         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.833         */0.475         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.326    */8.836         */0.475         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.836         */0.475         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.331    */8.839         */0.472         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.840         */0.474         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.841         */0.474         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.843         */0.474         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.846         */0.474         U0_ALU/\ALU_OUT_reg[3] /SI    1
REFCLK(R)->REFCLK(R)	10.050   */8.879         */0.363         U0_ref_sync/enable_flop_reg/D    1
REFCLK(R)->REFCLK(R)	10.063   */8.895         */0.350         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	10.107   */8.953         */0.348         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	10.108   */8.953         */0.348         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /D    1
REFCLK(R)->REFCLK(R)	10.108   */8.954         */0.347         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	10.107   */8.954         */0.348         RST_SYNC_1/\sync_reg_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.066   */8.955         */0.347         U0_ref_sync/\sync_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.979         */0.473         U0_ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.402/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.490/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.527/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.738/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */80.842        */0.496         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */80.947        */0.463         U0_RegFile/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.027  */80.954        */0.468         U0_RegFile/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.027  */80.985        */0.458         C0_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.184  */95.134        */0.402         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.062  */95.702        */0.393         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */95.702        */0.393         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */95.710        */0.392         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */95.715        */0.391         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */95.717        */0.391         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */95.718        */0.391         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */95.718        */0.391         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */96.034        */0.415         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.066  96.578/*        0.280/*         U0_UART/U0_UART_TX/P1/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.182  */96.639        */0.402         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */96.911        */0.399         U0_UART/U0_UART_TX/S1/ser_data_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */96.993        */0.400         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  */97.017        */0.391         U0_UART/U0_UART_TX/S1/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */97.024        */0.418         U0_UART/U0_UART_TX/S1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.954  */97.140        */0.392         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.954  */97.140        */0.392         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  */97.147        */0.391         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  */97.147        */0.391         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.956  */97.148        */0.391         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  */97.148        */0.391         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.956  */97.167        */0.391         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */97.268        */0.412         U0_UART/U0_UART_TX/S1/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.097  */97.330        */0.384         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.097  */97.333        */0.384         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.098  */97.333        */0.384         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.098  */97.338        */0.383         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.098  */97.340        */0.383         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.099  */97.343        */0.382         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.099  */97.346        */0.382         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.074  97.567/*        0.283/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.078  97.578/*        0.279/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.078  97.583/*        0.278/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.079  97.591/*        0.277/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */97.606        */0.394         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.962  */97.614        */0.394         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */97.616        */0.394         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */97.620        */0.394         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.922  */97.757        */0.435         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.059  97.763/*        0.298/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */97.779        */0.404         F1_fifo/rptr_empty/\g_rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.957  */97.779        */0.389         U0_UART/U0_UART_TX/S1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.060  97.799/*        0.289/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.062  97.816/*        0.286/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */97.838        */0.416         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.084  97.887/*        0.264/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.204  97.917/*        0.381/*         U0_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.957  */97.929        */0.399         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  97.933/*        0.323/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.954  */97.935        */0.404         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.204  97.939/*        0.381/*         U1_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.956  */97.940        */0.403         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.049        */0.398         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.050        */0.432         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.067  */98.062        */0.517         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */98.066        */0.394         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.069        */0.411         U0_UART/U0_UART_RX/Par0/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.951  */98.089        */0.398         F1_fifo/rptr_empty/\bn_rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.059  98.095/*        0.287/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */98.098        */0.395         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.069  */98.104        */0.517         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.128        */0.406         F1_fifo/rptr_empty/\bn_rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.062  98.149/*        0.296/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.060  98.206/*        0.298/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.265        */0.403         F1_fifo/rptr_empty/\bn_rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.077  98.329/*        0.270/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.091  98.333/*        0.268/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.958  */98.360        */0.400         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.956  */98.405        */0.403         U0_UART/U0_UART_RX/STP0/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */98.417        */0.398         F1_fifo/rptr_empty/\bn_rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.953  */98.467        */0.404         U0_UART/U0_UART_RX/Par0/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.502        */0.429         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.507        */0.430         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.016  98.542/*        0.332/*         PUL_GEN_1/meta_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  */98.563        */0.396         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */98.572        */0.525         F1_fifo/rptr_empty/\bn_rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.604        */0.523         F1_fifo/rptr_empty/\bn_rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */98.675        */0.478         F1_fifo/wptr_full/\bn_wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */98.677        */0.422         U0_RegFile/\Reg_File_reg[0][6] /SI    1
@(R)->SCAN_CLK(R)	100.981  98.698/*        0.377/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.980  98.698/*        0.377/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.981  98.698/*        0.377/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.982  98.701/*        0.365/*         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.990  98.703/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.990  98.703/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.991  98.704/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.991  98.704/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.990  98.705/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.991  98.708/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.990  98.709/*        0.366/*         U0_UART/U0_UART_RX/Par0/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.990  98.710/*        0.366/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.990  98.710/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.990  98.710/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.990  98.710/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.991  98.711/*        0.366/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.990  98.711/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.993  98.712/*        0.366/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.991  98.713/*        0.366/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.992  98.713/*        0.366/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.991  98.713/*        0.367/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.992  98.718/*        0.367/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.982  98.721/*        0.377/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.722/*        0.365/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.722/*        0.365/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.723/*        0.365/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.983  98.723/*        0.365/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	100.992  98.723/*        0.367/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.983  98.723/*        0.365/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.724/*        0.365/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.724/*        0.365/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.982  98.725/*        0.377/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.725/*        0.365/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.726/*        0.365/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.992  98.726/*        0.367/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.992  98.726/*        0.367/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.729/*        0.365/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.992  98.731/*        0.366/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.993  98.740/*        0.366/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.802  */98.742        */0.556         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /SI    1
@(R)->SCAN_CLK(R)	100.982  98.742/*        0.365/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.981  98.747/*        0.365/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.976  98.752/*        0.372/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	100.982  98.759/*        0.365/*         PUL_GEN_1/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.976  98.760/*        0.372/*         PUL_GEN_1/sync_flop_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.773        */0.509         PUL_GEN_1/meta_flop_reg/SI    1
@(R)->SCAN_CLK(R)	100.983  98.775/*        0.365/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.981  98.780/*        0.365/*         F1_fifo/rptr_empty/\bn_rptr_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */98.781        */0.464         F1_fifo/wptr_full/\bn_wptr_reg[1] /SI    1
@(R)->SCAN_CLK(R)	100.984  98.783/*        0.365/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.783/*        0.365/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.984  98.783/*        0.365/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.981  98.787/*        0.365/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.981  98.787/*        0.365/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.795        */0.506         F1_fifo/rptr_empty/\bn_rptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.099  98.811/*        0.356/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.099  98.811/*        0.356/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.099  98.812/*        0.356/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.099  98.812/*        0.356/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.099  98.815/*        0.356/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.099  98.816/*        0.356/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.099  98.816/*        0.356/*         U0_ClkDiv/\count_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.872        */0.510         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.873        */0.402         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /D    1
@(R)->SCAN_CLK(R)	101.134  98.875/*        0.347/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.134  98.875/*        0.347/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.134  98.875/*        0.347/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.134  98.878/*        0.347/*         U1_ClkDiv/\count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */98.879        */0.465         F1_fifo/fifomem/\MEM_reg[0][0] /SI    1
@(R)->SCAN_CLK(R)	101.134  98.879/*        0.347/*         U1_ClkDiv/\count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.976  */98.880        */0.484         U0_RegFile/\Reg_File_reg[2][1] /SI    1
@(R)->SCAN_CLK(R)	101.134  98.880/*        0.347/*         U1_ClkDiv/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */98.881        */0.461         U0_RegFile/\Reg_File_reg[0][7] /SI    1
@(R)->SCAN_CLK(R)	101.134  98.881/*        0.347/*         U1_ClkDiv/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.882        */0.400         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.883        */0.507         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.885        */0.400         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.885        */0.400         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.016  */98.886        */0.462         C0_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */98.891        */0.484         U0_RegFile/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.978  */98.893        */0.484         U0_RegFile/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */98.894        */0.521         U0_RegFile/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */98.896        */0.466         F1_fifo/wptr_full/\g_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.025  */98.901        */0.459         C0_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.951  */98.903        */0.512         U0_RegFile/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.003  */98.905        */0.481         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.921        */0.527         U0_UART/U0_UART_RX/Par0/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.007  */98.925        */0.477         C0_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */98.925        */0.477         F1_fifo/wptr_full/\bn_wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.931        */0.517         U0_RegFile/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.935        */0.506         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.988  */98.936        */0.493         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.981  */98.938        */0.500         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.977  */98.940        */0.484         U0_RegFile/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.988  */98.940        */0.476         U0_RegFile/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  */98.940        */0.540         U0_UART/U0_UART_TX/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */98.941        */0.544         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */98.944        */0.522         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.991  */98.944        */0.472         U0_RegFile/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */98.946        */0.483         U0_RegFile/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.012  */98.947        */0.473         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.985  */98.947        */0.475         U0_RegFile/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.947        */0.519         F1_fifo/rptr_empty/\bn_rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */98.951        */0.474         U0_RegFile/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.984  */98.952        */0.474         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.990  */98.952        */0.474         U0_RegFile/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.990  */98.953        */0.468         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.953        */0.508         F1_fifo/rptr_empty/\g_rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.013  */98.954        */0.472         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.013  */98.955        */0.471         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.966  */98.958        */0.503         U0_RegFile/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.959        */0.518         U0_UART/U0_UART_TX/S1/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.959        */0.530         U0_RegFile/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */98.963        */0.502         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.992  */98.963        */0.501         U0_RegFile/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.965        */0.518         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.993  */98.970        */0.501         U0_RegFile/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.989  */98.973        */0.499         U0_RegFile/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.017  */98.974        */0.468         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.979        */0.505         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.017  */98.979        */0.467         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.984  */98.980        */0.497         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.984  */98.981        */0.497         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.985  */98.982        */0.496         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.993  */98.982        */0.468         U0_RegFile/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */98.983        */0.462         F1_fifo/fifomem/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.983        */0.517         U0_RegFile/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */98.986        */0.496         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.951  */98.986        */0.504         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.025  */98.986        */0.459         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.986        */0.513         U0_UART/U0_UART_TX/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */98.986        */0.462         F1_fifo/fifomem/\MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */98.988        */0.495         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.988        */0.505         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.951  */98.988        */0.504         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.062  */98.988        */0.465         F1_fifo/wptr_full/\g_wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.951  */98.989        */0.504         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.951  */98.989        */0.504         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */98.989        */0.463         F1_fifo/fifomem/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */98.990        */0.514         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */98.990        */0.495         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */98.990        */0.514         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.991        */0.510         U0_UART/U0_UART_TX/P1/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.982  */98.991        */0.494         U0_RegFile/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */98.992        */0.514         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */98.994        */0.513         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */98.994        */0.513         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.952  */98.995        */0.503         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.992  */98.995        */0.466         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.996        */0.502         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.983  */98.996        */0.493         U0_RegFile/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.013  */98.996        */0.463         U0_RegFile/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */98.997        */0.513         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.992  */98.997        */0.466         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.997  */98.997        */0.496         U0_RegFile/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */98.998        */0.462         F1_fifo/fifomem/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.051  */98.998        */0.462         F1_fifo/fifomem/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.976  */98.998        */0.494         U0_RegFile/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.051  */98.999        */0.462         F1_fifo/fifomem/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */98.999        */0.495         U0_RegFile/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */98.999        */0.462         F1_fifo/fifomem/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */98.999        */0.463         F1_fifo/wptr_full/\g_wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */99.000        */0.512         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */99.000        */0.463         F1_fifo/wptr_full/\g_wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.059  */99.001        */0.463         F1_fifo/fifomem/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */99.001        */0.462         F1_fifo/fifomem/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.990  */99.001        */0.494         U0_RegFile/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */99.001        */0.510         F1_fifo/rptr_empty/\g_rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */99.001        */0.510         F1_fifo/rptr_empty/\g_rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.997  */99.002        */0.464         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */99.002        */0.510         F1_fifo/rptr_empty/\g_rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */99.002        */0.464         F1_fifo/fifomem/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */99.003        */0.463         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */99.003        */0.512         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */99.003        */0.494         U0_RegFile/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */99.003        */0.495         U0_RegFile/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */99.004        */0.512         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */99.004        */0.464         U0_RegFile/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */99.004        */0.463         F1_fifo/fifomem/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */99.005        */0.511         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.968  */99.005        */0.494         U0_RegFile/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.968  */99.006        */0.494         U0_RegFile/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */99.006        */0.511         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */99.007        */0.495         U0_RegFile/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */99.007        */0.461         F1_fifo/fifomem/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.981  */99.007        */0.494         U0_RegFile/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.007        */0.462         U0_RegFile/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */99.007        */0.511         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.982  */99.008        */0.494         U0_RegFile/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */99.008        */0.463         F1_fifo/fifomem/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */99.008        */0.462         F1_fifo/fifomem/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.988  */99.008        */0.470         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */99.009        */0.494         U0_RegFile/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.062  */99.009        */0.462         F1_fifo/fifomem/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.983  */99.009        */0.492         U0_RegFile/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */99.009        */0.463         F1_fifo/fifomem/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.010        */0.494         U0_RegFile/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.969  */99.010        */0.494         U0_RegFile/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.983  */99.010        */0.493         U0_RegFile/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.969  */99.010        */0.494         U0_RegFile/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.002  */99.010        */0.463         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.005  */99.010        */0.462         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.084  */99.010        */0.397         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.059  */99.010        */0.462         F1_fifo/fifomem/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.982  */99.010        */0.493         U0_RegFile/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  */99.010        */0.493         U0_RegFile/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */99.010        */0.494         U0_RegFile/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */99.011        */0.461         F1_fifo/fifomem/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.021  */99.011        */0.463         U0_RegFile/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */99.011        */0.494         U0_RegFile/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.011        */0.494         U0_RegFile/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  */99.011        */0.494         U0_RegFile/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.969  */99.011        */0.493         U0_RegFile/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.011        */0.494         U0_RegFile/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.011        */0.462         F1_fifo/fifomem/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */99.011        */0.494         U0_RegFile/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */99.012        */0.462         F1_fifo/fifomem/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.982  */99.012        */0.493         U0_RegFile/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.003  */99.012        */0.464         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.012        */0.494         U0_RegFile/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */99.012        */0.464         U0_RegFile/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.060  */99.012        */0.462         F1_fifo/fifomem/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.059  */99.012        */0.462         F1_fifo/fifomem/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */99.012        */0.462         F1_fifo/fifomem/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.051  */99.013        */0.462         F1_fifo/fifomem/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */99.013        */0.464         U0_RegFile/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.050  */99.013        */0.464         F1_fifo/fifomem/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */99.013        */0.462         F1_fifo/fifomem/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.013        */0.461         U0_RegFile/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  */99.013        */0.493         U0_RegFile/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.983  */99.013        */0.493         U0_RegFile/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */99.013        */0.463         F1_fifo/fifomem/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */99.014        */0.462         F1_fifo/fifomem/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.058  */99.014        */0.462         F1_fifo/fifomem/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.014        */0.494         U0_RegFile/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */99.014        */0.461         F1_fifo/fifomem/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  */99.014        */0.493         U0_RegFile/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.014        */0.461         F1_fifo/fifomem/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */99.015        */0.494         U0_RegFile/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.005  */99.015        */0.462         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  */99.015        */0.493         U0_RegFile/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.026  */99.015        */0.463         U0_RegFile/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.983  */99.015        */0.493         U0_RegFile/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.060  */99.015        */0.463         F1_fifo/fifomem/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.989  */99.015        */0.492         U0_RegFile/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */99.015        */0.493         U0_RegFile/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */99.016        */0.461         F1_fifo/fifomem/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */99.016        */0.463         U0_RegFile/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.016        */0.461         U0_RegFile/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.051  */99.016        */0.462         F1_fifo/fifomem/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.065  */99.016        */0.461         F1_fifo/fifomem/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.971  */99.016        */0.493         U0_RegFile/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  */99.016        */0.493         U0_RegFile/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */99.016        */0.463         U0_RegFile/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.017        */0.463         U0_RegFile/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.065  */99.017        */0.461         F1_fifo/fifomem/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.023  */99.017        */0.463         U0_RegFile/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */99.017        */0.461         F1_fifo/fifomem/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */99.017        */0.461         F1_fifo/fifomem/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.017        */0.463         U0_RegFile/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */99.017        */0.463         U0_RegFile/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.019  */99.017        */0.465         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */99.018        */0.463         U0_RegFile/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.018        */0.461         F1_fifo/fifomem/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.065  */99.018        */0.461         F1_fifo/fifomem/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.018        */0.463         U0_RegFile/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */99.018        */0.461         F1_fifo/fifomem/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.018        */0.461         F1_fifo/fifomem/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.053  */99.018        */0.461         F1_fifo/fifomem/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */99.019        */0.461         F1_fifo/fifomem/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */99.019        */0.463         U0_RegFile/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.019        */0.463         U0_RegFile/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.020        */0.462         U0_RegFile/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */99.020        */0.463         U0_RegFile/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */99.020        */0.461         F1_fifo/fifomem/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */99.020        */0.463         U0_RegFile/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */99.020        */0.462         F1_fifo/fifomem/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.021        */0.463         U0_RegFile/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */99.021        */0.463         U0_RegFile/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */99.021        */0.462         U0_RegFile/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.013  */99.021        */0.462         U0_RegFile/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */99.021        */0.463         U0_RegFile/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.021        */0.463         U0_RegFile/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */99.021        */0.462         U0_RegFile/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.065  */99.022        */0.460         F1_fifo/fifomem/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */99.022        */0.462         U0_RegFile/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.065  */99.022        */0.460         F1_fifo/fifomem/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  */99.022        */0.462         U0_RegFile/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */99.022        */0.507         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.050  */99.022        */0.462         F1_fifo/fifomem/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */99.022        */0.463         U0_RegFile/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.022        */0.462         U0_RegFile/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */99.023        */0.461         F1_fifo/fifomem/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */99.023        */0.463         U0_RegFile/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */99.023        */0.507         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.023        */0.460         F1_fifo/fifomem/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.023        */0.462         F1_fifo/fifomem/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */99.023        */0.462         U0_RegFile/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */99.024        */0.462         U0_RegFile/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */99.024        */0.461         F1_fifo/fifomem/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */99.024        */0.461         U0_RegFile/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */99.025        */0.461         U0_RegFile/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.025        */0.461         U0_RegFile/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */99.025        */0.541         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */99.026        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */99.026        */0.507         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.054  */99.026        */0.463         F1_fifo/fifomem/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */99.026        */0.461         U0_RegFile/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.060  */99.026        */0.461         F1_fifo/fifomem/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */99.027        */0.463         U0_RegFile/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.063  */99.027        */0.462         F1_fifo/fifomem/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */99.027        */0.461         U0_RegFile/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */99.027        */0.540         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */99.028        */0.506         U0_UART/U0_UART_TX/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.028        */0.461         F1_fifo/fifomem/\MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */99.028        */0.506         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */99.028        */0.461         F1_fifo/fifomem/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */99.029        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.065  */99.029        */0.461         F1_fifo/fifomem/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */99.029        */0.464         U0_RegFile/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */99.030        */0.507         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */99.030        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.012  */99.030        */0.462         U0_RegFile/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */99.030        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */99.031        */0.506         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.053  */99.031        */0.461         F1_fifo/fifomem/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.984  */99.031        */0.492         U0_RegFile/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.065  */99.032        */0.461         F1_fifo/fifomem/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */99.032        */0.494         U0_RegFile/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.053  */99.032        */0.461         F1_fifo/fifomem/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */99.032        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */99.032        */0.462         U0_RegFile/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.066  */99.033        */0.460         F1_fifo/fifomem/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */99.033        */0.505         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  */99.035        */0.493         U0_RegFile/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.013  */99.035        */0.462         U0_RegFile/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.035        */0.463         U0_RegFile/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.017  */99.035        */0.459         U0_RegFile/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */99.035        */0.505         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.027  */99.037        */0.458         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */99.037        */0.411         U0_RegFile/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */99.040        */0.506         U0_UART/U0_UART_RX/Par0/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */99.041        */0.461         U0_RegFile/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */99.041        */0.501         PUL_GEN_1/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.068  */99.042        */0.457         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.069  */99.044        */0.457         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.070  */99.045        */0.457         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.070  */99.046        */0.456         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */99.047        */0.461         U0_RegFile/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.073  */99.049        */0.453         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.050        */0.452         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  */99.051        */0.482         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.071  */99.052        */0.455         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */99.054        */0.502         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */99.055        */0.502         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.072  */99.056        */0.455         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */99.056        */0.502         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */99.059        */0.498         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */99.061        */0.501         U0_UART/U0_UART_TX/S1/ser_data_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */99.061        */0.503         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */99.069        */0.462         U0_RegFile/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.211  99.076/*        0.273/*         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */99.083        */0.420         U0_RegFile/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.797  */99.090        */0.562         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */99.120        */0.414         U0_RegFile/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */99.123        */0.403         U0_RegFile/\Reg_File_reg[1][7] /SI    1
@(R)->SCAN_CLK(R)	101.422  99.134/*        0.033/*         U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */99.134        */0.523         U0_UART/U0_UART_RX/STP0/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.012  */99.143        */0.473         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.952  */99.146        */0.396         PUL_GEN_1/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  */99.154        */0.499         U0_RegFile/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */99.156        */0.377         RST_SYNC_2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  */99.161        */0.498         U0_RegFile/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  */99.163        */0.393         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.956  */99.164        */0.393         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  */99.164        */0.393         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.956  */99.165        */0.393         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.972  */99.167        */0.497         U0_RegFile/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.972  */99.169        */0.496         U0_RegFile/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */99.178        */0.462         U0_RegFile/\Reg_File_reg[0][5] /SI    1
@(R)->SCAN_CLK(R)	101.186  99.202/*        0.295/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.192  99.208/*        0.288/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.477  99.211/*        0.005/*         U1_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.062  */99.229        */0.464         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */99.233        */0.514         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.254        */0.462         F1_fifo/wptr_full/\bn_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.974  */99.255        */0.507         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.064  */99.257        */0.462         RST_SYNC_1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.332        */0.357         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.333        */0.357         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.333        */0.357         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.169  */99.337        */0.356         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /D    1
@(R)->SCAN_CLK(R)	100.991  99.573/*        0.355/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.000  99.581/*        0.345/*         U0_UART/U0_UART_TX/S1/ser_data_reg/RN    1
@(R)->SCAN_CLK(R)	101.001  99.582/*        0.345/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.001  99.582/*        0.345/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.001  99.582/*        0.345/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.000  99.582/*        0.345/*         U0_UART/U0_UART_TX/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.001  99.582/*        0.345/*         U0_UART/U0_UART_TX/P1/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.000  99.582/*        0.345/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.001  99.583/*        0.345/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.001  99.583/*        0.345/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.000  99.584/*        0.345/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.000  99.584/*        0.345/*         U0_UART/U0_UART_TX/S1/\count_reg[1] /RN    1
TX_CLK(R)->TX_CLK(R)	6946.225 */6942.028      */1736.320      UART_TX_OUT    1
