// Seed: 2550160317
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand sample,
    input wor module_0,
    output tri0 id_9
);
  assign id_7 = -1'b0;
  wire id_11;
  assign id_9 = {id_6{id_11}} ? 1 : 1;
  wire id_12, id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wand id_6,
    output tri id_7,
    input tri0 id_8
    , id_12,
    output tri id_9,
    output tri id_10
);
  assign id_5 = 1 == -1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9,
      id_5,
      id_0,
      id_4,
      id_4,
      id_7,
      id_4,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
