%!TEX root = ../main.tex

\addchap{\acronymsPhrase}

\begin{acronym}[YTM]
	
	\acro{ARM}{Advanced RISC Machines}
	\acro{AMBA}{Advanced Microcontrol Bus Architecture}
	\acro{AXI4-Lite}{Advanced eXtensible Interface 4 Lite}
	\acro{AXI}{Advanced eXtensible Interface}
	\acro{ALU}{Arithmetic Logical Unit}
	\acro{AMO}{Atomic Memory Operation}
	\acro{BRAM}{Block RAM}
	\acro{CAN}{Controller Area Network}
	\acro{CISC}{Complex Instruction Set Computer}
	\acro{CPI}{Clock Cycles per Instruction}
	\acro{CPU}{Central Processing Unit}
	\acro{CSR}{Control and Status Registers}
	\acro{CLINT}{Core Local Interrupt}
	\acro{CSR}{Control and Status Register}
	\acro{CU}{Control Unit}
	\acro{CPI}{Cycles per Instructions}
	\acro{DSP}{Digital Signal Processor}
	\acro{DRA}{Direct Register Access}
	\acro{EEMBC}{Embedded Microprocessor Benchmark Consortium}
	\acro{EDRICO}{Educational DHBW RISC-V Core}
	\acro{EDVAC}{Electornic Discrete Variable Automatic Computer}
	\acro{ENIAC}{Electronic Numerical Integrator and Computer}
	\acro{FPGA}{Field Programmable Gate Array}
	\acro{FSM}{Finite State Machine}
	\acro{GPR}{General Purpose Register}
	\acro{HDL}{Hardware Description Language}
	\acro{IP}{Intellectual Property}
	\acro{IR}{Instruction Register}
	\acro{ISA}{Instruction Set Architecture}
	\acro{JTAG}{Joint Test Action Group}
	\acro{JALR}{Jump and Link Register}
	\acro{KLOC}{Kilo Lines of Code}
	\acro{ISR}{Interrupt Service Routine}
	\acro{LSB}{Least Significant Bit}
	\acro{LUT}{Look up Table}
	\acro{M-Mode}{Machine Mode}
	\acro{MPIE}{Machine Prior Interrupt Enable}
	\acro{MIE}{Machine Interrupt Enable}
	\acro{MIPS}{Microprocessor without Interlocked Pipelined Stages}
	\acro{MPP}{Machine Previous Privilege}
	\acro{NAPOT}{Naturally aligned power-of-two region}
	\acro{NA4}{Natural aligned four-byte region}
	\acro{PaR}{Place and Route}
	\acro{PC}{Programm Counter}
	\acro{PCIe}{Peripheral Component Interconnect Express}
	\acro{PMP}{Physical Memory Protection}
	\acro{PMA}{Physical Memory Attributes}
	\acro{RF}{Register File}
	\acro{RISC}{Reduced Instruction Set Computer}
	\acro{RTL}{Register Transfer Level}
	\acro{RAM}{Random Access Memory}
	\acro{ROM}{Read Only Memory}
	\acro{RV32I}{RISC-V 32-Bit Integer}
	\acro{S-Mode}{Supervisor Mode}
	\acro{SPEC}{Standard Performance Evaluation Corporation}
	\acro{SPP}{Supervisor Previous Privilege}
	\acro{SISD}{Single Instruction Single Data}
	\acro{SoC}{System-on-a-Chip}
	\acro{TOR}{Top of Range}
	\acro{U-Mode}{User Mode}
	\acro{UUT}{Unit Under Test}
	\acro{VHDL}{Very High Speed Integrated Circuit Hardware Description Language}
	\acro{WARL}{Write Any Read Legal}
		
\end{acronym}
